TimeQuest Timing Analyzer report for MOD_COMP
Tue May 31 20:14:39 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clock_m'
 15. Slow 1200mV 85C Model Setup: 'n/a'
 16. Slow 1200mV 85C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'clock_m'
 19. Slow 1200mV 85C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'n/a'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'clock_m'
 34. Slow 1200mV 0C Model Setup: 'n/a'
 35. Slow 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'clock_m'
 38. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'n/a'
 42. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'clock_m'
 52. Fast 1200mV 0C Model Setup: 'n/a'
 53. Fast 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Hold: 'clock_m'
 56. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 57. Fast 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'n/a'
 60. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; MOD_COMP                                                         ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE115F29C8                                                    ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.2%      ;
;     Processor 3            ;   4.6%      ;
;     Processor 4            ;   3.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; MOD_COMP.sdc  ; OK     ; Tue May 31 20:14:37 2022 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { altera_reserved_tck }                                   ;
; clock_m                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { CLOCK_50 }                                              ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.416  ; 96.01 MHz ; 0.000 ; 5.208  ; 50.00      ; 25        ; 48          ;       ;        ;           ;            ; false    ; clock_m ; pll_inst1|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock_m ; pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 75.13 MHz  ; 75.13 MHz       ; altera_reserved_tck                                   ;      ;
; 89.28 MHz  ; 89.28 MHz       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 126.28 MHz ; 126.28 MHz      ; clock_m                                               ;      ;
; 213.17 MHz ; 213.17 MHz      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -8.412 ; -1668.775     ;
; clock_m                                               ; -4.829 ; -203.527      ;
; n/a                                                   ; 1.763  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 35.309 ; 0.000         ;
; altera_reserved_tck                                   ; 43.345 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; clock_m                                               ; 0.398 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.442 ; 0.000         ;
; altera_reserved_tck                                   ; 0.443 ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.443 ; 0.000         ;
; n/a                                                   ; 1.533 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 94.797 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.142 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 4.750  ; 0.000         ;
; clock_m                                               ; 9.697  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 19.664 ; 0.000         ;
; altera_reserved_tck                                   ; 49.436 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -8.412 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][15] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.851     ; 4.912      ;
; -8.345 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][1]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.851     ; 4.845      ;
; -8.330 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][7]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.851     ; 4.830      ;
; -8.303 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][5]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.851     ; 4.803      ;
; -8.229 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][8]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.856     ; 4.724      ;
; -8.228 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][2]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.857     ; 4.722      ;
; -8.228 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][14] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.856     ; 4.723      ;
; -8.217 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][12] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.856     ; 4.712      ;
; -8.214 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.856     ; 4.709      ;
; -8.171 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][10] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.857     ; 4.665      ;
; -8.145 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][13] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.856     ; 4.640      ;
; -7.998 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][9]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.851     ; 4.498      ;
; -7.840 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][11] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.851     ; 4.340      ;
; -7.837 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][3]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.856     ; 4.332      ;
; -7.802 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][4]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.856     ; 4.297      ;
; -7.802 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.856     ; 4.297      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -6.000 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.845      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.981 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.823      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.968 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.810      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.964 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.809      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.962 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.804      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.805      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.805      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.805      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.805      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.805      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.805      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.805      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.805      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.805      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -4.829 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.004      ; 8.186      ;
; -4.825 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.004      ; 8.182      ;
; -4.807 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 8.163      ;
; -4.760 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.997      ; 8.110      ;
; -4.690 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.997      ; 8.040      ;
; -4.686 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 8.042      ;
; -4.665 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.004      ; 8.022      ;
; -4.644 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.004      ; 8.001      ;
; -4.635 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.991      ;
; -4.634 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.990      ;
; -4.612 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.996      ; 7.961      ;
; -4.603 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.996      ; 7.952      ;
; -4.585 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.996      ; 7.934      ;
; -4.585 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.997      ; 7.935      ;
; -4.582 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.938      ;
; -4.576 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.932      ;
; -4.564 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.920      ;
; -4.559 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.973      ; 7.885      ;
; -4.552 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.004      ; 7.909      ;
; -4.549 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.905      ;
; -4.538 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.894      ;
; -4.534 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.997      ; 7.884      ;
; -4.528 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.884      ;
; -4.515 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.997      ; 7.865      ;
; -4.511 ; GEN_CE:U3|ce                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.848      ; 7.712      ;
; -4.506 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.862      ;
; -4.506 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.004      ; 7.863      ;
; -4.502 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.858      ;
; -4.483 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.004      ; 7.840      ;
; -4.481 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.837      ;
; -4.477 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.833      ;
; -4.475 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.831      ;
; -4.471 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.827      ;
; -4.436 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.792      ;
; -4.435 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.002      ; 7.790      ;
; -4.389 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.745      ;
; -4.365 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.721      ;
; -4.363 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.719      ;
; -4.353 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.997      ; 7.703      ;
; -4.348 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.004      ; 7.705      ;
; -4.326 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.004      ; 7.683      ;
; -4.297 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.653      ;
; -4.272 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.003      ; 7.628      ;
; -4.245 ; GEN_CE:U3|ce                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.847      ; 7.445      ;
; -4.229 ; GEN_CE:U3|ce                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.848      ; 7.430      ;
; 12.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.091     ; 7.829      ;
; 12.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.092     ; 7.790      ;
; 12.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.092     ; 7.704      ;
; 12.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.091     ; 7.621      ;
; 12.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.091     ; 7.616      ;
; 12.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.092     ; 7.506      ;
; 12.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.288      ; 7.746      ;
; 12.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.092     ; 7.295      ;
; 12.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.279      ; 7.710      ;
; 12.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.286      ; 7.693      ;
; 12.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.092     ; 7.263      ;
; 12.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.092     ; 7.185      ;
; 12.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.092     ; 6.999      ;
; 12.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.290      ; 7.415      ;
; 12.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.283      ; 7.392      ;
; 12.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.292      ; 7.391      ;
; 12.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.286      ; 7.352      ;
; 12.997 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.279      ; 7.330      ;
; 12.997 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a27~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.246      ; 7.297      ;
; 13.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.288      ; 7.334      ;
; 13.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.283      ; 7.327      ;
; 13.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.283      ; 7.321      ;
; 13.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a29~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.237      ; 7.260      ;
; 13.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.084     ; 6.869      ;
; 13.069 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a17~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.257      ; 7.236      ;
; 13.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a24~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.249      ; 7.221      ;
; 13.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.089     ; 6.780      ;
; 13.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.084     ; 6.702      ;
; 13.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a17~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.253      ; 6.974      ;
; 13.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.084     ; 6.584      ;
; 13.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a27~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.242      ; 6.954      ;
; 13.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.287      ; 6.996      ;
; 13.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.239      ; 6.936      ;
; 13.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.089     ; 6.548      ;
; 13.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a24~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.245      ; 6.927      ;
; 13.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a28~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.257      ; 6.934      ;
; 13.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.084     ; 6.545      ;
; 13.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.265      ; 6.921      ;
; 13.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.084     ; 6.524      ;
; 13.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.251      ; 6.903      ;
; 13.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.251      ; 6.903      ;
; 13.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.258      ; 6.909      ;
; 13.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.300      ; 6.927      ;
; 13.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.300      ; 6.927      ;
; 13.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.307      ; 6.933      ;
; 13.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.256      ; 6.880      ;
; 13.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.256      ; 6.880      ;
; 13.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.263      ; 6.886      ;
; 13.436 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                             ; clock_m                                               ; clock_m     ; 20.000       ; -0.405     ; 6.160      ;
; 13.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.291      ; 6.893      ;
; 13.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.291      ; 6.893      ;
; 13.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.298      ; 6.899      ;
; 13.459 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                             ; clock_m                                               ; clock_m     ; 20.000       ; -0.405     ; 6.137      ;
; 13.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a28~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.261      ; 6.843      ;
; 13.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.279      ; 6.847      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                       ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.763 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.690      ;
; 1.773 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.680      ;
; 1.774 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.679      ;
; 1.784 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.669      ;
; 1.835 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.618      ;
; 1.845 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.608      ;
; 1.851 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.602      ;
; 1.861 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.592      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 35.309 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.601      ;
; 35.309 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.601      ;
; 35.309 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.601      ;
; 35.309 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.601      ;
; 35.309 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.601      ;
; 35.309 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.601      ;
; 35.309 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.601      ;
; 35.309 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.601      ;
; 35.309 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.601      ;
; 35.341 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.569      ;
; 35.341 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.569      ;
; 35.341 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.569      ;
; 35.341 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.569      ;
; 35.341 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.569      ;
; 35.341 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.569      ;
; 35.341 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.569      ;
; 35.341 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.569      ;
; 35.341 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.569      ;
; 35.451 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.459      ;
; 35.451 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.459      ;
; 35.451 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.459      ;
; 35.451 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.459      ;
; 35.451 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.459      ;
; 35.451 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.459      ;
; 35.451 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.459      ;
; 35.451 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.459      ;
; 35.451 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.459      ;
; 35.459 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.451      ;
; 35.459 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.451      ;
; 35.459 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.451      ;
; 35.459 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.451      ;
; 35.459 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.451      ;
; 35.459 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.451      ;
; 35.459 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.451      ;
; 35.459 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.451      ;
; 35.459 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.451      ;
; 35.479 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.431      ;
; 35.479 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.431      ;
; 35.479 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.431      ;
; 35.479 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.431      ;
; 35.479 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.431      ;
; 35.479 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.431      ;
; 35.479 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.431      ;
; 35.479 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.431      ;
; 35.479 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.431      ;
; 35.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.356      ;
; 35.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.356      ;
; 35.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.356      ;
; 35.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.356      ;
; 35.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.356      ;
; 35.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.356      ;
; 35.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.356      ;
; 35.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.356      ;
; 35.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.356      ;
; 35.612 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.298      ;
; 35.612 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.298      ;
; 35.612 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.298      ;
; 35.612 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.298      ;
; 35.612 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.298      ;
; 35.612 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.298      ;
; 35.612 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.298      ;
; 35.612 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.298      ;
; 35.612 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.298      ;
; 35.733 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.177      ;
; 35.733 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.177      ;
; 35.733 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.177      ;
; 35.733 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.177      ;
; 35.733 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.177      ;
; 35.733 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.177      ;
; 35.733 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.177      ;
; 35.733 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.177      ;
; 35.733 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.177      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.741 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.160      ;
; 35.865 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 4.042      ;
; 35.943 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 3.964      ;
; 35.955 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.960      ;
; 35.955 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.960      ;
; 35.955 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.960      ;
; 35.955 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.960      ;
; 35.955 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.960      ;
; 35.955 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.960      ;
; 35.955 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.960      ;
; 35.955 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.960      ;
; 35.971 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]    ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.idle ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.939      ;
; 36.007 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 3.900      ;
; 36.011 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 3.896      ;
; 36.015 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 3.892      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.840      ;
; 43.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.547      ;
; 43.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.500      ;
; 43.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.494      ;
; 43.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.486      ;
; 43.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.468      ;
; 43.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.353      ;
; 44.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.157      ;
; 44.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.112      ;
; 44.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 5.901      ;
; 44.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 5.860      ;
; 44.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 5.782      ;
; 44.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 5.719      ;
; 44.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 5.500      ;
; 44.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 5.466      ;
; 45.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.430      ;
; 45.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 4.359      ;
; 45.894 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 4.277      ;
; 45.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.232      ;
; 46.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 4.127      ;
; 46.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 3.456      ;
; 46.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 3.383      ;
; 46.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 3.293      ;
; 46.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 3.196      ;
; 47.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.148      ;
; 47.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 3.020      ;
; 47.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.747      ;
; 47.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.622      ;
; 47.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.454      ;
; 48.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.187      ;
; 90.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.440     ; 9.047      ;
; 91.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.221      ; 8.664      ;
; 91.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 8.600      ;
; 91.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.226      ; 8.606      ;
; 91.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 8.551      ;
; 91.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.226      ; 8.552      ;
; 91.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.221      ; 8.544      ;
; 91.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.448     ; 7.637      ;
; 91.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 8.312      ;
; 91.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.226      ; 8.276      ;
; 92.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.432     ; 7.548      ;
; 92.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 8.191      ;
; 92.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 8.187      ;
; 92.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.423     ; 7.469      ;
; 92.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.221      ; 8.147      ;
; 92.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 8.120      ;
; 92.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.667      ;
; 92.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.661      ;
; 92.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.655      ;
; 92.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.650      ;
; 92.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.435     ; 7.194      ;
; 92.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.226      ; 7.890      ;
; 92.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a14~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 7.875      ;
; 92.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a6~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 7.850      ;
; 92.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 7.850      ;
; 92.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.435      ;
; 92.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.428      ;
; 92.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.226      ; 7.841      ;
; 92.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.420      ;
; 92.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.415      ;
; 92.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a10~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.222      ; 7.795      ;
; 92.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 7.741      ;
; 92.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.344      ;
; 92.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.342      ;
; 92.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.341      ;
; 92.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 7.715      ;
; 92.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.339      ;
; 92.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.338      ;
; 92.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.336      ;
; 92.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.333      ;
; 92.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.332      ;
; 92.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.329      ;
; 92.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.328      ;
; 92.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.327      ;
; 92.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.325      ;
; 92.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.321      ;
; 92.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.315      ;
; 92.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.309      ;
; 92.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.304      ;
; 92.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a62~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.224      ; 7.653      ;
; 92.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a52~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 7.615      ;
; 92.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a1~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.220      ; 7.618      ;
; 92.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.225      ;
; 92.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.223      ;
; 92.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a57~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 7.534      ;
; 92.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a10~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.222      ; 7.559      ;
; 92.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.221      ; 7.537      ;
; 92.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a11~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 7.519      ;
; 92.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.226      ; 7.533      ;
; 92.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 7.508      ;
; 92.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 7.522      ;
; 92.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 7.448      ;
; 92.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 7.496      ;
; 92.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 7.478      ;
; 92.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 7.470      ;
; 92.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 7.080      ;
; 92.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 7.074      ;
; 92.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 7.068      ;
; 92.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.070      ;
; 92.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 7.068      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a53~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.495      ; 1.147      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a30~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.495      ; 1.149      ;
; 0.400 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.144      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a39~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.142      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a60~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.142      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a19~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.491      ; 1.147      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a52~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.494      ; 1.150      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a1~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.148      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a36~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.489      ; 1.149      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a5~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.491      ; 1.152      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a33~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.151      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a55~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.489      ; 1.150      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a14~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.492      ; 1.155      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a58~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.489      ; 1.157      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a53~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.157      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.162      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.161      ;
; 0.420 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.164      ;
; 0.425 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.169      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a37~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.494      ; 1.174      ;
; 0.431 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.175      ;
; 0.433 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.177      ;
; 0.434 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.178      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a6~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.474      ; 1.165      ;
; 0.439 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.482      ; 1.175      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a61~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.184      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.187      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                       ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:done                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:done                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                         ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                       ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a22~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.485      ; 1.183      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.442 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.455 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.758      ;
; 0.455 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.758      ;
; 0.481 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.785      ;
; 0.490 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.793      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.493 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][5]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.494 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.797      ;
; 0.494 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.796      ;
; 0.495 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.798      ;
; 0.498 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.800      ;
; 0.499 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][5]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.804      ;
; 0.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.804      ;
; 0.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.804      ;
; 0.507 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.810      ;
; 0.509 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.812      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.818      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.818      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][3]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.519 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.821      ;
; 0.519 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.821      ;
; 0.519 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.822      ;
; 0.520 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.823      ;
; 0.524 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][2]               ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][2]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.827      ;
; 0.525 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][7]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.828      ;
; 0.527 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][2]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.830      ;
; 0.531 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][0]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.834      ;
; 0.533 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.836      ;
; 0.566 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.868      ;
; 0.567 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.869      ;
; 0.567 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.869      ;
; 0.588 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.890      ;
; 0.602 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.904      ;
; 0.603 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.905      ;
; 0.604 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.906      ;
; 0.606 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.908      ;
; 0.608 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.910      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.758      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.758      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.778      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.784      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.785      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.786      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.793      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.797      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.797      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.800      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.802      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.804      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.804      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.804      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.805      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.806      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.808      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.808      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[0]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.810      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.810      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[50]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[49]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.810      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.810      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.810      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.810      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.811      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[36]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[35]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.810      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[41]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[40]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.810      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[48]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[47]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.810      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[53]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[52]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.811      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[56]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[55]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.810      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.810      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[6]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.812      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.812      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.812      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[4]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.812      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[30]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[29]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.811      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[35]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[34]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.811      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[38]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[37]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.811      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.443 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                          ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                          ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                          ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.482 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.785      ;
; 0.490 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[2]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[2]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[6]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[10]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[10]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][14]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][14]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[0]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[0]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[4]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[4]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[9]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[9]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[11]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[11]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[14]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[14]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.793      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][3]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][3]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[3]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[3]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[4]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[4]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][10]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][10]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][11]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][11]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[12]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[13]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[13]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                       ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe4                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                       ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[0]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[0]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.796      ;
; 0.492 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[3]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[3]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][4]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[4]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[4]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][13]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.493 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[1]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[1]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[10]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[10]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[0]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[0]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.797      ;
; 0.493 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][15]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][15]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe1                                       ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.494 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[8]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[8]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.797      ;
; 0.497 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][6]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][6]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.801      ;
; 0.497 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.801      ;
; 0.497 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][7]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.801      ;
; 0.497 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][8]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][8]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.800      ;
; 0.497 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.801      ;
; 0.497 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][10]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][10]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][1]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][1]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][4]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][4]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][5]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][5]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][5]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][9]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][9]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][12]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][14]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][14]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][0]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][0]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][2]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][4]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][10]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][10]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][10]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][12]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][14]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][14]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][2]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][8]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.501 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][11]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.805      ;
; 0.501 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[18]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[9]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.804      ;
; 0.502 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][15]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.805      ;
; 0.502 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[12]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[3]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.805      ;
; 0.502 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.805      ;
; 0.507 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[20]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[11]                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.810      ;
; 0.516 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[15]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.517 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[35]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[13]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.519 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[27]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[5]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.822      ;
; 0.532 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator|oQ[22] ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[7]                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.834      ;
; 0.555 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[22]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[10]                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.858      ;
; 0.594 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[7]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.342      ;
; 0.608 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[8]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.357      ;
; 0.631 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[15]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[15]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.934      ;
; 0.636 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator|oQ[16] ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[7]                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.938      ;
; 0.639 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Reg                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.942      ;
; 0.640 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|val_out                        ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|val_out                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.943      ;
; 0.644 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[19]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[10]                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.947      ;
; 0.658 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|val_out                        ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|val_out                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.961      ;
; 0.658 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.961      ;
; 0.665 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[29]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[7]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.968      ;
; 0.673 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][2]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.975      ;
; 0.675 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[3][5]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.981      ;
; 0.675 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[2][12]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.978      ;
; 0.676 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[6]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[6]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.982      ;
; 0.677 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][11]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.981      ;
; 0.678 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][4]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[2][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.981      ;
; 0.681 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][6]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][6]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.988      ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                        ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.533 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.306      ;
; 1.543 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.316      ;
; 1.548 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.321      ;
; 1.558 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.331      ;
; 1.609 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.382      ;
; 1.619 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.392      ;
; 1.619 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.392      ;
; 1.629 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.402      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 5.066      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 5.066      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 5.066      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 5.066      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.065      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.065      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.065      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.065      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 5.064      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[19]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 5.064      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[18]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 5.064      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 5.064      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 5.072      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 5.072      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 5.072      ;
; 94.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 5.072      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 5.036      ;
; 94.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.098      ;
; 94.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.098      ;
; 94.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.098      ;
; 94.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.098      ;
; 94.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.098      ;
; 94.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.091      ;
; 94.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.091      ;
; 94.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.091      ;
; 94.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.088      ;
; 94.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.088      ;
; 94.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.088      ;
; 94.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.088      ;
; 94.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.084      ;
; 94.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.082      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.091      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.091      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.091      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.091      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.091      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.092      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.092      ;
; 94.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.092      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.083      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.083      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.083      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.083      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.083      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.083      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.083      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.083      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.085      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.085      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.085      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.085      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.085      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.085      ;
; 94.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.085      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.444      ;
; 1.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.663      ;
; 1.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.663      ;
; 1.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.663      ;
; 1.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.663      ;
; 1.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.663      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.707      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.707      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.865      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.865      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.962      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.979      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.016      ;
; 4.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.886      ;
; 4.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.886      ;
; 4.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.886      ;
; 4.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 4.893      ;
; 4.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 4.893      ;
; 4.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 4.893      ;
; 4.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[6]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 4.893      ;
; 4.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[5]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 4.893      ;
; 4.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.867      ;
; 4.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.867      ;
; 4.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.867      ;
; 4.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.867      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.862      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.862      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.862      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.862      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.861      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.861      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.861      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.861      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.860      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[19]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.860      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[18]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.860      ;
; 4.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.860      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.833      ;
; 4.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.867      ;
; 4.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.867      ;
; 4.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.867      ;
; 4.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.867      ;
; 4.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[49]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.870      ;
; 4.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[50]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.870      ;
; 4.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[51]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.870      ;
; 4.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[52]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.870      ;
; 4.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[53]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.870      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.868      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.868      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.868      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.868      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.868      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.868      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.868      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.868      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.877      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.877      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.877      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.877      ;
; 4.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.877      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.752 ns




+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 79.94 MHz  ; 79.94 MHz       ; altera_reserved_tck                                   ;      ;
; 97.67 MHz  ; 97.67 MHz       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 133.49 MHz ; 133.49 MHz      ; clock_m                                               ;      ;
; 230.95 MHz ; 230.95 MHz      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -7.528 ; -1491.779     ;
; clock_m                                               ; -4.872 ; -205.215      ;
; n/a                                                   ; 1.988  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 35.670 ; 0.000         ;
; altera_reserved_tck                                   ; 43.745 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; clock_m                                               ; 0.384 ; 0.000         ;
; altera_reserved_tck                                   ; 0.392 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.392 ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.393 ; 0.000         ;
; n/a                                                   ; 1.333 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 95.210 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.043 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 4.782  ; 0.000         ;
; clock_m                                               ; 9.705  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 19.675 ; 0.000         ;
; altera_reserved_tck                                   ; 49.286 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -7.528 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][15] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.357     ; 4.523      ;
; -7.474 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][1]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.357     ; 4.469      ;
; -7.458 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][7]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.357     ; 4.453      ;
; -7.428 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][5]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.357     ; 4.423      ;
; -7.360 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][8]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.362     ; 4.350      ;
; -7.359 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][14] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.362     ; 4.349      ;
; -7.349 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][2]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.362     ; 4.339      ;
; -7.345 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.362     ; 4.335      ;
; -7.345 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][12] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.362     ; 4.335      ;
; -7.298 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][10] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.362     ; 4.288      ;
; -7.276 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][13] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.362     ; 4.266      ;
; -7.134 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][9]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.357     ; 4.129      ;
; -6.989 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][3]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.362     ; 3.979      ;
; -6.989 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][11] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.357     ; 3.984      ;
; -6.953 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][4]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.362     ; 3.943      ;
; -6.952 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.362     ; 3.942      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.391 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.408      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.367 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.382      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.353 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.368      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.350 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.367      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.348 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.363      ;
; -5.345 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.362      ;
; -5.345 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.362      ;
; -5.345 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.362      ;
; -5.345 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.362      ;
; -5.345 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.362      ;
; -5.345 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.362      ;
; -5.345 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.362      ;
; -5.345 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.362      ;
; -5.345 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.362      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -4.872 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.860      ;
; -4.871 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.859      ;
; -4.861 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.848      ;
; -4.811 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.799      ;
; -4.730 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.718      ;
; -4.716 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.703      ;
; -4.702 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.690      ;
; -4.678 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.665      ;
; -4.674 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.662      ;
; -4.673 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.660      ;
; -4.647 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.626      ; 7.627      ;
; -4.641 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.626      ; 7.621      ;
; -4.640 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.626      ; 7.620      ;
; -4.619 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.606      ;
; -4.614 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.601      ;
; -4.607 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.627      ; 7.588      ;
; -4.602 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.604      ; 7.560      ;
; -4.594 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.581      ;
; -4.591 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.579      ;
; -4.580 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.568      ;
; -4.577 ; GEN_CE:U3|ce                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.479      ; 7.410      ;
; -4.571 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.558      ;
; -4.568 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.556      ;
; -4.556 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.543      ;
; -4.535 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.522      ;
; -4.533 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.520      ;
; -4.533 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.521      ;
; -4.528 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.515      ;
; -4.518 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.506      ;
; -4.517 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.504      ;
; -4.496 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.483      ;
; -4.488 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.475      ;
; -4.484 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.632      ; 7.470      ;
; -4.448 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.435      ;
; -4.448 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.435      ;
; -4.420 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.407      ;
; -4.419 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.406      ;
; -4.412 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.400      ;
; -4.395 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.382      ;
; -4.391 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.379      ;
; -4.384 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.634      ; 7.372      ;
; -4.338 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.325      ;
; -4.326 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.633      ; 7.313      ;
; -4.309 ; GEN_CE:U3|ce                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.479      ; 7.142      ;
; -4.298 ; GEN_CE:U3|ce                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.479      ; 7.131      ;
; 12.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.080     ; 7.413      ;
; 12.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.081     ; 7.406      ;
; 12.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.081     ; 7.341      ;
; 12.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.080     ; 7.225      ;
; 12.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.080     ; 7.197      ;
; 12.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.081     ; 7.160      ;
; 12.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.254      ; 7.433      ;
; 12.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.246      ; 7.395      ;
; 12.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.251      ; 7.378      ;
; 12.964 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.081     ; 6.957      ;
; 13.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.081     ; 6.912      ;
; 13.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.081     ; 6.792      ;
; 13.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.257      ; 7.108      ;
; 13.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.252      ; 7.084      ;
; 13.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.260      ; 7.083      ;
; 13.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.253      ; 7.045      ;
; 13.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.245      ; 7.029      ;
; 13.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a27~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.212      ; 6.987      ;
; 13.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.248      ; 7.021      ;
; 13.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.081     ; 6.655      ;
; 13.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.256      ; 7.023      ;
; 13.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.247      ; 7.009      ;
; 13.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a29~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.206      ; 6.945      ;
; 13.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a17~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.224      ; 6.923      ;
; 13.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a24~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.219      ; 6.906      ;
; 13.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.080     ; 6.439      ;
; 13.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.075     ; 6.391      ;
; 13.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a17~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.218      ; 6.690      ;
; 13.575 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a27~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.206      ; 6.670      ;
; 13.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.251      ; 6.708      ;
; 13.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.201      ; 6.652      ;
; 13.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a24~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.213      ; 6.640      ;
; 13.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a28~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.225      ; 6.648      ;
; 13.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.227      ; 6.641      ;
; 13.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.075     ; 6.253      ;
; 13.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.080     ; 6.213      ;
; 13.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.246      ; 6.567      ;
; 13.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.219      ; 6.530      ;
; 13.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.214      ; 6.524      ;
; 13.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.214      ; 6.524      ;
; 13.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a28~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.231      ; 6.520      ;
; 13.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.227      ; 6.509      ;
; 13.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.222      ; 6.503      ;
; 13.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.222      ; 6.503      ;
; 13.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.272      ; 6.553      ;
; 13.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.267      ; 6.547      ;
; 13.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.267      ; 6.547      ;
; 13.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.264      ; 6.519      ;
; 13.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.259      ; 6.513      ;
; 13.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.259      ; 6.513      ;
; 13.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.075     ; 6.140      ;
; 13.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.251      ; 6.479      ;
; 13.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.246      ; 6.473      ;
; 13.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.246      ; 6.473      ;
; 13.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                ; clock_m                                               ; clock_m     ; 20.000       ; -0.075     ; 6.082      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                        ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.988 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.800      ;
; 1.997 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.791      ;
; 1.998 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.790      ;
; 2.007 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.781      ;
; 2.095 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.693      ;
; 2.105 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.683      ;
; 2.106 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.682      ;
; 2.116 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.672      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.250      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.250      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.250      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.250      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.250      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.250      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.250      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.250      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.250      ;
; 35.711 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.209      ;
; 35.711 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.209      ;
; 35.711 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.209      ;
; 35.711 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.209      ;
; 35.711 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.209      ;
; 35.711 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.209      ;
; 35.711 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.209      ;
; 35.711 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.209      ;
; 35.711 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.209      ;
; 35.787 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.133      ;
; 35.787 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.133      ;
; 35.787 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.133      ;
; 35.787 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.133      ;
; 35.787 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.133      ;
; 35.787 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.133      ;
; 35.787 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.133      ;
; 35.787 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.133      ;
; 35.787 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.133      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.818 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.102      ;
; 35.908 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.012      ;
; 35.908 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.012      ;
; 35.908 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.012      ;
; 35.908 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.012      ;
; 35.908 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.012      ;
; 35.908 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.012      ;
; 35.908 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.012      ;
; 35.908 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.012      ;
; 35.908 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.012      ;
; 35.918 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.002      ;
; 35.918 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.002      ;
; 35.918 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.002      ;
; 35.918 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.002      ;
; 35.918 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.002      ;
; 35.918 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.002      ;
; 35.918 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.002      ;
; 35.918 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.002      ;
; 35.918 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.002      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][3]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][5]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][2]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][2]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][2]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][2]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.991      ;
; 36.027 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.893      ;
; 36.027 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.893      ;
; 36.027 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.893      ;
; 36.027 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.893      ;
; 36.027 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.893      ;
; 36.027 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.893      ;
; 36.027 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.893      ;
; 36.027 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.893      ;
; 36.027 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.893      ;
; 36.186 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][4]             ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.726      ;
; 36.186 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][5]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.726      ;
; 36.186 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][5]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.726      ;
; 36.186 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][5]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.726      ;
; 36.186 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][5]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.726      ;
; 36.186 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][2]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.726      ;
; 36.193 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][3]             ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.730      ;
; 36.193 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][2]             ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.730      ;
; 36.193 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][2]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.730      ;
; 36.193 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.730      ;
; 36.193 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.730      ;
; 36.218 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.702      ;
; 36.218 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.702      ;
; 36.218 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.702      ;
+--------+-----------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 6.582      ;
; 44.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 6.261      ;
; 44.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 6.236      ;
; 44.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 6.197      ;
; 44.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 6.182      ;
; 44.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 6.046      ;
; 44.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 6.013      ;
; 44.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 5.904      ;
; 44.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 5.707      ;
; 44.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 5.629      ;
; 44.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 5.482      ;
; 44.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 5.496      ;
; 44.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 5.419      ;
; 45.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 5.275      ;
; 45.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.332      ; 5.216      ;
; 46.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 4.241      ;
; 46.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 4.172      ;
; 46.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 4.099      ;
; 46.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 4.018      ;
; 46.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 3.962      ;
; 47.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 3.192      ;
; 47.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 3.094      ;
; 47.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 2.980      ;
; 47.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 2.987      ;
; 47.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 2.937      ;
; 47.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 2.882      ;
; 47.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.599      ;
; 47.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 2.429      ;
; 47.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.344      ;
; 48.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.004      ;
; 91.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.385     ; 8.607      ;
; 91.918 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 8.317      ;
; 91.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 8.258      ;
; 91.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.201      ; 8.258      ;
; 91.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 8.251      ;
; 91.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 8.244      ;
; 91.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.201      ; 8.250      ;
; 92.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 7.972      ;
; 92.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.201      ; 7.934      ;
; 92.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 7.855      ;
; 92.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 7.849      ;
; 92.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 7.847      ;
; 92.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 7.807      ;
; 92.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.399     ; 7.149      ;
; 92.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.373     ; 7.107      ;
; 92.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.373     ; 7.046      ;
; 92.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.201      ; 7.631      ;
; 92.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a14~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 7.625      ;
; 92.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a6~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 7.602      ;
; 92.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 7.235      ;
; 92.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 7.229      ;
; 92.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 7.222      ;
; 92.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 7.218      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 7.495      ;
; 92.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 7.528      ;
; 92.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.201      ; 7.516      ;
; 92.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 7.462      ;
; 92.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a10~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 7.465      ;
; 92.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.380     ; 6.762      ;
; 92.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a62~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 7.334      ;
; 92.918 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a10~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 7.317      ;
; 92.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a52~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 7.295      ;
; 92.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a1~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 7.299      ;
; 92.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.943      ;
; 92.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.941      ;
; 92.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.940      ;
; 92.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.938      ;
; 92.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.937      ;
; 92.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.935      ;
; 92.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.932      ;
; 92.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.931      ;
; 92.947 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a11~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 7.282      ;
; 92.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.928      ;
; 92.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.927      ;
; 92.950 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 7.279      ;
; 92.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.926      ;
; 92.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 7.266      ;
; 92.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.923      ;
; 92.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.914      ;
; 92.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a25~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 7.245      ;
; 92.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.908      ;
; 92.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.901      ;
; 92.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.897      ;
; 92.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a57~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 7.219      ;
; 93.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 7.223      ;
; 93.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.862      ;
; 93.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.856      ;
; 93.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.201      ; 7.218      ;
; 93.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.849      ;
; 93.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 7.147      ;
; 93.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.845      ;
; 93.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 7.163      ;
; 93.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 7.180      ;
; 93.098 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 7.131      ;
; 93.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.774      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.768      ;
; 93.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.761      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.802      ;
; 93.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.801      ;
; 93.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.757      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a53~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.437      ; 1.051      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a30~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.437      ; 1.052      ;
; 0.385 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.433      ; 1.048      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a52~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.437      ; 1.053      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a19~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.432      ; 1.051      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a60~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.430      ; 1.049      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a39~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.429      ; 1.049      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a1~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.432      ; 1.054      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                       ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                       ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a33~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.432      ; 1.055      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a55~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.054      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:done                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:done                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a14~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.434      ; 1.058      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a53~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.055      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a36~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.056      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a5~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.433      ; 1.059      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.062      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a58~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.063      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.430      ; 1.063      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.684      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.684      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.723      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.723      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.723      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.730      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.731      ;
; 0.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.736      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.741      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.743      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.743      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.744      ;
; 0.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.744      ;
; 0.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.744      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.745      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.745      ;
; 0.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.745      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.747      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.750      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.748      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.750      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.751      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.751      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[36]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[35]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.751      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[41]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[40]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.751      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[50]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[49]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.751      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.753      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[4]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.753      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[38]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[37]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[39]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[38]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[43]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[42]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[44]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[43]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[45]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[44]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[48]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[47]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[53]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[52]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[56]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[55]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.751      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.753      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[0]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.753      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.753      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.392 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.407 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.684      ;
; 0.407 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.684      ;
; 0.448 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.725      ;
; 0.457 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.734      ;
; 0.459 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.736      ;
; 0.460 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][5]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.464 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.740      ;
; 0.464 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.740      ;
; 0.465 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.741      ;
; 0.466 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.743      ;
; 0.468 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.469 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][5]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.470 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.471 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.474 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.751      ;
; 0.481 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.481 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.481 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.481 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][3]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.485 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.761      ;
; 0.486 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.763      ;
; 0.486 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.762      ;
; 0.489 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][7]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.766      ;
; 0.489 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][2]               ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][2]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.766      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][2]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.769      ;
; 0.497 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.775      ;
; 0.498 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][0]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.774      ;
; 0.532 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.809      ;
; 0.534 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.811      ;
; 0.534 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.811      ;
; 0.558 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.835      ;
; 0.560 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.837      ;
; 0.561 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.838      ;
; 0.561 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.838      ;
; 0.563 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.840      ;
; 0.565 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.842      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.393 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                          ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                          ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                          ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.447 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.723      ;
; 0.460 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[2]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[2]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[14]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[14]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[10]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[10]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][14]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][14]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[0]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[0]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[4]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[4]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[6]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[9]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[9]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[11]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[11]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][3]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][3]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[3]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[3]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][4]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[4]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[4]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][10]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][10]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.739      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.739      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[12]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.739      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][13]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[13]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[18]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[9]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                       ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe4                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                       ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.462 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[10]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[10]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[0]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[0]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[3]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[3]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[4]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[4]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][11]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][11]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[13]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[12]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[3]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.463 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[1]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[1]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][15]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][15]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe1                                       ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.464 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[8]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[8]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.741      ;
; 0.464 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[0]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[0]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.741      ;
; 0.466 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][4]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][4]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.744      ;
; 0.466 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][8]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][8]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][4]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][5]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][6]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][6]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][8]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][10]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][10]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][10]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][10]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][14]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][14]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][14]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][14]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][0]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][0]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][1]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][1]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][5]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][5]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][7]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][9]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][9]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][10]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][12]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][12]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.747      ;
; 0.469 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[20]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[11]                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][2]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][11]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][15]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][2]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.747      ;
; 0.481 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[15]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.484 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[35]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[13]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.485 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[27]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[5]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.761      ;
; 0.492 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator|oQ[22] ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[7]                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.767      ;
; 0.516 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[22]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[10]                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.545 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[7]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.212      ;
; 0.561 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[8]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.229      ;
; 0.590 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[15]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[15]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.592 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator|oQ[16] ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[7]                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.595 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][2]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.872      ;
; 0.595 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[19]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[10]                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.872      ;
; 0.599 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[3][5]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.878      ;
; 0.599 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[6]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[6]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.879      ;
; 0.599 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[2][12]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.877      ;
; 0.599 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|val_out                        ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|val_out                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.599 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Reg                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.601 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][11]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.878      ;
; 0.604 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][4]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.881      ;
; 0.604 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][4]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[2][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.881      ;
; 0.606 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][6]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][6]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.885      ;
; 0.608 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][13]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][13]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.885      ;
; 0.610 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_out[13]                   ; DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[13]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.888      ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                         ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.333 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.401      ;
; 1.343 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.411      ;
; 1.344 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.412      ;
; 1.354 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.422      ;
; 1.439 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.507      ;
; 1.448 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.516      ;
; 1.449 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.517      ;
; 1.458 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.526      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.666      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.666      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.666      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.666      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.665      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.665      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.665      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.665      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.675      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.675      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.675      ;
; 95.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.675      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.638      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.664      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[19]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.664      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[18]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.664      ;
; 95.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.664      ;
; 95.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.693      ;
; 95.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.693      ;
; 95.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.693      ;
; 95.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.697      ;
; 95.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.697      ;
; 95.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.697      ;
; 95.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.697      ;
; 95.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.697      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.677      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.677      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.677      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.677      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.677      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.677      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.684      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.684      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.684      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.684      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.684      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.684      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.684      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.689      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.683      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.681      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.690      ;
; 95.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.690      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.318      ;
; 1.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.537      ;
; 1.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.537      ;
; 1.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.537      ;
; 1.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.537      ;
; 1.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.537      ;
; 1.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.577      ;
; 1.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.577      ;
; 1.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.768      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.766      ;
; 1.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.813      ;
; 4.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.380      ;
; 4.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.380      ;
; 4.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.380      ;
; 4.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[6]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.380      ;
; 4.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[5]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.380      ;
; 4.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 4.375      ;
; 4.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 4.375      ;
; 4.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 4.375      ;
; 4.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.356      ;
; 4.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.356      ;
; 4.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.356      ;
; 4.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.356      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.322      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.350      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.350      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.350      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.350      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.349      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.349      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.349      ;
; 4.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.349      ;
; 4.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.349      ;
; 4.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[19]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.349      ;
; 4.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[18]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.349      ;
; 4.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.349      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.357      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.357      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.357      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.357      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.357      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.357      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.357      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.357      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.370      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.370      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.370      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.370      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.367      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.367      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.367      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.367      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.367      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.367      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.367      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 4.364      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 4.354      ;
; 4.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 4.354      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.776 ns




+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -3.487 ; -719.345      ;
; clock_m                                               ; -2.100 ; -83.662       ;
; n/a                                                   ; 3.402  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 37.962 ; 0.000         ;
; altera_reserved_tck                                   ; 47.366 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; clock_m                                               ; 0.134 ; 0.000         ;
; altera_reserved_tck                                   ; 0.180 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
; n/a                                                   ; 0.252 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 97.434 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.501 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 4.960  ; 0.000         ;
; clock_m                                               ; 9.372  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 19.772 ; 0.000         ;
; altera_reserved_tck                                   ; 49.283 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.487 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][15] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.949     ; 1.875      ;
; -3.484 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][7]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.949     ; 1.872      ;
; -3.482 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][1]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.949     ; 1.870      ;
; -3.479 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][5]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.949     ; 1.867      ;
; -3.425 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][8]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.952     ; 1.810      ;
; -3.423 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][14] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.952     ; 1.808      ;
; -3.416 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][12] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.952     ; 1.801      ;
; -3.407 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][2]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.952     ; 1.792      ;
; -3.396 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.952     ; 1.781      ;
; -3.395 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][10] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.952     ; 1.780      ;
; -3.390 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][13] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.952     ; 1.775      ;
; -3.319 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][9]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.949     ; 1.707      ;
; -3.239 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][3]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.952     ; 1.624      ;
; -3.239 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][11] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.949     ; 1.627      ;
; -3.226 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][4]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.952     ; 1.611      ;
; -3.224 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.952     ; 1.609      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.599 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.112      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.593 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.102      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.098      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.581 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.094      ;
; -2.581 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.094      ;
; -2.581 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.094      ;
; -2.581 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.094      ;
; -2.581 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.094      ;
; -2.581 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.094      ;
; -2.581 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.094      ;
; -2.581 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.094      ;
; -2.581 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.094      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.100 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.969      ;
; -2.056 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.499      ; 3.894      ;
; -2.056 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.927      ;
; -2.045 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.916      ;
; -2.036 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.905      ;
; -2.025 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.529      ; 3.893      ;
; -1.987 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.522      ; 3.848      ;
; -1.978 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.847      ;
; -1.977 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.521      ; 3.837      ;
; -1.962 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.831      ;
; -1.933 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.533      ; 3.805      ;
; -1.915 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.786      ;
; -1.890 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.521      ; 3.750      ;
; -1.889 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.760      ;
; -1.888 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.759      ;
; -1.886 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.533      ; 3.758      ;
; -1.878 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.533      ; 3.750      ;
; -1.876 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.747      ;
; -1.861 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.533      ; 3.733      ;
; -1.856 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.727      ;
; -1.852 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.723      ;
; -1.850 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.721      ;
; -1.847 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.533      ; 3.719      ;
; -1.846 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.715      ;
; -1.839 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.710      ;
; -1.834 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.533      ; 3.706      ;
; -1.831 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.702      ;
; -1.830 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.699      ;
; -1.817 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.688      ;
; -1.804 ; GEN_CE:U3|ce                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.474      ; 3.617      ;
; -1.798 ; GEN_CE:U3|ce                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.473      ; 3.610      ;
; -1.786 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.657      ;
; -1.785 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.654      ;
; -1.784 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.655      ;
; -1.770 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.639      ;
; -1.766 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.521      ; 3.626      ;
; -1.763 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.634      ;
; -1.751 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.533      ; 3.623      ;
; -1.740 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.532      ; 3.611      ;
; -1.737 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.606      ;
; -1.737 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.606      ;
; -1.730 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.533      ; 3.602      ;
; -1.707 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.530      ; 3.576      ;
; -1.689 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.533      ; 3.561      ;
; -1.675 ; GEN_CE:U3|ce                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.474      ; 3.488      ;
; 16.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.122      ; 3.793      ;
; 16.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.119      ; 3.782      ;
; 16.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a27~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.079      ; 3.737      ;
; 16.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.119      ; 3.765      ;
; 16.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a29~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.072      ; 3.718      ;
; 16.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a24~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.085      ; 3.696      ;
; 16.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a17~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.091      ; 3.696      ;
; 16.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.040     ; 3.456      ;
; 16.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.116      ; 3.596      ;
; 16.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.040     ; 3.384      ;
; 16.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.040     ; 3.381      ;
; 16.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a17~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.082      ; 3.493      ;
; 16.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a28~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.096      ; 3.499      ;
; 16.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a27~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.070      ; 3.472      ;
; 16.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a24~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.076      ; 3.466      ;
; 16.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a28~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.087      ; 3.474      ;
; 16.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.040     ; 3.323      ;
; 16.655 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.040     ; 3.292      ;
; 16.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.040     ; 3.290      ;
; 16.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.071      ; 3.392      ;
; 16.719 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.097      ; 3.387      ;
; 16.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.040     ; 3.225      ;
; 16.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.040     ; 3.177      ;
; 16.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.040     ; 3.163      ;
; 16.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.128      ; 3.340      ;
; 16.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a29~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.063      ; 3.274      ;
; 16.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.110      ; 3.319      ;
; 16.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.128      ; 3.334      ;
; 16.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.131      ; 3.333      ;
; 16.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a57~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.097      ; 3.297      ;
; 16.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.087      ; 3.281      ;
; 16.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a60~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.109      ; 3.299      ;
; 16.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.106      ; 3.293      ;
; 16.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.124      ; 3.296      ;
; 16.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.124      ; 3.295      ;
; 16.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.127      ; 3.297      ;
; 16.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.121      ; 3.280      ;
; 16.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~porta_address_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.110      ; 3.264      ;
; 16.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.078      ; 3.224      ;
; 16.867 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a48~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.119      ; 3.261      ;
; 16.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a25~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.091      ; 3.232      ;
; 16.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.085      ; 3.209      ;
; 16.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.085      ; 3.209      ;
; 16.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a10~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.110      ; 3.232      ;
; 16.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.088      ; 3.210      ;
; 16.894 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.097      ; 3.212      ;
; 16.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.092      ; 3.198      ;
; 16.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.092      ; 3.198      ;
; 16.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.095      ; 3.199      ;
; 16.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.097      ; 3.186      ;
; 16.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; clock_m                                               ; clock_m     ; 20.000       ; -0.040     ; 3.027      ;
; 16.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.136      ; 3.217      ;
; 16.928 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_we_reg                                    ; clock_m                                               ; clock_m     ; 20.000       ; 0.136      ; 3.217      ;
; 16.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~porta_address_reg0                              ; clock_m                                               ; clock_m     ; 20.000       ; 0.097      ; 3.177      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~porta_datain_reg0                               ; clock_m                                               ; clock_m     ; 20.000       ; 0.139      ; 3.218      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                        ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 3.402 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.884      ;
; 3.403 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.883      ;
; 3.412 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.874      ;
; 3.413 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.873      ;
; 3.454 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.832      ;
; 3.454 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.832      ;
; 3.464 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.822      ;
; 3.464 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.822      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 37.962 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.983      ;
; 37.962 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.983      ;
; 37.962 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.983      ;
; 37.962 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.983      ;
; 37.962 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.983      ;
; 37.962 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.983      ;
; 37.962 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.983      ;
; 37.962 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.983      ;
; 37.962 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.983      ;
; 38.022 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.923      ;
; 38.022 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.923      ;
; 38.022 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.923      ;
; 38.022 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.923      ;
; 38.022 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.923      ;
; 38.022 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.923      ;
; 38.022 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.923      ;
; 38.022 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.923      ;
; 38.022 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.923      ;
; 38.038 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.907      ;
; 38.038 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.907      ;
; 38.038 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.907      ;
; 38.038 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.907      ;
; 38.038 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.907      ;
; 38.038 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.907      ;
; 38.038 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.907      ;
; 38.038 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.907      ;
; 38.038 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.907      ;
; 38.042 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.903      ;
; 38.042 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.903      ;
; 38.042 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.903      ;
; 38.042 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.903      ;
; 38.042 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.903      ;
; 38.042 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.903      ;
; 38.042 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.903      ;
; 38.042 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.903      ;
; 38.042 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.903      ;
; 38.077 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.868      ;
; 38.077 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.868      ;
; 38.077 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.868      ;
; 38.077 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.868      ;
; 38.077 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.868      ;
; 38.077 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.868      ;
; 38.077 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.868      ;
; 38.077 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.868      ;
; 38.077 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.868      ;
; 38.089 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.856      ;
; 38.089 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.856      ;
; 38.089 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.856      ;
; 38.089 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.856      ;
; 38.089 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.856      ;
; 38.089 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.856      ;
; 38.089 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.856      ;
; 38.089 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.856      ;
; 38.089 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.856      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.097 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.842      ;
; 38.135 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.810      ;
; 38.135 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.810      ;
; 38.135 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.810      ;
; 38.135 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.810      ;
; 38.135 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.810      ;
; 38.135 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.810      ;
; 38.135 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.810      ;
; 38.135 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.810      ;
; 38.135 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.810      ;
; 38.156 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 1.786      ;
; 38.198 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.747      ;
; 38.198 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.747      ;
; 38.198 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.747      ;
; 38.198 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.747      ;
; 38.198 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.747      ;
; 38.198 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.747      ;
; 38.198 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.747      ;
; 38.198 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.747      ;
; 38.198 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.747      ;
; 38.211 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]    ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.idle ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.734      ;
; 38.216 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 1.726      ;
; 38.220 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 1.722      ;
; 38.224 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 1.718      ;
; 38.228 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][4]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.713      ;
; 38.228 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.713      ;
; 38.228 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.713      ;
; 38.228 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.713      ;
; 38.228 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.713      ;
; 38.228 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.shift ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.713      ;
; 38.232 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 1.710      ;
; 38.235 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.703      ;
; 38.235 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.703      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.060      ;
; 47.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.995      ;
; 47.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.913      ;
; 47.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.908      ;
; 47.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.901      ;
; 47.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.820      ;
; 47.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.816      ;
; 47.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.758      ;
; 47.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.660      ;
; 47.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.660      ;
; 47.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.419      ; 2.558      ;
; 47.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.552      ;
; 47.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.514      ;
; 47.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.415      ; 2.442      ;
; 47.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.460      ;
; 48.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.957      ;
; 48.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.943      ;
; 48.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.907      ;
; 48.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 1.862      ;
; 48.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.834      ;
; 48.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.464      ;
; 48.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.439      ;
; 48.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.428      ;
; 48.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.430      ;
; 49.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.373      ;
; 49.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.327      ;
; 49.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.207      ;
; 49.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.163      ;
; 49.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.058      ;
; 49.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.906      ;
; 95.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 4.249      ;
; 96.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.207     ; 3.766      ;
; 96.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 4.085      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 4.073      ;
; 96.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.973      ;
; 96.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.979      ;
; 96.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.905      ;
; 96.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.906      ;
; 96.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.898      ;
; 96.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.870      ;
; 96.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.830      ;
; 96.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a10~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 3.808      ;
; 96.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.055      ; 3.762      ;
; 96.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.778      ;
; 96.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.565      ;
; 96.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.558      ;
; 96.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.760      ;
; 96.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.551      ;
; 96.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.546      ;
; 96.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a62~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 3.736      ;
; 96.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a52~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.714      ;
; 96.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a1~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 3.719      ;
; 96.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 3.682      ;
; 96.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a26~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.047      ; 3.647      ;
; 96.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a4~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.696      ;
; 96.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a57~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.061      ; 3.647      ;
; 96.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a35~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 3.638      ;
; 96.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.237     ; 3.302      ;
; 96.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a32~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.065      ; 3.622      ;
; 96.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a19~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 3.644      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a14~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.653      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.644      ;
; 96.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.615      ;
; 96.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a6~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.633      ;
; 96.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.405      ;
; 96.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.398      ;
; 96.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.394      ;
; 96.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.391      ;
; 96.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.391      ;
; 96.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.390      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.389      ;
; 96.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.387      ;
; 96.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.386      ;
; 96.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.385      ;
; 96.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.381      ;
; 96.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.380      ;
; 96.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.378      ;
; 96.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.376      ;
; 96.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.375      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.372      ;
; 96.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.368      ;
; 96.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.361      ;
; 96.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.362      ;
; 96.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a35~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 3.538      ;
; 96.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.354      ;
; 96.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.355      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a47~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.058      ; 3.516      ;
; 96.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a21~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.055      ; 3.513      ;
; 96.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.349      ;
; 96.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a37~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.065      ; 3.522      ;
; 96.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a38~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 3.533      ;
; 96.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.348      ;
; 96.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a49~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.040      ; 3.489      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.343      ;
; 96.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a20~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.071      ; 3.514      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a23~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 3.516      ;
; 96.574 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a8~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.537      ;
; 96.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a51~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.047      ; 3.477      ;
; 96.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a13~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.535      ;
; 96.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a41~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 3.506      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a1~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.464      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a36~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.466      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a55~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.466      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a19~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.469      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a58~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a30~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a39~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.223      ; 0.468      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a60~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.223      ; 0.468      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a14~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.227      ; 0.473      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a5~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a53~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.228      ; 0.475      ;
; 0.144 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a33~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a52~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.227      ; 0.476      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a53~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.477      ;
; 0.149 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.479      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a18~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.479      ;
; 0.152 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a61~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a9~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a6~porta_datain_reg0                        ; clock_m      ; clock_m     ; 0.000        ; 0.216      ; 0.473      ;
; 0.153 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.483      ;
; 0.156 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a37~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a12~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a12~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.232      ; 0.493      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a22~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a15~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.487      ;
; 0.161 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.491      ;
; 0.162 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.492      ;
; 0.164 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                       ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.492      ;
; 0.165 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a15~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.494      ;
; 0.169 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.499      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a62~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.222      ; 0.495      ;
; 0.170 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                       ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a12~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.223      ; 0.497      ;
; 0.172 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                       ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.500      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a12~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.223      ; 0.501      ;
; 0.175 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0   ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.505      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a2~porta_address_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.244      ; 0.524      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a15~porta_address_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.236      ; 0.516      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.509      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                       ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ram_block1a7~porta_address_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.239      ; 0.525      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:done                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:done                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous  ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[39]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[38]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[41]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[40]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[50]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[49]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[53]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[52]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[56]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[55]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[0]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[36]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[35]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[38]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[37]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[45]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[44]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[19]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[4]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[35]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[34]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[40]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[39]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[43]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[42]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[44]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[43]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[48]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[47]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][5]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][5]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][3]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][2]               ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][2]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][7]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.207 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][2]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][0]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.333      ;
; 0.208 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.210 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.335      ;
; 0.237 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.362      ;
; 0.238 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.363      ;
; 0.238 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.363      ;
; 0.243 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.write  ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.368      ;
; 0.246 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.182 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                          ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                          ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                          ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[14]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[14]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[10]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[10]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[6]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[10]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[10]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][3]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][3]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[3]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[3]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][4]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[4]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[4]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[12]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][13]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[13]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][14]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][14]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[2]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[2]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[9]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[9]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[11]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[11]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[0]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[0]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[3]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[3]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[4]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[4]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][11]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][11]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[13]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                       ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe4                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                       ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[0]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[0]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[4]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[4]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][10]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][10]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][15]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][15]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[0]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[0]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][4]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe1                                       ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[1]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[1]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[8]                             ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[8]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][0]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][0]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][1]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][1]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][4]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][4]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][5]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][5]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][5]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][8]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][8]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][9]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][9]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][10]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][10]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][12]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][14]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][14]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][6]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][6]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][8]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][10]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][10]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][10]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][12]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][13]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][14]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][14]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][2]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][2]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][7]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][15]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][11]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.198 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[15]                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[35]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[13]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[18]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[9]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[27]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[5]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[12]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[3]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.205 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[20]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[11]                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.212 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[7]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.550      ;
; 0.217 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[8]                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.556      ;
; 0.218 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator|oQ[22] ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[7]                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.342      ;
; 0.231 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[22]            ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[10]                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.356      ;
; 0.248 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[15]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[15]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.252 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[3][5]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.380      ;
; 0.252 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[6]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[6]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.381      ;
; 0.253 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][4]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[2][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.379      ;
; 0.253 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Reg                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][11]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.380      ;
; 0.255 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[13]                            ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[13]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.382      ;
; 0.255 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[1]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[1]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.382      ;
; 0.255 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][2]             ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.379      ;
; 0.255 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|val_out                        ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|val_out                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.379      ;
; 0.256 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_out[13]                   ; DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[13]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][6]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][6]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.384      ;
; 0.256 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][12]            ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[2][12]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][13]           ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][13]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
; 0.257 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[2]                                   ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.384      ;
+-------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                         ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.252 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.691      ;
; 0.252 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.691      ;
; 0.262 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.701      ;
; 0.262 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.701      ;
; 0.302 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.741      ;
; 0.302 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.741      ;
; 0.312 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.751      ;
; 0.312 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.751      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.473      ;
; 97.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.473      ;
; 97.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.473      ;
; 97.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.473      ;
; 97.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.479      ;
; 97.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.479      ;
; 97.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.479      ;
; 97.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.479      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.440      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.471      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.471      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.471      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.471      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.470      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[19]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.470      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[18]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.470      ;
; 97.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.470      ;
; 97.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.498      ;
; 97.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.498      ;
; 97.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.498      ;
; 97.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.501      ;
; 97.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.501      ;
; 97.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.501      ;
; 97.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.501      ;
; 97.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.501      ;
; 97.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.489      ;
; 97.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.489      ;
; 97.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.489      ;
; 97.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.489      ;
; 97.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.489      ;
; 97.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.489      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.484      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.484      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.484      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.484      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.484      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.484      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.484      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.484      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.496      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.496      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.496      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.496      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.495      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.489      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.489      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.489      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.491      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.626      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.702      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.715      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.715      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.784      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.784      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.809      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.815      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.842      ;
; 2.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.254      ;
; 2.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.254      ;
; 2.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.254      ;
; 2.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.257      ;
; 2.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.257      ;
; 2.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.257      ;
; 2.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[6]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.257      ;
; 2.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[5]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.257      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.231      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.231      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.231      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.231      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 2.230      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 2.230      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 2.230      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 2.230      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 2.229      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[19]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 2.229      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[18]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 2.229      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 2.229      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.237      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.237      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.237      ;
; 2.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.237      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 2.199      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.252      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.252      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.252      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.252      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.252      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.252      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.252      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.252      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.240      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.240      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.240      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.240      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.240      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.240      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.240      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.240      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.253      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.253      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.253      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.253      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.252      ;
; 2.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.252      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 19.388 ns




+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; -8.412    ; 0.134 ; 94.797   ; 0.501   ; 4.750               ;
;  altera_reserved_tck                                   ; 43.345    ; 0.180 ; 94.797   ; 0.501   ; 49.283              ;
;  clock_m                                               ; -4.872    ; 0.134 ; N/A      ; N/A     ; 9.372               ;
;  n/a                                                   ; 1.763     ; 0.252 ; N/A      ; N/A     ; N/A                 ;
;  pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -8.412    ; 0.182 ; N/A      ; N/A     ; 4.750               ;
;  pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 35.309    ; 0.181 ; N/A      ; N/A     ; 19.664              ;
; Design-wide TNS                                        ; -1872.302 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clock_m                                               ; -205.215  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                   ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -1668.775 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_OEB_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_OEB_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[8]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[9]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[10]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[11]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[12]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[13]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_MODE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WRT_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WRT_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ADC_DA[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DAC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_MODE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ADC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_MODE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; I2C_SCLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ADC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_OEB_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_OEB_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_MODE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_WRT_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_WRT_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; I2C_SCLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 7033       ; 0        ; 64       ; 0        ;
; clock_m                                               ; altera_reserved_tck                                   ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; clock_m                                               ; false path ; 0        ; 0        ; 0        ;
; clock_m                                               ; clock_m                                               ; 7090       ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m                                               ; 45         ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; clock_m                                               ; 4          ; 0        ; 0        ; 0        ;
; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 14373      ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 2061       ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1762       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 7033       ; 0        ; 64       ; 0        ;
; clock_m                                               ; altera_reserved_tck                                   ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; clock_m                                               ; false path ; 0        ; 0        ; 0        ;
; clock_m                                               ; clock_m                                               ; 7090       ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m                                               ; 45         ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; clock_m                                               ; 4          ; 0        ; 0        ; 0        ;
; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 14373      ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 2061       ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1762       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 249        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; clock_m             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 249        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; clock_m             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 184   ; 184  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 154   ; 154  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                             ;
+--------------------------------------------------------------+-------------------------------------------------------+-----------+---------------+
; Target                                                       ; Clock                                                 ; Type      ; Status        ;
+--------------------------------------------------------------+-------------------------------------------------------+-----------+---------------+
; CLOCK2_50                                                    ;                                                       ; Base      ; Unconstrained ;
; CLOCK_50                                                     ; clock_m                                               ; Base      ; Constrained   ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ;                                                       ; Base      ; Unconstrained ;
; altera_reserved_tck                                          ; altera_reserved_tck                                   ; Base      ; Constrained   ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; Generated ; Illegal       ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+--------------------------------------------------------------+-------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK2_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK2_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Tue May 31 20:14:35 2022
Info: Command: quartus_sta MOD_COMP -c MOD_COMP
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MOD_COMP.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_inst2|altpll_component|auto_generated|pll1|clk[0]} {pll_inst2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 48 -duty_cycle 50.00 -name {pll_inst1|altpll_component|auto_generated|pll1|clk[0]} {pll_inst1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name {my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]} {my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read is being clocked by CLOCK2_50
Warning (332060): Node: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] is being clocked by DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.412           -1668.775 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.829            -203.527 clock_m 
    Info (332119):     1.763               0.000 n/a 
    Info (332119):    35.309               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.345               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 clock_m 
    Info (332119):     0.442               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.443               0.000 altera_reserved_tck 
    Info (332119):     0.443               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.533               0.000 n/a 
Info (332146): Worst-case recovery slack is 94.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.797               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.142               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.697               0.000 clock_m 
    Info (332119):    19.664               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.436               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.752 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read is being clocked by CLOCK2_50
Warning (332060): Node: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] is being clocked by DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.528           -1491.779 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.872            -205.215 clock_m 
    Info (332119):     1.988               0.000 n/a 
    Info (332119):    35.670               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.745               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 clock_m 
    Info (332119):     0.392               0.000 altera_reserved_tck 
    Info (332119):     0.392               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.393               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.333               0.000 n/a 
Info (332146): Worst-case recovery slack is 95.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.210               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.043               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.782               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.705               0.000 clock_m 
    Info (332119):    19.675               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.286               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.776 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read is being clocked by CLOCK2_50
Warning (332060): Node: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] is being clocked by DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.487            -719.345 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.100             -83.662 clock_m 
    Info (332119):     3.402               0.000 n/a 
    Info (332119):    37.962               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.366               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 clock_m 
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.252               0.000 n/a 
Info (332146): Worst-case recovery slack is 97.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.434               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.501               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.960
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.960               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.372               0.000 clock_m 
    Info (332119):    19.772               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.283               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.388 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Tue May 31 20:14:39 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


