library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 8;
    stages: integer := 6
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic_vector (2 downto 0);
begin
  o <= n2569_o;
  -- vhdl_source/peres.vhdl:13:17
  n2560_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2561_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2562_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2563_o <= n2561_o xor n2562_o;
  -- vhdl_source/peres.vhdl:15:17
  n2564_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2565_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2566_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2567_o <= n2565_o and n2566_o;
  -- vhdl_source/peres.vhdl:15:21
  n2568_o <= n2564_o xor n2567_o;
  n2569_o <= n2560_o & n2563_o & n2568_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_in_place_10;

architecture rtl of add_in_place_10 is
  signal s1_a : std_logic_vector (9 downto 0);
  signal s1_b : std_logic_vector (9 downto 0);
  signal s2_mid : std_logic_vector (9 downto 0);
  signal s2_a : std_logic_vector (9 downto 0);
  signal s2_b : std_logic_vector (9 downto 0);
  signal s3_mid : std_logic_vector (9 downto 0);
  signal s3_a : std_logic_vector (9 downto 0);
  signal s3_b : std_logic_vector (9 downto 0);
  signal s4_mid : std_logic_vector (9 downto 0);
  signal s4_a : std_logic_vector (9 downto 0);
  signal s4_b : std_logic_vector (9 downto 0);
  signal s5_mid : std_logic_vector (9 downto 0);
  signal s5_a : std_logic_vector (9 downto 0);
  signal s5_b : std_logic_vector (9 downto 0);
  signal s6_a : std_logic_vector (9 downto 0);
  signal s6_b : std_logic_vector (9 downto 0);
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2056 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2064 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2072 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2080 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2088 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2096 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2104 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2112 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2120 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2132 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2140 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2148 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2156 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2164 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2172 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2180 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2188 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic_vector (1 downto 0);
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic_vector (1 downto 0);
  signal n2198_o : std_logic;
  signal n2199_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2200 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic_vector (1 downto 0);
  signal n2209_o : std_logic;
  signal n2210_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2211 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic_vector (1 downto 0);
  signal n2220_o : std_logic;
  signal n2221_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2222 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic_vector (1 downto 0);
  signal n2231_o : std_logic;
  signal n2232_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2233 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic_vector (1 downto 0);
  signal n2242_o : std_logic;
  signal n2243_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2244 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic_vector (1 downto 0);
  signal n2253_o : std_logic;
  signal n2254_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2255 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic_vector (1 downto 0);
  signal n2264_o : std_logic;
  signal n2265_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2266 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic_vector (1 downto 0);
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2277 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic_vector (1 downto 0);
  signal n2286_o : std_logic;
  signal n2287_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2288 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2299 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic_vector (1 downto 0);
  signal n2307_o : std_logic;
  signal n2308_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2309 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic_vector (1 downto 0);
  signal n2318_o : std_logic;
  signal n2319_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2320 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic_vector (1 downto 0);
  signal n2329_o : std_logic;
  signal n2330_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2331 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic_vector (1 downto 0);
  signal n2340_o : std_logic;
  signal n2341_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2342 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic_vector (1 downto 0);
  signal n2351_o : std_logic;
  signal n2352_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2353 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic_vector (1 downto 0);
  signal n2362_o : std_logic;
  signal n2363_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2364 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic_vector (1 downto 0);
  signal n2373_o : std_logic;
  signal n2374_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2375 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic_vector (1 downto 0);
  signal n2384_o : std_logic;
  signal n2385_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2386 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic_vector (1 downto 0);
  signal n2395_o : std_logic;
  signal n2396_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2397 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic_vector (1 downto 0);
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2408 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2416 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2424 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2432 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2440 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2448 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2456 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2464 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2476 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2484 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2492 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2500 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2508 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2516 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2519_o : std_logic;
  signal n2520_o : std_logic;
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2524 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2532 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2540 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic_vector (9 downto 0);
  signal n2546_o : std_logic_vector (9 downto 0);
  signal n2547_o : std_logic_vector (9 downto 0);
  signal n2548_o : std_logic_vector (9 downto 0);
  signal n2549_o : std_logic_vector (9 downto 0);
  signal n2550_o : std_logic_vector (9 downto 0);
  signal n2551_o : std_logic_vector (9 downto 0);
  signal n2552_o : std_logic_vector (9 downto 0);
  signal n2553_o : std_logic_vector (9 downto 0);
  signal n2554_o : std_logic_vector (9 downto 0);
  signal n2555_o : std_logic_vector (9 downto 0);
  signal n2556_o : std_logic_vector (9 downto 0);
  signal n2557_o : std_logic_vector (9 downto 0);
  signal n2558_o : std_logic_vector (9 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2545_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2546_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2547_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2548_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2549_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2550_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2551_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2552_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2553_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2554_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2555_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2556_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2557_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2558_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2053_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2054_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2055_o <= n2053_o & n2054_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2056 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2055_o,
    o => gen1_n1_cnot1_j_o);
  n2059_o <= gen1_n1_cnot1_j_n2056 (1);
  n2060_o <= gen1_n1_cnot1_j_n2056 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2061_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2062_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2063_o <= n2061_o & n2062_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2064 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2063_o,
    o => gen1_n2_cnot1_j_o);
  n2067_o <= gen1_n2_cnot1_j_n2064 (1);
  n2068_o <= gen1_n2_cnot1_j_n2064 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2069_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2070_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2071_o <= n2069_o & n2070_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2072 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2071_o,
    o => gen1_n3_cnot1_j_o);
  n2075_o <= gen1_n3_cnot1_j_n2072 (1);
  n2076_o <= gen1_n3_cnot1_j_n2072 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2077_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2078_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2079_o <= n2077_o & n2078_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2080 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2079_o,
    o => gen1_n4_cnot1_j_o);
  n2083_o <= gen1_n4_cnot1_j_n2080 (1);
  n2084_o <= gen1_n4_cnot1_j_n2080 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2085_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2086_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2087_o <= n2085_o & n2086_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2088 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2087_o,
    o => gen1_n5_cnot1_j_o);
  n2091_o <= gen1_n5_cnot1_j_n2088 (1);
  n2092_o <= gen1_n5_cnot1_j_n2088 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2093_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2094_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2095_o <= n2093_o & n2094_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2096 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2095_o,
    o => gen1_n6_cnot1_j_o);
  n2099_o <= gen1_n6_cnot1_j_n2096 (1);
  n2100_o <= gen1_n6_cnot1_j_n2096 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2101_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2102_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2103_o <= n2101_o & n2102_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2104 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2103_o,
    o => gen1_n7_cnot1_j_o);
  n2107_o <= gen1_n7_cnot1_j_n2104 (1);
  n2108_o <= gen1_n7_cnot1_j_n2104 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2109_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2110_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2111_o <= n2109_o & n2110_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2112 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2111_o,
    o => gen1_n8_cnot1_j_o);
  n2115_o <= gen1_n8_cnot1_j_n2112 (1);
  n2116_o <= gen1_n8_cnot1_j_n2112 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2117_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2118_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2120 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2119_o,
    o => gen1_n9_cnot1_j_o);
  n2123_o <= gen1_n9_cnot1_j_n2120 (1);
  n2124_o <= gen1_n9_cnot1_j_n2120 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2125_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2126_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2127_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2128_o <= s1_a (9);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2129_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2130_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2131_o <= n2129_o & n2130_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2132 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2131_o,
    o => gen2_n9_cnot2_j_o);
  n2135_o <= gen2_n9_cnot2_j_n2132 (1);
  n2136_o <= gen2_n9_cnot2_j_n2132 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2137_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2138_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2139_o <= n2137_o & n2138_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2140 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2139_o,
    o => gen2_n8_cnot2_j_o);
  n2143_o <= gen2_n8_cnot2_j_n2140 (1);
  n2144_o <= gen2_n8_cnot2_j_n2140 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2145_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2146_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2147_o <= n2145_o & n2146_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2148 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2147_o,
    o => gen2_n7_cnot2_j_o);
  n2151_o <= gen2_n7_cnot2_j_n2148 (1);
  n2152_o <= gen2_n7_cnot2_j_n2148 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2153_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2154_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2155_o <= n2153_o & n2154_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2156 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2155_o,
    o => gen2_n6_cnot2_j_o);
  n2159_o <= gen2_n6_cnot2_j_n2156 (1);
  n2160_o <= gen2_n6_cnot2_j_n2156 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2161_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2162_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2163_o <= n2161_o & n2162_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2164 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2163_o,
    o => gen2_n5_cnot2_j_o);
  n2167_o <= gen2_n5_cnot2_j_n2164 (1);
  n2168_o <= gen2_n5_cnot2_j_n2164 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2169_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2170_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2171_o <= n2169_o & n2170_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2172 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2171_o,
    o => gen2_n4_cnot2_j_o);
  n2175_o <= gen2_n4_cnot2_j_n2172 (1);
  n2176_o <= gen2_n4_cnot2_j_n2172 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2177_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2178_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2179_o <= n2177_o & n2178_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2180 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2179_o,
    o => gen2_n3_cnot2_j_o);
  n2183_o <= gen2_n3_cnot2_j_n2180 (1);
  n2184_o <= gen2_n3_cnot2_j_n2180 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2185_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2186_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2187_o <= n2185_o & n2186_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2188 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2187_o,
    o => gen2_n2_cnot2_j_o);
  n2191_o <= gen2_n2_cnot2_j_n2188 (1);
  n2192_o <= gen2_n2_cnot2_j_n2188 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2193_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2194_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2195_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2196_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2197_o <= n2195_o & n2196_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2198_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2199_o <= n2197_o & n2198_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2200 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2199_o,
    o => gen3_n1_ccnot3_j_o);
  n2203_o <= gen3_n1_ccnot3_j_n2200 (2);
  n2204_o <= gen3_n1_ccnot3_j_n2200 (1);
  n2205_o <= gen3_n1_ccnot3_j_n2200 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2206_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2207_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2208_o <= n2206_o & n2207_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2209_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2210_o <= n2208_o & n2209_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2211 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2210_o,
    o => gen3_n2_ccnot3_j_o);
  n2214_o <= gen3_n2_ccnot3_j_n2211 (2);
  n2215_o <= gen3_n2_ccnot3_j_n2211 (1);
  n2216_o <= gen3_n2_ccnot3_j_n2211 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2217_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2218_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2219_o <= n2217_o & n2218_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2220_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2221_o <= n2219_o & n2220_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2222 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2221_o,
    o => gen3_n3_ccnot3_j_o);
  n2225_o <= gen3_n3_ccnot3_j_n2222 (2);
  n2226_o <= gen3_n3_ccnot3_j_n2222 (1);
  n2227_o <= gen3_n3_ccnot3_j_n2222 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2228_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2229_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2230_o <= n2228_o & n2229_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2231_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2232_o <= n2230_o & n2231_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2233 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2232_o,
    o => gen3_n4_ccnot3_j_o);
  n2236_o <= gen3_n4_ccnot3_j_n2233 (2);
  n2237_o <= gen3_n4_ccnot3_j_n2233 (1);
  n2238_o <= gen3_n4_ccnot3_j_n2233 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2239_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2240_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2241_o <= n2239_o & n2240_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2242_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2243_o <= n2241_o & n2242_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2244 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2243_o,
    o => gen3_n5_ccnot3_j_o);
  n2247_o <= gen3_n5_ccnot3_j_n2244 (2);
  n2248_o <= gen3_n5_ccnot3_j_n2244 (1);
  n2249_o <= gen3_n5_ccnot3_j_n2244 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2250_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2251_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2252_o <= n2250_o & n2251_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2253_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2254_o <= n2252_o & n2253_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2255 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2254_o,
    o => gen3_n6_ccnot3_j_o);
  n2258_o <= gen3_n6_ccnot3_j_n2255 (2);
  n2259_o <= gen3_n6_ccnot3_j_n2255 (1);
  n2260_o <= gen3_n6_ccnot3_j_n2255 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2261_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2262_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2263_o <= n2261_o & n2262_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2264_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2265_o <= n2263_o & n2264_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2266 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2265_o,
    o => gen3_n7_ccnot3_j_o);
  n2269_o <= gen3_n7_ccnot3_j_n2266 (2);
  n2270_o <= gen3_n7_ccnot3_j_n2266 (1);
  n2271_o <= gen3_n7_ccnot3_j_n2266 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2272_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2273_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2274_o <= n2272_o & n2273_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2275_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2277 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2276_o,
    o => gen3_n8_ccnot3_j_o);
  n2280_o <= gen3_n8_ccnot3_j_n2277 (2);
  n2281_o <= gen3_n8_ccnot3_j_n2277 (1);
  n2282_o <= gen3_n8_ccnot3_j_n2277 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2283_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2284_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2285_o <= n2283_o & n2284_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2286_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2287_o <= n2285_o & n2286_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2288 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2287_o,
    o => gen3_n9_ccnot3_j_o);
  n2291_o <= gen3_n9_ccnot3_j_n2288 (2);
  n2292_o <= gen3_n9_ccnot3_j_n2288 (1);
  n2293_o <= gen3_n9_ccnot3_j_n2288 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2294_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2295_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2296_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2297_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2298_o <= n2296_o & n2297_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2299 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2298_o,
    o => cnot_4_o);
  n2302_o <= cnot_4_n2299 (1);
  n2303_o <= cnot_4_n2299 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2304_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2305_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2306_o <= n2304_o & n2305_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2307_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2308_o <= n2306_o & n2307_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2309 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2308_o,
    o => gen4_n8_peres4_j_o);
  n2312_o <= gen4_n8_peres4_j_n2309 (2);
  n2313_o <= gen4_n8_peres4_j_n2309 (1);
  n2314_o <= gen4_n8_peres4_j_n2309 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2315_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2316_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2317_o <= n2315_o & n2316_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2318_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2319_o <= n2317_o & n2318_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2320 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2319_o,
    o => gen4_n7_peres4_j_o);
  n2323_o <= gen4_n7_peres4_j_n2320 (2);
  n2324_o <= gen4_n7_peres4_j_n2320 (1);
  n2325_o <= gen4_n7_peres4_j_n2320 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2326_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2327_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2328_o <= n2326_o & n2327_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2329_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2330_o <= n2328_o & n2329_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2331 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2330_o,
    o => gen4_n6_peres4_j_o);
  n2334_o <= gen4_n6_peres4_j_n2331 (2);
  n2335_o <= gen4_n6_peres4_j_n2331 (1);
  n2336_o <= gen4_n6_peres4_j_n2331 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2337_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2338_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2339_o <= n2337_o & n2338_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2340_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2341_o <= n2339_o & n2340_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2342 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2341_o,
    o => gen4_n5_peres4_j_o);
  n2345_o <= gen4_n5_peres4_j_n2342 (2);
  n2346_o <= gen4_n5_peres4_j_n2342 (1);
  n2347_o <= gen4_n5_peres4_j_n2342 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2348_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2349_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2350_o <= n2348_o & n2349_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2351_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2352_o <= n2350_o & n2351_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2353 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2352_o,
    o => gen4_n4_peres4_j_o);
  n2356_o <= gen4_n4_peres4_j_n2353 (2);
  n2357_o <= gen4_n4_peres4_j_n2353 (1);
  n2358_o <= gen4_n4_peres4_j_n2353 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2359_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2360_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2361_o <= n2359_o & n2360_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2362_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2363_o <= n2361_o & n2362_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2364 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2363_o,
    o => gen4_n3_peres4_j_o);
  n2367_o <= gen4_n3_peres4_j_n2364 (2);
  n2368_o <= gen4_n3_peres4_j_n2364 (1);
  n2369_o <= gen4_n3_peres4_j_n2364 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2370_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2371_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2372_o <= n2370_o & n2371_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2373_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2374_o <= n2372_o & n2373_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2375 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2374_o,
    o => gen4_n2_peres4_j_o);
  n2378_o <= gen4_n2_peres4_j_n2375 (2);
  n2379_o <= gen4_n2_peres4_j_n2375 (1);
  n2380_o <= gen4_n2_peres4_j_n2375 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2381_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2382_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2383_o <= n2381_o & n2382_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2384_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2385_o <= n2383_o & n2384_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2386 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2385_o,
    o => gen4_n1_peres4_j_o);
  n2389_o <= gen4_n1_peres4_j_n2386 (2);
  n2390_o <= gen4_n1_peres4_j_n2386 (1);
  n2391_o <= gen4_n1_peres4_j_n2386 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2392_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2393_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2394_o <= n2392_o & n2393_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2395_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2396_o <= n2394_o & n2395_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2397 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2396_o,
    o => gen4_n0_peres4_j_o);
  n2400_o <= gen4_n0_peres4_j_n2397 (2);
  n2401_o <= gen4_n0_peres4_j_n2397 (1);
  n2402_o <= gen4_n0_peres4_j_n2397 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2403_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2404_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2405_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2406_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2407_o <= n2405_o & n2406_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2408 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2407_o,
    o => gen5_n1_cnot5_j_o);
  n2411_o <= gen5_n1_cnot5_j_n2408 (1);
  n2412_o <= gen5_n1_cnot5_j_n2408 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2413_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2414_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2415_o <= n2413_o & n2414_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2416 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2415_o,
    o => gen5_n2_cnot5_j_o);
  n2419_o <= gen5_n2_cnot5_j_n2416 (1);
  n2420_o <= gen5_n2_cnot5_j_n2416 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2421_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2422_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2423_o <= n2421_o & n2422_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2424 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2423_o,
    o => gen5_n3_cnot5_j_o);
  n2427_o <= gen5_n3_cnot5_j_n2424 (1);
  n2428_o <= gen5_n3_cnot5_j_n2424 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2429_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2430_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2431_o <= n2429_o & n2430_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2432 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2431_o,
    o => gen5_n4_cnot5_j_o);
  n2435_o <= gen5_n4_cnot5_j_n2432 (1);
  n2436_o <= gen5_n4_cnot5_j_n2432 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2437_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2438_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2439_o <= n2437_o & n2438_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2440 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2439_o,
    o => gen5_n5_cnot5_j_o);
  n2443_o <= gen5_n5_cnot5_j_n2440 (1);
  n2444_o <= gen5_n5_cnot5_j_n2440 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2445_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2446_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2447_o <= n2445_o & n2446_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2448 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2447_o,
    o => gen5_n6_cnot5_j_o);
  n2451_o <= gen5_n6_cnot5_j_n2448 (1);
  n2452_o <= gen5_n6_cnot5_j_n2448 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2453_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2454_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2455_o <= n2453_o & n2454_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2456 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2455_o,
    o => gen5_n7_cnot5_j_o);
  n2459_o <= gen5_n7_cnot5_j_n2456 (1);
  n2460_o <= gen5_n7_cnot5_j_n2456 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2461_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2462_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2463_o <= n2461_o & n2462_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2464 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2463_o,
    o => gen5_n8_cnot5_j_o);
  n2467_o <= gen5_n8_cnot5_j_n2464 (1);
  n2468_o <= gen5_n8_cnot5_j_n2464 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2469_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2470_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2471_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2472_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2473_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2474_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2475_o <= n2473_o & n2474_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2476 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2475_o,
    o => gen6_n1_cnot1_j_o);
  n2479_o <= gen6_n1_cnot1_j_n2476 (1);
  n2480_o <= gen6_n1_cnot1_j_n2476 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2481_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2482_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2483_o <= n2481_o & n2482_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2484 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2483_o,
    o => gen6_n2_cnot1_j_o);
  n2487_o <= gen6_n2_cnot1_j_n2484 (1);
  n2488_o <= gen6_n2_cnot1_j_n2484 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2489_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2490_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2491_o <= n2489_o & n2490_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2492 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2491_o,
    o => gen6_n3_cnot1_j_o);
  n2495_o <= gen6_n3_cnot1_j_n2492 (1);
  n2496_o <= gen6_n3_cnot1_j_n2492 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2497_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2498_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2499_o <= n2497_o & n2498_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2500 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2499_o,
    o => gen6_n4_cnot1_j_o);
  n2503_o <= gen6_n4_cnot1_j_n2500 (1);
  n2504_o <= gen6_n4_cnot1_j_n2500 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2505_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2506_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2507_o <= n2505_o & n2506_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2508 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2507_o,
    o => gen6_n5_cnot1_j_o);
  n2511_o <= gen6_n5_cnot1_j_n2508 (1);
  n2512_o <= gen6_n5_cnot1_j_n2508 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2513_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2514_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2515_o <= n2513_o & n2514_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2516 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2515_o,
    o => gen6_n6_cnot1_j_o);
  n2519_o <= gen6_n6_cnot1_j_n2516 (1);
  n2520_o <= gen6_n6_cnot1_j_n2516 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2521_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2522_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2523_o <= n2521_o & n2522_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2524 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2523_o,
    o => gen6_n7_cnot1_j_o);
  n2527_o <= gen6_n7_cnot1_j_n2524 (1);
  n2528_o <= gen6_n7_cnot1_j_n2524 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2529_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2530_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2531_o <= n2529_o & n2530_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2532 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2531_o,
    o => gen6_n8_cnot1_j_o);
  n2535_o <= gen6_n8_cnot1_j_n2532 (1);
  n2536_o <= gen6_n8_cnot1_j_n2532 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2537_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2538_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2539_o <= n2537_o & n2538_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2540 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2539_o,
    o => gen6_n9_cnot1_j_o);
  n2543_o <= gen6_n9_cnot1_j_n2540 (1);
  n2544_o <= gen6_n9_cnot1_j_n2540 (0);
  n2545_o <= n2123_o & n2115_o & n2107_o & n2099_o & n2091_o & n2083_o & n2075_o & n2067_o & n2059_o & n2125_o;
  n2546_o <= n2124_o & n2116_o & n2108_o & n2100_o & n2092_o & n2084_o & n2076_o & n2068_o & n2060_o & n2126_o;
  n2547_o <= n2128_o & n2135_o & n2143_o & n2151_o & n2159_o & n2167_o & n2175_o & n2183_o & n2191_o & n2127_o;
  n2548_o <= n2136_o & n2144_o & n2152_o & n2160_o & n2168_o & n2176_o & n2184_o & n2192_o & n2193_o;
  n2549_o <= n2293_o & n2282_o & n2271_o & n2260_o & n2249_o & n2238_o & n2227_o & n2216_o & n2205_o & n2194_o;
  n2550_o <= n2294_o & n2292_o & n2281_o & n2270_o & n2259_o & n2248_o & n2237_o & n2226_o & n2215_o & n2204_o;
  n2551_o <= n2295_o & n2291_o & n2280_o & n2269_o & n2258_o & n2247_o & n2236_o & n2225_o & n2214_o & n2203_o;
  n2552_o <= n2302_o & n2312_o & n2323_o & n2334_o & n2345_o & n2356_o & n2367_o & n2378_o & n2389_o & n2400_o;
  n2553_o <= n2314_o & n2325_o & n2336_o & n2347_o & n2358_o & n2369_o & n2380_o & n2391_o & n2402_o & n2403_o;
  n2554_o <= n2303_o & n2313_o & n2324_o & n2335_o & n2346_o & n2357_o & n2368_o & n2379_o & n2390_o & n2401_o;
  n2555_o <= n2468_o & n2460_o & n2452_o & n2444_o & n2436_o & n2428_o & n2420_o & n2412_o & n2404_o;
  n2556_o <= n2470_o & n2467_o & n2459_o & n2451_o & n2443_o & n2435_o & n2427_o & n2419_o & n2411_o & n2469_o;
  n2557_o <= n2543_o & n2535_o & n2527_o & n2519_o & n2511_o & n2503_o & n2495_o & n2487_o & n2479_o & n2471_o;
  n2558_o <= n2544_o & n2536_o & n2528_o & n2520_o & n2512_o & n2504_o & n2496_o & n2488_o & n2480_o & n2472_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2044_o : std_logic_vector (1 downto 0);
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic_vector (2 downto 0);
begin
  o <= n2050_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2044_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2045_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2046_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2047_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2048_o <= n2046_o and n2047_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2049_o <= n2045_o xor n2048_o;
  n2050_o <= n2044_o & n2049_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic_vector (1 downto 0);
begin
  o <= n2042_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2038_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2039_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2040_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2041_o <= n2039_o xor n2040_o;
  n2042_o <= n2038_o & n2041_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_5 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_5;

architecture rtl of angleh_lookup_9_5 is
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic_vector (8 downto 0);
begin
  o <= n2036_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2026_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2027_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2028_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2029_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2030_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2031_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2032_o <= not n2031_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2033_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2034_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2035_o <= i (0);
  n2036_o <= n2026_o & n2027_o & n2028_o & n2029_o & n2030_o & n2032_o & n2033_o & n2034_o & n2035_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1985 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1993 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2001 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2009 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2017 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic_vector (4 downto 0);
  signal n2024_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n2022_o;
  o <= n2023_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2024_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1982_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1983_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1984_o <= n1982_o & n1983_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1985 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1984_o,
    o => gen1_n0_cnot0_o);
  n1988_o <= gen1_n0_cnot0_n1985 (1);
  n1989_o <= gen1_n0_cnot0_n1985 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1990_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1991_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1993 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1992_o,
    o => gen1_n1_cnot0_o);
  n1996_o <= gen1_n1_cnot0_n1993 (1);
  n1997_o <= gen1_n1_cnot0_n1993 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1998_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1999_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2000_o <= n1998_o & n1999_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2001 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2000_o,
    o => gen1_n2_cnot0_o);
  n2004_o <= gen1_n2_cnot0_n2001 (1);
  n2005_o <= gen1_n2_cnot0_n2001 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2006_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2007_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2008_o <= n2006_o & n2007_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2009 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2008_o,
    o => gen1_n3_cnot0_o);
  n2012_o <= gen1_n3_cnot0_n2009 (1);
  n2013_o <= gen1_n3_cnot0_n2009 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2014_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2015_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2016_o <= n2014_o & n2015_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2017 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2016_o,
    o => gen1_n4_cnot0_o);
  n2020_o <= gen1_n4_cnot0_n2017 (1);
  n2021_o <= gen1_n4_cnot0_n2017 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2022_o <= ctrl_prop (5);
  n2023_o <= n2021_o & n2013_o & n2005_o & n1997_o & n1989_o;
  n2024_o <= n2020_o & n2012_o & n2004_o & n1996_o & n1988_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_4 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_4;

architecture rtl of angleh_lookup_9_4 is
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic_vector (8 downto 0);
begin
  o <= n1979_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1969_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1970_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1971_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1972_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1973_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1974_o <= not n1973_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1975_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1976_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1977_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1978_o <= i (0);
  n1979_o <= n1969_o & n1970_o & n1971_o & n1972_o & n1974_o & n1975_o & n1976_o & n1977_o & n1978_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1936 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1944 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1952 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1960 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic_vector (3 downto 0);
  signal n1967_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n1965_o;
  o <= n1966_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1967_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1933_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1934_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1935_o <= n1933_o & n1934_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1936 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1935_o,
    o => gen1_n0_cnot0_o);
  n1939_o <= gen1_n0_cnot0_n1936 (1);
  n1940_o <= gen1_n0_cnot0_n1936 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1941_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1942_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1943_o <= n1941_o & n1942_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1944 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1943_o,
    o => gen1_n1_cnot0_o);
  n1947_o <= gen1_n1_cnot0_n1944 (1);
  n1948_o <= gen1_n1_cnot0_n1944 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1949_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1950_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1951_o <= n1949_o & n1950_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1952 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1951_o,
    o => gen1_n2_cnot0_o);
  n1955_o <= gen1_n2_cnot0_n1952 (1);
  n1956_o <= gen1_n2_cnot0_n1952 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1957_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1958_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1959_o <= n1957_o & n1958_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1960 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1959_o,
    o => gen1_n3_cnot0_o);
  n1963_o <= gen1_n3_cnot0_n1960 (1);
  n1964_o <= gen1_n3_cnot0_n1960 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1965_o <= ctrl_prop (4);
  n1966_o <= n1964_o & n1956_o & n1948_o & n1940_o;
  n1967_o <= n1963_o & n1955_o & n1947_o & n1939_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_3 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_3;

architecture rtl of angleh_lookup_9_3 is
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic_vector (8 downto 0);
begin
  o <= n1930_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1920_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1921_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1922_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1923_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1924_o <= not n1923_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1925_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1926_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1927_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1928_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1929_o <= i (0);
  n1930_o <= n1920_o & n1921_o & n1922_o & n1924_o & n1925_o & n1926_o & n1927_o & n1928_o & n1929_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1895 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1903 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1911 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic_vector (2 downto 0);
  signal n1918_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n1916_o;
  o <= n1917_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1918_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1892_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1893_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1894_o <= n1892_o & n1893_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1895 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1894_o,
    o => gen1_n0_cnot0_o);
  n1898_o <= gen1_n0_cnot0_n1895 (1);
  n1899_o <= gen1_n0_cnot0_n1895 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1900_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1901_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1902_o <= n1900_o & n1901_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1903 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1902_o,
    o => gen1_n1_cnot0_o);
  n1906_o <= gen1_n1_cnot0_n1903 (1);
  n1907_o <= gen1_n1_cnot0_n1903 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1908_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1909_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1910_o <= n1908_o & n1909_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1911 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1910_o,
    o => gen1_n2_cnot0_o);
  n1914_o <= gen1_n2_cnot0_n1911 (1);
  n1915_o <= gen1_n2_cnot0_n1911 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1916_o <= ctrl_prop (3);
  n1917_o <= n1915_o & n1907_o & n1899_o;
  n1918_o <= n1914_o & n1906_o & n1898_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_2 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_2;

architecture rtl of angleh_lookup_9_2 is
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic_vector (8 downto 0);
begin
  o <= n1889_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1878_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1879_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1880_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1881_o <= not n1880_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1882_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1883_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1884_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1885_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1886_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1887_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1888_o <= not n1887_o;
  n1889_o <= n1878_o & n1879_o & n1881_o & n1882_o & n1883_o & n1884_o & n1885_o & n1886_o & n1888_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1861 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1869 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic_vector (1 downto 0);
  signal n1876_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n1874_o;
  o <= n1875_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1876_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1858_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1859_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1860_o <= n1858_o & n1859_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1861 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1860_o,
    o => gen1_n0_cnot0_o);
  n1864_o <= gen1_n0_cnot0_n1861 (1);
  n1865_o <= gen1_n0_cnot0_n1861 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1866_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1867_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1868_o <= n1866_o & n1867_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1869 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1868_o,
    o => gen1_n1_cnot0_o);
  n1872_o <= gen1_n1_cnot0_n1869 (1);
  n1873_o <= gen1_n1_cnot0_n1869 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1874_o <= ctrl_prop (2);
  n1875_o <= n1873_o & n1865_o;
  n1876_o <= n1872_o & n1864_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_1;

architecture rtl of angleh_lookup_9_1 is
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic_vector (8 downto 0);
begin
  o <= n1855_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1843_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1844_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1845_o <= not n1844_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1846_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1847_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1848_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1849_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1850_o <= not n1849_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1851_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1852_o <= not n1851_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1853_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1854_o <= i (0);
  n1855_o <= n1843_o & n1845_o & n1846_o & n1847_o & n1848_o & n1850_o & n1852_o & n1853_o & n1854_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1778 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1786 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1794 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1802 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1810 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1818 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1826 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1834 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic_vector (7 downto 0);
  signal n1841_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n1839_o;
  o <= n1840_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1841_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1775_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1776_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1777_o <= n1775_o & n1776_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1778 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1777_o,
    o => gen1_n0_cnot0_o);
  n1781_o <= gen1_n0_cnot0_n1778 (1);
  n1782_o <= gen1_n0_cnot0_n1778 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1783_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1784_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1785_o <= n1783_o & n1784_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1786 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1785_o,
    o => gen1_n1_cnot0_o);
  n1789_o <= gen1_n1_cnot0_n1786 (1);
  n1790_o <= gen1_n1_cnot0_n1786 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1791_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1792_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1793_o <= n1791_o & n1792_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1794 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1793_o,
    o => gen1_n2_cnot0_o);
  n1797_o <= gen1_n2_cnot0_n1794 (1);
  n1798_o <= gen1_n2_cnot0_n1794 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1799_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1800_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1801_o <= n1799_o & n1800_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1802 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1801_o,
    o => gen1_n3_cnot0_o);
  n1805_o <= gen1_n3_cnot0_n1802 (1);
  n1806_o <= gen1_n3_cnot0_n1802 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1807_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1808_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1809_o <= n1807_o & n1808_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1810 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1809_o,
    o => gen1_n4_cnot0_o);
  n1813_o <= gen1_n4_cnot0_n1810 (1);
  n1814_o <= gen1_n4_cnot0_n1810 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1815_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1816_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1817_o <= n1815_o & n1816_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1818 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1817_o,
    o => gen1_n5_cnot0_o);
  n1821_o <= gen1_n5_cnot0_n1818 (1);
  n1822_o <= gen1_n5_cnot0_n1818 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1823_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1824_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1825_o <= n1823_o & n1824_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1826 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1825_o,
    o => gen1_n6_cnot0_o);
  n1829_o <= gen1_n6_cnot0_n1826 (1);
  n1830_o <= gen1_n6_cnot0_n1826 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1831_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1832_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1833_o <= n1831_o & n1832_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1834 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1833_o,
    o => gen1_n7_cnot0_o);
  n1837_o <= gen1_n7_cnot0_n1834 (1);
  n1838_o <= gen1_n7_cnot0_n1834 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1839_o <= ctrl_prop (8);
  n1840_o <= n1838_o & n1830_o & n1822_o & n1814_o & n1806_o & n1798_o & n1790_o & n1782_o;
  n1841_o <= n1837_o & n1829_o & n1821_o & n1813_o & n1805_o & n1797_o & n1789_o & n1781_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1701 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1709 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1717 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1725 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1733 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1741 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1749 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1757 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1765 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic_vector (8 downto 0);
  signal n1772_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n1770_o;
  o <= n1771_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1772_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1698_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1699_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1701 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1700_o,
    o => gen1_n0_cnot0_o);
  n1704_o <= gen1_n0_cnot0_n1701 (1);
  n1705_o <= gen1_n0_cnot0_n1701 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1706_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1707_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1709 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1708_o,
    o => gen1_n1_cnot0_o);
  n1712_o <= gen1_n1_cnot0_n1709 (1);
  n1713_o <= gen1_n1_cnot0_n1709 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1714_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1715_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1716_o <= n1714_o & n1715_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1717 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1716_o,
    o => gen1_n2_cnot0_o);
  n1720_o <= gen1_n2_cnot0_n1717 (1);
  n1721_o <= gen1_n2_cnot0_n1717 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1722_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1723_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1724_o <= n1722_o & n1723_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1725 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1724_o,
    o => gen1_n3_cnot0_o);
  n1728_o <= gen1_n3_cnot0_n1725 (1);
  n1729_o <= gen1_n3_cnot0_n1725 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1730_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1731_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1732_o <= n1730_o & n1731_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1733 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1732_o,
    o => gen1_n4_cnot0_o);
  n1736_o <= gen1_n4_cnot0_n1733 (1);
  n1737_o <= gen1_n4_cnot0_n1733 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1738_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1739_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1740_o <= n1738_o & n1739_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1741 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1740_o,
    o => gen1_n5_cnot0_o);
  n1744_o <= gen1_n5_cnot0_n1741 (1);
  n1745_o <= gen1_n5_cnot0_n1741 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1746_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1747_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1748_o <= n1746_o & n1747_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1749 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1748_o,
    o => gen1_n6_cnot0_o);
  n1752_o <= gen1_n6_cnot0_n1749 (1);
  n1753_o <= gen1_n6_cnot0_n1749 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1754_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1755_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1756_o <= n1754_o & n1755_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1757 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1756_o,
    o => gen1_n7_cnot0_o);
  n1760_o <= gen1_n7_cnot0_n1757 (1);
  n1761_o <= gen1_n7_cnot0_n1757 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1762_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1763_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1764_o <= n1762_o & n1763_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1765 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1764_o,
    o => gen1_n8_cnot0_o);
  n1768_o <= gen1_n8_cnot0_n1765 (1);
  n1769_o <= gen1_n8_cnot0_n1765 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1770_o <= ctrl_prop (9);
  n1771_o <= n1769_o & n1761_o & n1753_o & n1745_o & n1737_o & n1729_o & n1721_o & n1713_o & n1705_o;
  n1772_o <= n1768_o & n1760_o & n1752_o & n1744_o & n1736_o & n1728_o & n1720_o & n1712_o & n1704_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1247 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1255 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1263 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1271 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1279 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1287 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1295 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1303 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1315 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1323 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1331 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1339 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1347 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1355 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1363 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic_vector (1 downto 0);
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic_vector (1 downto 0);
  signal n1373_o : std_logic;
  signal n1374_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1375 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic_vector (1 downto 0);
  signal n1384_o : std_logic;
  signal n1385_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1386 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic_vector (1 downto 0);
  signal n1395_o : std_logic;
  signal n1396_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1397 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic_vector (1 downto 0);
  signal n1406_o : std_logic;
  signal n1407_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1408 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic_vector (1 downto 0);
  signal n1417_o : std_logic;
  signal n1418_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1419 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic_vector (1 downto 0);
  signal n1428_o : std_logic;
  signal n1429_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1430 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic_vector (1 downto 0);
  signal n1439_o : std_logic;
  signal n1440_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1441 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic_vector (1 downto 0);
  signal n1450_o : std_logic;
  signal n1451_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1452 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1463 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (1 downto 0);
  signal n1471_o : std_logic;
  signal n1472_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1473 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic_vector (1 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1484 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic_vector (1 downto 0);
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1495 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (1 downto 0);
  signal n1504_o : std_logic;
  signal n1505_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1506 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
  signal n1515_o : std_logic;
  signal n1516_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1517 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic_vector (1 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1528 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic_vector (1 downto 0);
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1539 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic_vector (1 downto 0);
  signal n1548_o : std_logic;
  signal n1549_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1550 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1561 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1569 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1577 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1585 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1593 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1601 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1609 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1621 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1629 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic;
  signal n1635_o : std_logic;
  signal n1636_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1637 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1645 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1653 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1661 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1669 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1677 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic_vector (8 downto 0);
  signal n1683_o : std_logic_vector (8 downto 0);
  signal n1684_o : std_logic_vector (8 downto 0);
  signal n1685_o : std_logic_vector (8 downto 0);
  signal n1686_o : std_logic_vector (8 downto 0);
  signal n1687_o : std_logic_vector (8 downto 0);
  signal n1688_o : std_logic_vector (8 downto 0);
  signal n1689_o : std_logic_vector (8 downto 0);
  signal n1690_o : std_logic_vector (8 downto 0);
  signal n1691_o : std_logic_vector (8 downto 0);
  signal n1692_o : std_logic_vector (8 downto 0);
  signal n1693_o : std_logic_vector (8 downto 0);
  signal n1694_o : std_logic_vector (8 downto 0);
  signal n1695_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1682_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1683_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1684_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1685_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1686_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1687_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1688_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1689_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1690_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1691_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1692_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1693_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1694_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1695_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1244_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1245_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1246_o <= n1244_o & n1245_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1247 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1246_o,
    o => gen1_n1_cnot1_j_o);
  n1250_o <= gen1_n1_cnot1_j_n1247 (1);
  n1251_o <= gen1_n1_cnot1_j_n1247 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1252_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1253_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1254_o <= n1252_o & n1253_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1255 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1254_o,
    o => gen1_n2_cnot1_j_o);
  n1258_o <= gen1_n2_cnot1_j_n1255 (1);
  n1259_o <= gen1_n2_cnot1_j_n1255 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1260_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1261_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1262_o <= n1260_o & n1261_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1263 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1262_o,
    o => gen1_n3_cnot1_j_o);
  n1266_o <= gen1_n3_cnot1_j_n1263 (1);
  n1267_o <= gen1_n3_cnot1_j_n1263 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1268_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1269_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1270_o <= n1268_o & n1269_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1271 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1270_o,
    o => gen1_n4_cnot1_j_o);
  n1274_o <= gen1_n4_cnot1_j_n1271 (1);
  n1275_o <= gen1_n4_cnot1_j_n1271 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1276_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1277_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1278_o <= n1276_o & n1277_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1279 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1278_o,
    o => gen1_n5_cnot1_j_o);
  n1282_o <= gen1_n5_cnot1_j_n1279 (1);
  n1283_o <= gen1_n5_cnot1_j_n1279 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1284_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1285_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1286_o <= n1284_o & n1285_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1287 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1286_o,
    o => gen1_n6_cnot1_j_o);
  n1290_o <= gen1_n6_cnot1_j_n1287 (1);
  n1291_o <= gen1_n6_cnot1_j_n1287 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1292_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1293_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1294_o <= n1292_o & n1293_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1295 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1294_o,
    o => gen1_n7_cnot1_j_o);
  n1298_o <= gen1_n7_cnot1_j_n1295 (1);
  n1299_o <= gen1_n7_cnot1_j_n1295 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1300_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1301_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1302_o <= n1300_o & n1301_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1303 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1302_o,
    o => gen1_n8_cnot1_j_o);
  n1306_o <= gen1_n8_cnot1_j_n1303 (1);
  n1307_o <= gen1_n8_cnot1_j_n1303 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1308_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1309_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1310_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1311_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1312_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1313_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1314_o <= n1312_o & n1313_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1315 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1314_o,
    o => gen2_n8_cnot2_j_o);
  n1318_o <= gen2_n8_cnot2_j_n1315 (1);
  n1319_o <= gen2_n8_cnot2_j_n1315 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1320_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1321_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1322_o <= n1320_o & n1321_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1323 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1322_o,
    o => gen2_n7_cnot2_j_o);
  n1326_o <= gen2_n7_cnot2_j_n1323 (1);
  n1327_o <= gen2_n7_cnot2_j_n1323 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1328_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1329_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1330_o <= n1328_o & n1329_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1331 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1330_o,
    o => gen2_n6_cnot2_j_o);
  n1334_o <= gen2_n6_cnot2_j_n1331 (1);
  n1335_o <= gen2_n6_cnot2_j_n1331 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1336_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1337_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1338_o <= n1336_o & n1337_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1339 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1338_o,
    o => gen2_n5_cnot2_j_o);
  n1342_o <= gen2_n5_cnot2_j_n1339 (1);
  n1343_o <= gen2_n5_cnot2_j_n1339 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1344_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1345_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1346_o <= n1344_o & n1345_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1347 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1346_o,
    o => gen2_n4_cnot2_j_o);
  n1350_o <= gen2_n4_cnot2_j_n1347 (1);
  n1351_o <= gen2_n4_cnot2_j_n1347 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1352_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1353_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1354_o <= n1352_o & n1353_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1355 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1354_o,
    o => gen2_n3_cnot2_j_o);
  n1358_o <= gen2_n3_cnot2_j_n1355 (1);
  n1359_o <= gen2_n3_cnot2_j_n1355 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1360_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1361_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1362_o <= n1360_o & n1361_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1363 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1362_o,
    o => gen2_n2_cnot2_j_o);
  n1366_o <= gen2_n2_cnot2_j_n1363 (1);
  n1367_o <= gen2_n2_cnot2_j_n1363 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1368_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1369_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1370_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1371_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1372_o <= n1370_o & n1371_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1373_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1374_o <= n1372_o & n1373_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1375 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1374_o,
    o => gen3_n1_ccnot3_j_o);
  n1378_o <= gen3_n1_ccnot3_j_n1375 (2);
  n1379_o <= gen3_n1_ccnot3_j_n1375 (1);
  n1380_o <= gen3_n1_ccnot3_j_n1375 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1381_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1382_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1383_o <= n1381_o & n1382_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1384_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1385_o <= n1383_o & n1384_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1386 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1385_o,
    o => gen3_n2_ccnot3_j_o);
  n1389_o <= gen3_n2_ccnot3_j_n1386 (2);
  n1390_o <= gen3_n2_ccnot3_j_n1386 (1);
  n1391_o <= gen3_n2_ccnot3_j_n1386 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1392_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1393_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1394_o <= n1392_o & n1393_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1395_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1396_o <= n1394_o & n1395_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1397 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1396_o,
    o => gen3_n3_ccnot3_j_o);
  n1400_o <= gen3_n3_ccnot3_j_n1397 (2);
  n1401_o <= gen3_n3_ccnot3_j_n1397 (1);
  n1402_o <= gen3_n3_ccnot3_j_n1397 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1403_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1404_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1405_o <= n1403_o & n1404_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1406_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1407_o <= n1405_o & n1406_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1408 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1407_o,
    o => gen3_n4_ccnot3_j_o);
  n1411_o <= gen3_n4_ccnot3_j_n1408 (2);
  n1412_o <= gen3_n4_ccnot3_j_n1408 (1);
  n1413_o <= gen3_n4_ccnot3_j_n1408 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1414_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1415_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1416_o <= n1414_o & n1415_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1417_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1418_o <= n1416_o & n1417_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1419 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1418_o,
    o => gen3_n5_ccnot3_j_o);
  n1422_o <= gen3_n5_ccnot3_j_n1419 (2);
  n1423_o <= gen3_n5_ccnot3_j_n1419 (1);
  n1424_o <= gen3_n5_ccnot3_j_n1419 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1425_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1426_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1427_o <= n1425_o & n1426_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1428_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1429_o <= n1427_o & n1428_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1430 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1429_o,
    o => gen3_n6_ccnot3_j_o);
  n1433_o <= gen3_n6_ccnot3_j_n1430 (2);
  n1434_o <= gen3_n6_ccnot3_j_n1430 (1);
  n1435_o <= gen3_n6_ccnot3_j_n1430 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1436_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1437_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1438_o <= n1436_o & n1437_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1439_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1440_o <= n1438_o & n1439_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1441 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1440_o,
    o => gen3_n7_ccnot3_j_o);
  n1444_o <= gen3_n7_ccnot3_j_n1441 (2);
  n1445_o <= gen3_n7_ccnot3_j_n1441 (1);
  n1446_o <= gen3_n7_ccnot3_j_n1441 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1447_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1448_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1449_o <= n1447_o & n1448_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1450_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1451_o <= n1449_o & n1450_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1452 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1451_o,
    o => gen3_n8_ccnot3_j_o);
  n1455_o <= gen3_n8_ccnot3_j_n1452 (2);
  n1456_o <= gen3_n8_ccnot3_j_n1452 (1);
  n1457_o <= gen3_n8_ccnot3_j_n1452 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1458_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1459_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1460_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1461_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1462_o <= n1460_o & n1461_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1463 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1462_o,
    o => cnot_4_o);
  n1466_o <= cnot_4_n1463 (1);
  n1467_o <= cnot_4_n1463 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1468_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1469_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1471_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1472_o <= n1470_o & n1471_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1473 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1472_o,
    o => gen4_n7_peres4_j_o);
  n1476_o <= gen4_n7_peres4_j_n1473 (2);
  n1477_o <= gen4_n7_peres4_j_n1473 (1);
  n1478_o <= gen4_n7_peres4_j_n1473 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1479_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1480_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1481_o <= n1479_o & n1480_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1482_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1483_o <= n1481_o & n1482_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1484 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1483_o,
    o => gen4_n6_peres4_j_o);
  n1487_o <= gen4_n6_peres4_j_n1484 (2);
  n1488_o <= gen4_n6_peres4_j_n1484 (1);
  n1489_o <= gen4_n6_peres4_j_n1484 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1490_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1491_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1492_o <= n1490_o & n1491_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1493_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1494_o <= n1492_o & n1493_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1495 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1494_o,
    o => gen4_n5_peres4_j_o);
  n1498_o <= gen4_n5_peres4_j_n1495 (2);
  n1499_o <= gen4_n5_peres4_j_n1495 (1);
  n1500_o <= gen4_n5_peres4_j_n1495 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1501_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1502_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1503_o <= n1501_o & n1502_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1504_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1505_o <= n1503_o & n1504_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1506 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1505_o,
    o => gen4_n4_peres4_j_o);
  n1509_o <= gen4_n4_peres4_j_n1506 (2);
  n1510_o <= gen4_n4_peres4_j_n1506 (1);
  n1511_o <= gen4_n4_peres4_j_n1506 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1512_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1513_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1515_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1516_o <= n1514_o & n1515_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1517 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1516_o,
    o => gen4_n3_peres4_j_o);
  n1520_o <= gen4_n3_peres4_j_n1517 (2);
  n1521_o <= gen4_n3_peres4_j_n1517 (1);
  n1522_o <= gen4_n3_peres4_j_n1517 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1523_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1524_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1525_o <= n1523_o & n1524_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1526_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1527_o <= n1525_o & n1526_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1528 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1527_o,
    o => gen4_n2_peres4_j_o);
  n1531_o <= gen4_n2_peres4_j_n1528 (2);
  n1532_o <= gen4_n2_peres4_j_n1528 (1);
  n1533_o <= gen4_n2_peres4_j_n1528 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1534_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1535_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1536_o <= n1534_o & n1535_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1537_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1539 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1538_o,
    o => gen4_n1_peres4_j_o);
  n1542_o <= gen4_n1_peres4_j_n1539 (2);
  n1543_o <= gen4_n1_peres4_j_n1539 (1);
  n1544_o <= gen4_n1_peres4_j_n1539 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1545_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1546_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1547_o <= n1545_o & n1546_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1548_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1549_o <= n1547_o & n1548_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1550 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1549_o,
    o => gen4_n0_peres4_j_o);
  n1553_o <= gen4_n0_peres4_j_n1550 (2);
  n1554_o <= gen4_n0_peres4_j_n1550 (1);
  n1555_o <= gen4_n0_peres4_j_n1550 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1556_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1557_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1558_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1559_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1560_o <= n1558_o & n1559_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1561 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1560_o,
    o => gen5_n1_cnot5_j_o);
  n1564_o <= gen5_n1_cnot5_j_n1561 (1);
  n1565_o <= gen5_n1_cnot5_j_n1561 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1566_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1567_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1568_o <= n1566_o & n1567_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1569 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1568_o,
    o => gen5_n2_cnot5_j_o);
  n1572_o <= gen5_n2_cnot5_j_n1569 (1);
  n1573_o <= gen5_n2_cnot5_j_n1569 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1574_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1575_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1576_o <= n1574_o & n1575_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1577 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1576_o,
    o => gen5_n3_cnot5_j_o);
  n1580_o <= gen5_n3_cnot5_j_n1577 (1);
  n1581_o <= gen5_n3_cnot5_j_n1577 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1582_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1583_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1584_o <= n1582_o & n1583_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1585 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1584_o,
    o => gen5_n4_cnot5_j_o);
  n1588_o <= gen5_n4_cnot5_j_n1585 (1);
  n1589_o <= gen5_n4_cnot5_j_n1585 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1590_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1591_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1592_o <= n1590_o & n1591_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1593 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1592_o,
    o => gen5_n5_cnot5_j_o);
  n1596_o <= gen5_n5_cnot5_j_n1593 (1);
  n1597_o <= gen5_n5_cnot5_j_n1593 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1598_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1599_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1600_o <= n1598_o & n1599_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1601 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1600_o,
    o => gen5_n6_cnot5_j_o);
  n1604_o <= gen5_n6_cnot5_j_n1601 (1);
  n1605_o <= gen5_n6_cnot5_j_n1601 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1606_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1607_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1608_o <= n1606_o & n1607_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1609 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1608_o,
    o => gen5_n7_cnot5_j_o);
  n1612_o <= gen5_n7_cnot5_j_n1609 (1);
  n1613_o <= gen5_n7_cnot5_j_n1609 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1614_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1615_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1616_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1617_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1618_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1619_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1620_o <= n1618_o & n1619_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1621 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1620_o,
    o => gen6_n1_cnot1_j_o);
  n1624_o <= gen6_n1_cnot1_j_n1621 (1);
  n1625_o <= gen6_n1_cnot1_j_n1621 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1626_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1627_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1628_o <= n1626_o & n1627_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1629 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1628_o,
    o => gen6_n2_cnot1_j_o);
  n1632_o <= gen6_n2_cnot1_j_n1629 (1);
  n1633_o <= gen6_n2_cnot1_j_n1629 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1634_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1635_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1636_o <= n1634_o & n1635_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1637 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1636_o,
    o => gen6_n3_cnot1_j_o);
  n1640_o <= gen6_n3_cnot1_j_n1637 (1);
  n1641_o <= gen6_n3_cnot1_j_n1637 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1642_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1643_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1644_o <= n1642_o & n1643_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1645 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1644_o,
    o => gen6_n4_cnot1_j_o);
  n1648_o <= gen6_n4_cnot1_j_n1645 (1);
  n1649_o <= gen6_n4_cnot1_j_n1645 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1650_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1651_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1652_o <= n1650_o & n1651_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1653 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1652_o,
    o => gen6_n5_cnot1_j_o);
  n1656_o <= gen6_n5_cnot1_j_n1653 (1);
  n1657_o <= gen6_n5_cnot1_j_n1653 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1658_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1659_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1660_o <= n1658_o & n1659_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1661 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1660_o,
    o => gen6_n6_cnot1_j_o);
  n1664_o <= gen6_n6_cnot1_j_n1661 (1);
  n1665_o <= gen6_n6_cnot1_j_n1661 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1666_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1667_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1668_o <= n1666_o & n1667_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1669 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1668_o,
    o => gen6_n7_cnot1_j_o);
  n1672_o <= gen6_n7_cnot1_j_n1669 (1);
  n1673_o <= gen6_n7_cnot1_j_n1669 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1674_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1675_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1676_o <= n1674_o & n1675_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1677 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1676_o,
    o => gen6_n8_cnot1_j_o);
  n1680_o <= gen6_n8_cnot1_j_n1677 (1);
  n1681_o <= gen6_n8_cnot1_j_n1677 (0);
  n1682_o <= n1306_o & n1298_o & n1290_o & n1282_o & n1274_o & n1266_o & n1258_o & n1250_o & n1308_o;
  n1683_o <= n1307_o & n1299_o & n1291_o & n1283_o & n1275_o & n1267_o & n1259_o & n1251_o & n1309_o;
  n1684_o <= n1311_o & n1318_o & n1326_o & n1334_o & n1342_o & n1350_o & n1358_o & n1366_o & n1310_o;
  n1685_o <= n1319_o & n1327_o & n1335_o & n1343_o & n1351_o & n1359_o & n1367_o & n1368_o;
  n1686_o <= n1457_o & n1446_o & n1435_o & n1424_o & n1413_o & n1402_o & n1391_o & n1380_o & n1369_o;
  n1687_o <= n1458_o & n1456_o & n1445_o & n1434_o & n1423_o & n1412_o & n1401_o & n1390_o & n1379_o;
  n1688_o <= n1459_o & n1455_o & n1444_o & n1433_o & n1422_o & n1411_o & n1400_o & n1389_o & n1378_o;
  n1689_o <= n1466_o & n1476_o & n1487_o & n1498_o & n1509_o & n1520_o & n1531_o & n1542_o & n1553_o;
  n1690_o <= n1478_o & n1489_o & n1500_o & n1511_o & n1522_o & n1533_o & n1544_o & n1555_o & n1556_o;
  n1691_o <= n1467_o & n1477_o & n1488_o & n1499_o & n1510_o & n1521_o & n1532_o & n1543_o & n1554_o;
  n1692_o <= n1613_o & n1605_o & n1597_o & n1589_o & n1581_o & n1573_o & n1565_o & n1557_o;
  n1693_o <= n1615_o & n1612_o & n1604_o & n1596_o & n1588_o & n1580_o & n1572_o & n1564_o & n1614_o;
  n1694_o <= n1680_o & n1672_o & n1664_o & n1656_o & n1648_o & n1640_o & n1632_o & n1624_o & n1616_o;
  n1695_o <= n1681_o & n1673_o & n1665_o & n1657_o & n1649_o & n1641_o & n1633_o & n1625_o & n1617_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1233_o : std_logic;
  signal n1234_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1235 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1240_o;
  o <= n1239_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1241_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1233_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1234_o <= n1233_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1235 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1234_o,
    o => gen1_n0_cnot0_o);
  n1238_o <= gen1_n0_cnot0_n1235 (1);
  n1239_o <= gen1_n0_cnot0_n1235 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1240_o <= ctrl_prop (1);
  n1241_o <= n1238_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1151 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1159 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1167 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1175 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1183 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1191 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1199 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1207 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1215 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1218_o : std_logic;
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1223 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1226_o : std_logic;
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic_vector (9 downto 0);
  signal n1230_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n1228_o;
  o <= n1229_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1230_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1148_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1149_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1150_o <= n1148_o & n1149_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1151 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1150_o,
    o => gen1_n0_cnot0_o);
  n1154_o <= gen1_n0_cnot0_n1151 (1);
  n1155_o <= gen1_n0_cnot0_n1151 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1156_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1157_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1158_o <= n1156_o & n1157_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1159 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1158_o,
    o => gen1_n1_cnot0_o);
  n1162_o <= gen1_n1_cnot0_n1159 (1);
  n1163_o <= gen1_n1_cnot0_n1159 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1164_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1165_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1166_o <= n1164_o & n1165_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1167 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1166_o,
    o => gen1_n2_cnot0_o);
  n1170_o <= gen1_n2_cnot0_n1167 (1);
  n1171_o <= gen1_n2_cnot0_n1167 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1172_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1173_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1174_o <= n1172_o & n1173_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1175 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1174_o,
    o => gen1_n3_cnot0_o);
  n1178_o <= gen1_n3_cnot0_n1175 (1);
  n1179_o <= gen1_n3_cnot0_n1175 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1180_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1181_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1182_o <= n1180_o & n1181_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1183 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1182_o,
    o => gen1_n4_cnot0_o);
  n1186_o <= gen1_n4_cnot0_n1183 (1);
  n1187_o <= gen1_n4_cnot0_n1183 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1188_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1189_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1190_o <= n1188_o & n1189_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1191 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1190_o,
    o => gen1_n5_cnot0_o);
  n1194_o <= gen1_n5_cnot0_n1191 (1);
  n1195_o <= gen1_n5_cnot0_n1191 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1196_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1197_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1198_o <= n1196_o & n1197_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1199 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1198_o,
    o => gen1_n6_cnot0_o);
  n1202_o <= gen1_n6_cnot0_n1199 (1);
  -- vhdl_source/add_scratch.vhdl:22:30
  n1203_o <= gen1_n6_cnot0_n1199 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1204_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1205_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1206_o <= n1204_o & n1205_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1207 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1206_o,
    o => gen1_n7_cnot0_o);
  n1210_o <= gen1_n7_cnot0_n1207 (1);
  n1211_o <= gen1_n7_cnot0_n1207 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1212_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1213_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1214_o <= n1212_o & n1213_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1215 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1214_o,
    o => gen1_n8_cnot0_o);
  n1218_o <= gen1_n8_cnot0_n1215 (1);
  n1219_o <= gen1_n8_cnot0_n1215 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1220_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1221_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1222_o <= n1220_o & n1221_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1223 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1222_o,
    o => gen1_n9_cnot0_o);
  n1226_o <= gen1_n9_cnot0_n1223 (1);
  n1227_o <= gen1_n9_cnot0_n1223 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1228_o <= ctrl_prop (10);
  n1229_o <= n1227_o & n1219_o & n1211_o & n1203_o & n1195_o & n1187_o & n1179_o & n1171_o & n1163_o & n1155_o;
  n1230_o <= n1226_o & n1218_o & n1210_o & n1202_o & n1194_o & n1186_o & n1178_o & n1170_o & n1162_o & n1154_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_10 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_sub_in_place_10;

architecture rtl of add_sub_in_place_10 is
  signal b_cnot : std_logic_vector (9 downto 0);
  signal cnotr_n1134 : std_logic;
  signal cnotr_n1135 : std_logic_vector (9 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (9 downto 0);
  signal add_n1140 : std_logic_vector (9 downto 0);
  signal add_n1141 : std_logic_vector (9 downto 0);
  signal add_a_out : std_logic_vector (9 downto 0);
  signal add_s : std_logic_vector (9 downto 0);
begin
  ctrl_out <= cnotr_n1134;
  a_out <= add_n1140;
  s <= add_n1141;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1135; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1134 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1135 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_10 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1140 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1141 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_10 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    w : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    b_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_scratch_10;

architecture rtl of add_scratch_10 is
  signal a_s : std_logic_vector (8 downto 0);
  signal b_s : std_logic_vector (8 downto 0);
  signal s_s : std_logic_vector (8 downto 0);
  signal c_s : std_logic_vector (8 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n709_o : std_logic;
  signal n710_o : std_logic;
  signal n711_o : std_logic_vector (1 downto 0);
  signal cnota_n712 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n715_o : std_logic;
  signal n716_o : std_logic;
  signal n717_o : std_logic;
  signal n718_o : std_logic_vector (1 downto 0);
  signal cnotb_n719 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic_vector (1 downto 0);
  signal n725_o : std_logic;
  signal n726_o : std_logic_vector (2 downto 0);
  signal ccnotc_n727 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n730_o : std_logic;
  signal n731_o : std_logic;
  signal n732_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal n735_o : std_logic_vector (1 downto 0);
  signal n736_o : std_logic;
  signal n737_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n738 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n741_o : std_logic;
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n748 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic_vector (1 downto 0);
  signal n758_o : std_logic;
  signal n759_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n760 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n770 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal n779_o : std_logic_vector (1 downto 0);
  signal n780_o : std_logic;
  signal n781_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n782 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n785_o : std_logic;
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n792 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n795_o : std_logic;
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic_vector (1 downto 0);
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n804 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n807_o : std_logic;
  signal n808_o : std_logic;
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n814 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n817_o : std_logic;
  signal n818_o : std_logic;
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (1 downto 0);
  signal n824_o : std_logic;
  signal n825_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n826 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n829_o : std_logic;
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n836 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n839_o : std_logic;
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic_vector (1 downto 0);
  signal n846_o : std_logic;
  signal n847_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n848 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n858 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic_vector (1 downto 0);
  signal n868_o : std_logic;
  signal n869_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n870 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n880 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic_vector (1 downto 0);
  signal n890_o : std_logic;
  signal n891_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n892 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n902 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic_vector (1 downto 0);
  signal n912_o : std_logic;
  signal n913_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n914 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n924 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (1 downto 0);
  signal n934_o : std_logic;
  signal n935_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n936 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n946 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal n955_o : std_logic_vector (1 downto 0);
  signal n956_o : std_logic;
  signal n957_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n958 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal n967_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n968 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic_vector (1 downto 0);
  signal n978_o : std_logic;
  signal n979_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n980 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal n989_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n990 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal n999_o : std_logic_vector (1 downto 0);
  signal n1000_o : std_logic;
  signal n1001_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1002 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic;
  signal n1011_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1012 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic_vector (1 downto 0);
  signal n1022_o : std_logic;
  signal n1023_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1024 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal n1033_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1034 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal n1040_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (1 downto 0);
  signal n1044_o : std_logic;
  signal n1045_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1046 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1056 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic_vector (1 downto 0);
  signal n1066_o : std_logic;
  signal n1067_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1068 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1078 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1088 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic_vector (1 downto 0);
  signal cnotea_n1095 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1098_o : std_logic;
  signal n1099_o : std_logic;
  signal n1100_o : std_logic_vector (9 downto 0);
  signal n1101_o : std_logic_vector (9 downto 0);
  signal n1102_o : std_logic_vector (9 downto 0);
  signal n1103_o : std_logic_vector (8 downto 0);
  signal n1104_o : std_logic_vector (8 downto 0);
  signal n1105_o : std_logic_vector (8 downto 0);
  signal n1106_o : std_logic_vector (8 downto 0);
  signal n1107_o : std_logic_vector (3 downto 0);
  signal n1108_o : std_logic_vector (3 downto 0);
  signal n1109_o : std_logic_vector (3 downto 0);
  signal n1110_o : std_logic_vector (3 downto 0);
  signal n1111_o : std_logic_vector (3 downto 0);
  signal n1112_o : std_logic_vector (3 downto 0);
  signal n1113_o : std_logic_vector (3 downto 0);
  signal n1114_o : std_logic_vector (3 downto 0);
  signal n1115_o : std_logic_vector (3 downto 0);
  signal n1116_o : std_logic_vector (3 downto 0);
  signal n1117_o : std_logic_vector (3 downto 0);
  signal n1118_o : std_logic_vector (3 downto 0);
  signal n1119_o : std_logic_vector (3 downto 0);
  signal n1120_o : std_logic_vector (3 downto 0);
  signal n1121_o : std_logic_vector (3 downto 0);
  signal n1122_o : std_logic_vector (3 downto 0);
  signal n1123_o : std_logic_vector (3 downto 0);
  signal n1124_o : std_logic_vector (3 downto 0);
  signal n1125_o : std_logic_vector (3 downto 0);
  signal n1126_o : std_logic_vector (3 downto 0);
  signal n1127_o : std_logic_vector (3 downto 0);
  signal n1128_o : std_logic_vector (3 downto 0);
  signal n1129_o : std_logic_vector (3 downto 0);
  signal n1130_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1100_o;
  b_out <= n1101_o;
  s <= n1102_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1103_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1104_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1105_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1106_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n715_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n722_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n716_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1092_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n709_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n710_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n711_o <= n709_o & n710_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n712 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n711_o,
    o => cnota_o);
  n715_o <= cnota_n712 (1);
  n716_o <= cnota_n712 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n717_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n718_o <= n717_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n719 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n718_o,
    o => cnotb_o);
  n722_o <= cnotb_n719 (1);
  n723_o <= cnotb_n719 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n724_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n725_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n726_o <= n724_o & n725_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n727 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n726_o,
    o => ccnotc_o);
  n730_o <= ccnotc_n727 (2);
  n731_o <= ccnotc_n727 (1);
  n732_o <= ccnotc_n727 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1107_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1108_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1109_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n733_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n734_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n735_o <= n733_o & n734_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n736_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n737_o <= n735_o & n736_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n738 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n737_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n741_o <= gen1_n1_ccnot1_n738 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n742_o <= gen1_n1_ccnot1_n738 (1);
  n743_o <= gen1_n1_ccnot1_n738 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n744_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n745_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n746_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n747_o <= n745_o & n746_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n748 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n747_o,
    o => gen1_n1_cnot1_o);
  n751_o <= gen1_n1_cnot1_n748 (1);
  n752_o <= gen1_n1_cnot1_n748 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n753_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n754_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n755_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n756_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n757_o <= n755_o & n756_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n758_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n759_o <= n757_o & n758_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n760 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n759_o,
    o => gen1_n1_ccnot2_o);
  n763_o <= gen1_n1_ccnot2_n760 (2);
  n764_o <= gen1_n1_ccnot2_n760 (1);
  n765_o <= gen1_n1_ccnot2_n760 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n766_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n767_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n768_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n769_o <= n767_o & n768_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n770 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n769_o,
    o => gen1_n1_cnot2_o);
  n773_o <= gen1_n1_cnot2_n770 (1);
  n774_o <= gen1_n1_cnot2_n770 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n775_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n776_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1110_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1111_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1112_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n777_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n778_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n779_o <= n777_o & n778_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n780_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n781_o <= n779_o & n780_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n782 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n781_o,
    o => gen1_n2_ccnot1_o);
  n785_o <= gen1_n2_ccnot1_n782 (2);
  n786_o <= gen1_n2_ccnot1_n782 (1);
  n787_o <= gen1_n2_ccnot1_n782 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n788_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n789_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n790_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n791_o <= n789_o & n790_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n792 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n791_o,
    o => gen1_n2_cnot1_o);
  n795_o <= gen1_n2_cnot1_n792 (1);
  n796_o <= gen1_n2_cnot1_n792 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n797_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n798_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n799_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n800_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n801_o <= n799_o & n800_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n802_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n803_o <= n801_o & n802_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n804 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n803_o,
    o => gen1_n2_ccnot2_o);
  n807_o <= gen1_n2_ccnot2_n804 (2);
  n808_o <= gen1_n2_ccnot2_n804 (1);
  n809_o <= gen1_n2_ccnot2_n804 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n810_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n811_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n812_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n813_o <= n811_o & n812_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n814 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n813_o,
    o => gen1_n2_cnot2_o);
  n817_o <= gen1_n2_cnot2_n814 (1);
  n818_o <= gen1_n2_cnot2_n814 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n819_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n820_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1113_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1114_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1115_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n821_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n822_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n823_o <= n821_o & n822_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n824_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n825_o <= n823_o & n824_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n826 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n825_o,
    o => gen1_n3_ccnot1_o);
  n829_o <= gen1_n3_ccnot1_n826 (2);
  n830_o <= gen1_n3_ccnot1_n826 (1);
  n831_o <= gen1_n3_ccnot1_n826 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n832_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n833_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n834_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n835_o <= n833_o & n834_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n836 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n835_o,
    o => gen1_n3_cnot1_o);
  n839_o <= gen1_n3_cnot1_n836 (1);
  n840_o <= gen1_n3_cnot1_n836 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n841_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n842_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n843_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n844_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n845_o <= n843_o & n844_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n846_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n847_o <= n845_o & n846_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n848 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n847_o,
    o => gen1_n3_ccnot2_o);
  n851_o <= gen1_n3_ccnot2_n848 (2);
  n852_o <= gen1_n3_ccnot2_n848 (1);
  n853_o <= gen1_n3_ccnot2_n848 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n854_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n855_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n856_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n857_o <= n855_o & n856_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n858 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n857_o,
    o => gen1_n3_cnot2_o);
  n861_o <= gen1_n3_cnot2_n858 (1);
  n862_o <= gen1_n3_cnot2_n858 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n863_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n864_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1116_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1117_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1118_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n865_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n866_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n867_o <= n865_o & n866_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n868_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n869_o <= n867_o & n868_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n870 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n869_o,
    o => gen1_n4_ccnot1_o);
  n873_o <= gen1_n4_ccnot1_n870 (2);
  n874_o <= gen1_n4_ccnot1_n870 (1);
  n875_o <= gen1_n4_ccnot1_n870 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n876_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n877_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n878_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n879_o <= n877_o & n878_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n880 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n879_o,
    o => gen1_n4_cnot1_o);
  n883_o <= gen1_n4_cnot1_n880 (1);
  n884_o <= gen1_n4_cnot1_n880 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n885_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n886_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n887_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n888_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n889_o <= n887_o & n888_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n890_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n891_o <= n889_o & n890_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n892 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n891_o,
    o => gen1_n4_ccnot2_o);
  n895_o <= gen1_n4_ccnot2_n892 (2);
  n896_o <= gen1_n4_ccnot2_n892 (1);
  n897_o <= gen1_n4_ccnot2_n892 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n898_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n899_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n900_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n901_o <= n899_o & n900_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n902 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n901_o,
    o => gen1_n4_cnot2_o);
  n905_o <= gen1_n4_cnot2_n902 (1);
  n906_o <= gen1_n4_cnot2_n902 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n907_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n908_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1119_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1120_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1121_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n909_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n910_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n911_o <= n909_o & n910_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n912_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n913_o <= n911_o & n912_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n914 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n913_o,
    o => gen1_n5_ccnot1_o);
  n917_o <= gen1_n5_ccnot1_n914 (2);
  n918_o <= gen1_n5_ccnot1_n914 (1);
  n919_o <= gen1_n5_ccnot1_n914 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n920_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n921_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n922_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n923_o <= n921_o & n922_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n924 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n923_o,
    o => gen1_n5_cnot1_o);
  n927_o <= gen1_n5_cnot1_n924 (1);
  n928_o <= gen1_n5_cnot1_n924 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n929_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n930_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n931_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n932_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n933_o <= n931_o & n932_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n934_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n935_o <= n933_o & n934_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n936 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n935_o,
    o => gen1_n5_ccnot2_o);
  n939_o <= gen1_n5_ccnot2_n936 (2);
  n940_o <= gen1_n5_ccnot2_n936 (1);
  n941_o <= gen1_n5_ccnot2_n936 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n942_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n943_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n944_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n945_o <= n943_o & n944_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n946 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n945_o,
    o => gen1_n5_cnot2_o);
  n949_o <= gen1_n5_cnot2_n946 (1);
  n950_o <= gen1_n5_cnot2_n946 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n951_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n952_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1122_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1123_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1124_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n953_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n954_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n955_o <= n953_o & n954_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n956_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n957_o <= n955_o & n956_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n958 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n957_o,
    o => gen1_n6_ccnot1_o);
  n961_o <= gen1_n6_ccnot1_n958 (2);
  n962_o <= gen1_n6_ccnot1_n958 (1);
  n963_o <= gen1_n6_ccnot1_n958 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n964_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n965_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n966_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n967_o <= n965_o & n966_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n968 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n967_o,
    o => gen1_n6_cnot1_o);
  n971_o <= gen1_n6_cnot1_n968 (1);
  n972_o <= gen1_n6_cnot1_n968 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n973_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n974_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n975_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n976_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n977_o <= n975_o & n976_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n978_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n979_o <= n977_o & n978_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n980 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n979_o,
    o => gen1_n6_ccnot2_o);
  n983_o <= gen1_n6_ccnot2_n980 (2);
  n984_o <= gen1_n6_ccnot2_n980 (1);
  n985_o <= gen1_n6_ccnot2_n980 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n986_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n987_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n988_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n989_o <= n987_o & n988_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n990 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n989_o,
    o => gen1_n6_cnot2_o);
  n993_o <= gen1_n6_cnot2_n990 (1);
  n994_o <= gen1_n6_cnot2_n990 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n995_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n996_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1125_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1126_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1127_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n997_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n998_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n999_o <= n997_o & n998_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1000_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1001_o <= n999_o & n1000_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1002 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1001_o,
    o => gen1_n7_ccnot1_o);
  n1005_o <= gen1_n7_ccnot1_n1002 (2);
  n1006_o <= gen1_n7_ccnot1_n1002 (1);
  n1007_o <= gen1_n7_ccnot1_n1002 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1008_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1009_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1010_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1011_o <= n1009_o & n1010_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1012 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1011_o,
    o => gen1_n7_cnot1_o);
  n1015_o <= gen1_n7_cnot1_n1012 (1);
  n1016_o <= gen1_n7_cnot1_n1012 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1017_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1018_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1019_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1020_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1021_o <= n1019_o & n1020_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1022_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1023_o <= n1021_o & n1022_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1024 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1023_o,
    o => gen1_n7_ccnot2_o);
  n1027_o <= gen1_n7_ccnot2_n1024 (2);
  n1028_o <= gen1_n7_ccnot2_n1024 (1);
  n1029_o <= gen1_n7_ccnot2_n1024 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1030_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1031_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1032_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1033_o <= n1031_o & n1032_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1034 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1033_o,
    o => gen1_n7_cnot2_o);
  n1037_o <= gen1_n7_cnot2_n1034 (1);
  n1038_o <= gen1_n7_cnot2_n1034 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1039_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1040_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1128_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1129_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1130_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1041_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1042_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1043_o <= n1041_o & n1042_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1044_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1045_o <= n1043_o & n1044_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1046 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1045_o,
    o => gen1_n8_ccnot1_o);
  n1049_o <= gen1_n8_ccnot1_n1046 (2);
  n1050_o <= gen1_n8_ccnot1_n1046 (1);
  n1051_o <= gen1_n8_ccnot1_n1046 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1052_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1053_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1054_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1055_o <= n1053_o & n1054_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1056 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1055_o,
    o => gen1_n8_cnot1_o);
  n1059_o <= gen1_n8_cnot1_n1056 (1);
  n1060_o <= gen1_n8_cnot1_n1056 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1061_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1062_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1063_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1064_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1065_o <= n1063_o & n1064_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1066_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1067_o <= n1065_o & n1066_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1068 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1067_o,
    o => gen1_n8_ccnot2_o);
  n1071_o <= gen1_n8_ccnot2_n1068 (2);
  n1072_o <= gen1_n8_ccnot2_n1068 (1);
  n1073_o <= gen1_n8_ccnot2_n1068 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1074_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1075_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1076_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1077_o <= n1075_o & n1076_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1078 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1077_o,
    o => gen1_n8_cnot2_o);
  n1081_o <= gen1_n8_cnot2_n1078 (1);
  n1082_o <= gen1_n8_cnot2_n1078 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1083_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1084_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1085_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1086_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1087_o <= n1085_o & n1086_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1088 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1087_o,
    o => cnoteb_o);
  n1091_o <= cnoteb_n1088 (1);
  n1092_o <= cnoteb_n1088 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1093_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1094_o <= n1093_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1095 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1094_o,
    o => cnotea_o);
  n1098_o <= cnotea_n1095 (1);
  n1099_o <= cnotea_n1095 (0);
  n1100_o <= n1098_o & a_s;
  n1101_o <= n1091_o & b_s;
  n1102_o <= n1099_o & s_s;
  n1103_o <= n1081_o & n1037_o & n993_o & n949_o & n905_o & n861_o & n817_o & n773_o & n730_o;
  n1104_o <= n1083_o & n1039_o & n995_o & n951_o & n907_o & n863_o & n819_o & n775_o & n731_o;
  n1105_o <= n1082_o & n1038_o & n994_o & n950_o & n906_o & n862_o & n818_o & n774_o & n723_o;
  n1106_o <= n1084_o & n1040_o & n996_o & n952_o & n908_o & n864_o & n820_o & n776_o & n732_o;
  n1107_o <= n743_o & n742_o & n741_o & n744_o;
  n1108_o <= n754_o & n752_o & n751_o & n753_o;
  n1109_o <= n765_o & n764_o & n766_o & n763_o;
  n1110_o <= n787_o & n786_o & n785_o & n788_o;
  n1111_o <= n798_o & n796_o & n795_o & n797_o;
  n1112_o <= n809_o & n808_o & n810_o & n807_o;
  n1113_o <= n831_o & n830_o & n829_o & n832_o;
  n1114_o <= n842_o & n840_o & n839_o & n841_o;
  n1115_o <= n853_o & n852_o & n854_o & n851_o;
  n1116_o <= n875_o & n874_o & n873_o & n876_o;
  n1117_o <= n886_o & n884_o & n883_o & n885_o;
  n1118_o <= n897_o & n896_o & n898_o & n895_o;
  n1119_o <= n919_o & n918_o & n917_o & n920_o;
  n1120_o <= n930_o & n928_o & n927_o & n929_o;
  n1121_o <= n941_o & n940_o & n942_o & n939_o;
  n1122_o <= n963_o & n962_o & n961_o & n964_o;
  n1123_o <= n974_o & n972_o & n971_o & n973_o;
  n1124_o <= n985_o & n984_o & n986_o & n983_o;
  n1125_o <= n1007_o & n1006_o & n1005_o & n1008_o;
  n1126_o <= n1018_o & n1016_o & n1015_o & n1017_o;
  n1127_o <= n1029_o & n1028_o & n1030_o & n1027_o;
  n1128_o <= n1051_o & n1050_o & n1049_o & n1052_o;
  n1129_o <= n1062_o & n1060_o & n1059_o & n1061_o;
  n1130_o <= n1073_o & n1072_o & n1074_o & n1071_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_5 is
  port (
    w : in std_logic_vector (15 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (15 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_5;

architecture rtl of cordich_stage_8_5 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n601_o : std_logic_vector (9 downto 0);
  signal add1_n602 : std_logic_vector (9 downto 0);
  signal add1_n603 : std_logic_vector (9 downto 0);
  signal add1_n604 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n611_o : std_logic;
  signal addsub_n612 : std_logic;
  signal addsub_n613 : std_logic_vector (9 downto 0);
  signal addsub_n614 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n621_o : std_logic;
  signal cnotr1_n622 : std_logic;
  signal cnotr1_n623 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n628_o : std_logic;
  signal cnotr2_n629 : std_logic;
  signal cnotr2_n630 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n635_o : std_logic;
  signal n636_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n637 : std_logic;
  signal gen0_cnotr3_n638 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n643_o : std_logic_vector (3 downto 0);
  signal n644_o : std_logic;
  signal n645_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n646 : std_logic;
  signal gen0_cnotr4_n647 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n652_o : std_logic_vector (3 downto 0);
  signal n653_o : std_logic_vector (4 downto 0);
  signal n654_o : std_logic_vector (8 downto 0);
  signal n655_o : std_logic;
  signal gen0_cnotr5_n656 : std_logic;
  signal gen0_cnotr5_n657 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n662_o : std_logic_vector (3 downto 0);
  signal n663_o : std_logic_vector (4 downto 0);
  signal n664_o : std_logic;
  signal n665_o : std_logic_vector (7 downto 0);
  signal n666_o : std_logic_vector (8 downto 0);
  signal add2_n667 : std_logic_vector (8 downto 0);
  signal add2_n668 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n673_o : std_logic;
  signal n674_o : std_logic;
  signal n675_o : std_logic;
  signal n676_o : std_logic;
  signal n677_o : std_logic;
  signal cnotr6_n678 : std_logic;
  signal cnotr6_n679 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n684_o : std_logic;
  signal n685_o : std_logic_vector (7 downto 0);
  signal cnotr7_n686 : std_logic;
  signal cnotr7_n687 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n692_o : std_logic;
  signal alut1_n693 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n696 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n699_o : std_logic_vector (15 downto 0);
  signal n700_o : std_logic_vector (8 downto 0);
  signal n701_o : std_logic_vector (9 downto 0);
  signal n702_o : std_logic_vector (9 downto 0);
  signal n703_o : std_logic_vector (9 downto 0);
  signal n704_o : std_logic_vector (5 downto 0);
begin
  g <= n699_o;
  a_out <= add2_n668;
  c_out <= n700_o;
  x_out <= add1_n604;
  y_out <= addsub_n614;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n602; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n701_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n702_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n623; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n603; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n630; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n703_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n704_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n693; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n679; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n667; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n696; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n647; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n666_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n601_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n602 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n603 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n604 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n601_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n611_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n612 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n613 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n614 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n611_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n621_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n622 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n623 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n621_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n628_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n629 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n630 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n628_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n635_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n636_o <= w (15 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n637 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n638 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n635_o,
    i => n636_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n643_o <= y (8 downto 5);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n644_o <= y_4 (4);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n645_o <= y_4 (9 downto 5);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n646 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n647 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n644_o,
    i => n645_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n652_o <= y_4 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n653_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n654_o <= n652_o & n653_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n655_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n656 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n657 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n655_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n662_o <= x_1 (8 downto 5);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n663_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n664_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n665_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n666_o <= n664_o & n665_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n667 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n668 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n673_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n674_o <= not n673_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n675_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n676_o <= not n675_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n677_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n678 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n679 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n677_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n684_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n685_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n686 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n687 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n684_o,
    i => n685_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n692_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n693 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n696 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_5 port map (
    i => c_3,
    o => alut2_o);
  n699_o <= n663_o & addsub_n613 & cnotr7_n686;
  n700_o <= cnotr7_n687 & n692_o;
  n701_o <= gen0_cnotr5_n657 & gen0_cnotr5_n656 & n662_o;
  n702_o <= gen0_cnotr3_n638 & gen0_cnotr3_n637 & n643_o;
  n703_o <= gen0_cnotr4_n646 & n654_o;
  n704_o <= n676_o & addsub_n612 & cnotr6_n678 & cnotr2_n629 & cnotr1_n622 & n674_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_4 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_4;

architecture rtl of cordich_stage_8_4 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n491_o : std_logic_vector (9 downto 0);
  signal add1_n492 : std_logic_vector (9 downto 0);
  signal add1_n493 : std_logic_vector (9 downto 0);
  signal add1_n494 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n501_o : std_logic;
  signal addsub_n502 : std_logic;
  signal addsub_n503 : std_logic_vector (9 downto 0);
  signal addsub_n504 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n511_o : std_logic;
  signal cnotr1_n512 : std_logic;
  signal cnotr1_n513 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n518_o : std_logic;
  signal cnotr2_n519 : std_logic;
  signal cnotr2_n520 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n525_o : std_logic;
  signal n526_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n527 : std_logic;
  signal gen0_cnotr3_n528 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n533_o : std_logic_vector (4 downto 0);
  signal n534_o : std_logic;
  signal n535_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n536 : std_logic;
  signal gen0_cnotr4_n537 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n542_o : std_logic_vector (4 downto 0);
  signal n543_o : std_logic_vector (3 downto 0);
  signal n544_o : std_logic_vector (8 downto 0);
  signal n545_o : std_logic;
  signal gen0_cnotr5_n546 : std_logic;
  signal gen0_cnotr5_n547 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n552_o : std_logic_vector (4 downto 0);
  signal n553_o : std_logic_vector (3 downto 0);
  signal n554_o : std_logic;
  signal n555_o : std_logic_vector (7 downto 0);
  signal n556_o : std_logic_vector (8 downto 0);
  signal add2_n557 : std_logic_vector (8 downto 0);
  signal add2_n558 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n563_o : std_logic;
  signal n564_o : std_logic;
  signal n565_o : std_logic;
  signal n566_o : std_logic;
  signal n567_o : std_logic;
  signal cnotr6_n568 : std_logic;
  signal cnotr6_n569 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n574_o : std_logic;
  signal n575_o : std_logic_vector (7 downto 0);
  signal cnotr7_n576 : std_logic;
  signal cnotr7_n577 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n582_o : std_logic;
  signal alut1_n583 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n586 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n589_o : std_logic_vector (14 downto 0);
  signal n590_o : std_logic_vector (8 downto 0);
  signal n591_o : std_logic_vector (9 downto 0);
  signal n592_o : std_logic_vector (9 downto 0);
  signal n593_o : std_logic_vector (9 downto 0);
  signal n594_o : std_logic_vector (5 downto 0);
begin
  g <= n589_o;
  a_out <= add2_n558;
  c_out <= n590_o;
  x_out <= add1_n494;
  y_out <= addsub_n504;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n492; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n591_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n592_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n513; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n493; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n520; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n593_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n594_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n583; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n569; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n557; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n586; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n537; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n556_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n491_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n492 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n493 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n494 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n491_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n501_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n502 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n503 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n504 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n501_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n511_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n512 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n513 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n511_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n518_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n519 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n520 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n518_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n525_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n526_o <= w (14 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n527 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n528 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n525_o,
    i => n526_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n533_o <= y (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n534_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n535_o <= y_4 (9 downto 6);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n536 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n537 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n534_o,
    i => n535_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n542_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n543_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n544_o <= n542_o & n543_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n545_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n546 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n547 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n545_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n552_o <= x_1 (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n553_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n554_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n555_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n556_o <= n554_o & n555_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n557 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n558 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n563_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n564_o <= not n563_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n565_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n566_o <= not n565_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n567_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n568 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n569 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n567_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n574_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n575_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n576 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n577 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n574_o,
    i => n575_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n582_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n583 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n586 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_4 port map (
    i => c_3,
    o => alut2_o);
  n589_o <= n553_o & addsub_n503 & cnotr7_n576;
  n590_o <= cnotr7_n577 & n582_o;
  n591_o <= gen0_cnotr5_n547 & gen0_cnotr5_n546 & n552_o;
  n592_o <= gen0_cnotr3_n528 & gen0_cnotr3_n527 & n533_o;
  n593_o <= gen0_cnotr4_n536 & n544_o;
  n594_o <= n566_o & addsub_n502 & cnotr6_n568 & cnotr2_n519 & cnotr1_n512 & n564_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_3 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_3;

architecture rtl of cordich_stage_8_3 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n381_o : std_logic_vector (9 downto 0);
  signal add1_n382 : std_logic_vector (9 downto 0);
  signal add1_n383 : std_logic_vector (9 downto 0);
  signal add1_n384 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n391_o : std_logic;
  signal addsub_n392 : std_logic;
  signal addsub_n393 : std_logic_vector (9 downto 0);
  signal addsub_n394 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n401_o : std_logic;
  signal cnotr1_n402 : std_logic;
  signal cnotr1_n403 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n408_o : std_logic;
  signal cnotr2_n409 : std_logic;
  signal cnotr2_n410 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n415_o : std_logic;
  signal n416_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n417 : std_logic;
  signal gen0_cnotr3_n418 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n423_o : std_logic_vector (5 downto 0);
  signal n424_o : std_logic;
  signal n425_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n426 : std_logic;
  signal gen0_cnotr4_n427 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n432_o : std_logic_vector (5 downto 0);
  signal n433_o : std_logic_vector (2 downto 0);
  signal n434_o : std_logic_vector (8 downto 0);
  signal n435_o : std_logic;
  signal gen0_cnotr5_n436 : std_logic;
  signal gen0_cnotr5_n437 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n442_o : std_logic_vector (5 downto 0);
  signal n443_o : std_logic_vector (2 downto 0);
  signal n444_o : std_logic;
  signal n445_o : std_logic_vector (7 downto 0);
  signal n446_o : std_logic_vector (8 downto 0);
  signal add2_n447 : std_logic_vector (8 downto 0);
  signal add2_n448 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n453_o : std_logic;
  signal n454_o : std_logic;
  signal n455_o : std_logic;
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal cnotr6_n458 : std_logic;
  signal cnotr6_n459 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n464_o : std_logic;
  signal n465_o : std_logic_vector (7 downto 0);
  signal cnotr7_n466 : std_logic;
  signal cnotr7_n467 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n472_o : std_logic;
  signal alut1_n473 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n476 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n479_o : std_logic_vector (13 downto 0);
  signal n480_o : std_logic_vector (8 downto 0);
  signal n481_o : std_logic_vector (9 downto 0);
  signal n482_o : std_logic_vector (9 downto 0);
  signal n483_o : std_logic_vector (9 downto 0);
  signal n484_o : std_logic_vector (5 downto 0);
begin
  g <= n479_o;
  a_out <= add2_n448;
  c_out <= n480_o;
  x_out <= add1_n384;
  y_out <= addsub_n394;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n382; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n481_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n482_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n403; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n383; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n410; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n483_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n484_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n473; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n459; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n447; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n476; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n427; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n446_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n381_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n382 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n383 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n384 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n381_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n391_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n392 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n393 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n394 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n391_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n401_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n402 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n403 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n401_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n408_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n409 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n410 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n408_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n415_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n416_o <= w (13 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n417 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n418 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n415_o,
    i => n416_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n423_o <= y (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n424_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n425_o <= y_4 (9 downto 7);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n426 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n427 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n424_o,
    i => n425_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n432_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n433_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n434_o <= n432_o & n433_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n435_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n436 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n437 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n435_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n442_o <= x_1 (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n443_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n444_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n445_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n446_o <= n444_o & n445_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n447 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n448 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n453_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n454_o <= not n453_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n455_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n456_o <= not n455_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n457_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n458 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n459 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n457_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n464_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n465_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n466 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n467 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n464_o,
    i => n465_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n472_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n473 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n476 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_3 port map (
    i => c_3,
    o => alut2_o);
  n479_o <= n443_o & addsub_n393 & cnotr7_n466;
  n480_o <= cnotr7_n467 & n472_o;
  n481_o <= gen0_cnotr5_n437 & gen0_cnotr5_n436 & n442_o;
  n482_o <= gen0_cnotr3_n418 & gen0_cnotr3_n417 & n423_o;
  n483_o <= gen0_cnotr4_n426 & n434_o;
  n484_o <= n456_o & addsub_n392 & cnotr6_n458 & cnotr2_n409 & cnotr1_n402 & n454_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_2 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_2;

architecture rtl of cordich_stage_8_2 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n271_o : std_logic_vector (9 downto 0);
  signal add1_n272 : std_logic_vector (9 downto 0);
  signal add1_n273 : std_logic_vector (9 downto 0);
  signal add1_n274 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n281_o : std_logic;
  signal addsub_n282 : std_logic;
  signal addsub_n283 : std_logic_vector (9 downto 0);
  signal addsub_n284 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n291_o : std_logic;
  signal cnotr1_n292 : std_logic;
  signal cnotr1_n293 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n298_o : std_logic;
  signal cnotr2_n299 : std_logic;
  signal cnotr2_n300 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n305_o : std_logic;
  signal n306_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n307 : std_logic;
  signal gen0_cnotr3_n308 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n313_o : std_logic_vector (6 downto 0);
  signal n314_o : std_logic;
  signal n315_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n316 : std_logic;
  signal gen0_cnotr4_n317 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n322_o : std_logic_vector (6 downto 0);
  signal n323_o : std_logic_vector (1 downto 0);
  signal n324_o : std_logic_vector (8 downto 0);
  signal n325_o : std_logic;
  signal gen0_cnotr5_n326 : std_logic;
  signal gen0_cnotr5_n327 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n332_o : std_logic_vector (6 downto 0);
  signal n333_o : std_logic_vector (1 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic_vector (7 downto 0);
  signal n336_o : std_logic_vector (8 downto 0);
  signal add2_n337 : std_logic_vector (8 downto 0);
  signal add2_n338 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal cnotr6_n348 : std_logic;
  signal cnotr6_n349 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n354_o : std_logic;
  signal n355_o : std_logic_vector (7 downto 0);
  signal cnotr7_n356 : std_logic;
  signal cnotr7_n357 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n362_o : std_logic;
  signal alut1_n363 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n366 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n369_o : std_logic_vector (12 downto 0);
  signal n370_o : std_logic_vector (8 downto 0);
  signal n371_o : std_logic_vector (9 downto 0);
  signal n372_o : std_logic_vector (9 downto 0);
  signal n373_o : std_logic_vector (9 downto 0);
  signal n374_o : std_logic_vector (5 downto 0);
begin
  g <= n369_o;
  a_out <= add2_n338;
  c_out <= n370_o;
  x_out <= add1_n274;
  y_out <= addsub_n284;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n272; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n371_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n372_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n293; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n273; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n300; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n373_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n374_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n363; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n349; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n337; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n366; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n317; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n336_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n271_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n272 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n273 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n274 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n271_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n281_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n282 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n283 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n284 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n281_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n291_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n292 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n293 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n291_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n298_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n299 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n300 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n298_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n305_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n306_o <= w (12 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n307 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n308 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n305_o,
    i => n306_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n313_o <= y (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n314_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n315_o <= y_4 (9 downto 8);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n316 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n317 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n314_o,
    i => n315_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n322_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n323_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n324_o <= n322_o & n323_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n325_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n326 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n327 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n325_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n332_o <= x_1 (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n333_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n334_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n335_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n336_o <= n334_o & n335_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n337 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n338 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n343_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n344_o <= not n343_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n345_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n346_o <= not n345_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n347_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n348 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n349 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n347_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n354_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n355_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n356 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n357 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n354_o,
    i => n355_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n362_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n363 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n366 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_2 port map (
    i => c_3,
    o => alut2_o);
  n369_o <= n333_o & addsub_n283 & cnotr7_n356;
  n370_o <= cnotr7_n357 & n362_o;
  n371_o <= gen0_cnotr5_n327 & gen0_cnotr5_n326 & n332_o;
  n372_o <= gen0_cnotr3_n308 & gen0_cnotr3_n307 & n313_o;
  n373_o <= gen0_cnotr4_n316 & n324_o;
  n374_o <= n346_o & addsub_n282 & cnotr6_n348 & cnotr2_n299 & cnotr1_n292 & n344_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_1 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_1;

architecture rtl of cordich_stage_8_1 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n161_o : std_logic_vector (9 downto 0);
  signal add1_n162 : std_logic_vector (9 downto 0);
  signal add1_n163 : std_logic_vector (9 downto 0);
  signal add1_n164 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n171_o : std_logic;
  signal addsub_n172 : std_logic;
  signal addsub_n173 : std_logic_vector (9 downto 0);
  signal addsub_n174 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n181_o : std_logic;
  signal cnotr1_n182 : std_logic;
  signal cnotr1_n183 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n188_o : std_logic;
  signal cnotr2_n189 : std_logic;
  signal cnotr2_n190 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal gen0_cnotr3_n197 : std_logic;
  signal gen0_cnotr3_n198 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n203_o : std_logic_vector (7 downto 0);
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal gen0_cnotr4_n206 : std_logic;
  signal gen0_cnotr4_n207 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n212_o : std_logic_vector (7 downto 0);
  signal n213_o : std_logic;
  signal n214_o : std_logic_vector (8 downto 0);
  signal n215_o : std_logic;
  signal gen0_cnotr5_n216 : std_logic;
  signal gen0_cnotr5_n217 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n222_o : std_logic_vector (7 downto 0);
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic_vector (7 downto 0);
  signal n226_o : std_logic_vector (8 downto 0);
  signal add2_n227 : std_logic_vector (8 downto 0);
  signal add2_n228 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal cnotr6_n238 : std_logic;
  signal cnotr6_n239 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n244_o : std_logic;
  signal n245_o : std_logic_vector (7 downto 0);
  signal cnotr7_n246 : std_logic;
  signal cnotr7_n247 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n252_o : std_logic;
  signal alut1_n253 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n256 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n259_o : std_logic_vector (11 downto 0);
  signal n260_o : std_logic_vector (8 downto 0);
  signal n261_o : std_logic_vector (9 downto 0);
  signal n262_o : std_logic_vector (9 downto 0);
  signal n263_o : std_logic_vector (9 downto 0);
  signal n264_o : std_logic_vector (5 downto 0);
begin
  g <= n259_o;
  a_out <= add2_n228;
  c_out <= n260_o;
  x_out <= add1_n164;
  y_out <= addsub_n174;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n162; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n261_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n262_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n183; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n163; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n190; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n263_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n264_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n253; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n239; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n227; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n256; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n207; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n226_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n161_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n162 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n163 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n164 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n161_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n171_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n172 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n173 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n174 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n171_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n181_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n182 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n183 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n181_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n188_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n189 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n190 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n188_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n195_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n196_o <= w (11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n197 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n198 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n195_o,
    i => n196_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n203_o <= y (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n204_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n205_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n206 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n207 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n204_o,
    i => n205_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n212_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n213_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n214_o <= n212_o & n213_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n215_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n216 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n217 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n215_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n222_o <= x_1 (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n223_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n224_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n225_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n226_o <= n224_o & n225_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n227 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n228 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n233_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n234_o <= not n233_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n235_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n236_o <= not n235_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n237_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n238 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n239 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n237_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n244_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n245_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n246 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n247 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n244_o,
    i => n245_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n252_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n253 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n256 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_1 port map (
    i => c_3,
    o => alut2_o);
  n259_o <= n223_o & addsub_n173 & cnotr7_n246;
  n260_o <= cnotr7_n247 & n252_o;
  n261_o <= gen0_cnotr5_n217 & gen0_cnotr5_n216 & n222_o;
  n262_o <= gen0_cnotr3_n198 & gen0_cnotr3_n197 & n203_o;
  n263_o <= gen0_cnotr4_n206 & n214_o;
  n264_o <= n236_o & addsub_n172 & cnotr6_n238 & cnotr2_n189 & cnotr1_n182 & n234_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_9_6 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity inith_lookup_9_6;

architecture rtl of inith_lookup_9_6 is
  signal n142_o : std_logic;
  signal n143_o : std_logic;
  signal n144_o : std_logic;
  signal n145_o : std_logic;
  signal n146_o : std_logic;
  signal n147_o : std_logic;
  signal n148_o : std_logic;
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal n151_o : std_logic;
  signal n152_o : std_logic;
  signal n153_o : std_logic;
  signal n154_o : std_logic;
  signal n155_o : std_logic_vector (8 downto 0);
begin
  o <= n155_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n142_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n143_o <= not n142_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n144_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n145_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n146_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n147_o <= not n146_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n148_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n149_o <= not n148_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n150_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n151_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n152_o <= not n151_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n153_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n154_o <= i (0);
  n155_o <= n143_o & n144_o & n145_o & n147_o & n149_o & n150_o & n152_o & n153_o & n154_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (98 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (8 downto 0);
  signal wrap_X: std_logic_vector (9 downto 0);
  signal wrap_Y: std_logic_vector (9 downto 0);
  signal wrap_G: std_logic_vector (98 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (8 downto 0);
  signal wrap_X_OUT: std_logic_vector (9 downto 0);
  signal wrap_Y_OUT: std_logic_vector (9 downto 0);
  signal cs : std_logic_vector (62 downto 0);
  signal as : std_logic_vector (62 downto 0);
  signal xs : std_logic_vector (69 downto 0);
  signal ys : std_logic_vector (69 downto 0);
  signal n5_o : std_logic_vector (8 downto 0);
  signal initx_n6 : std_logic_vector (8 downto 0);
  signal initx_o : std_logic_vector (8 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (8 downto 0);
  signal n11_o : std_logic_vector (8 downto 0);
  signal n12_o : std_logic_vector (8 downto 0);
  signal n13_o : std_logic_vector (9 downto 0);
  signal n14_o : std_logic_vector (9 downto 0);
  signal n15_o : std_logic_vector (11 downto 0);
  signal n16_o : std_logic_vector (8 downto 0);
  signal n17_o : std_logic_vector (8 downto 0);
  signal n18_o : std_logic_vector (9 downto 0);
  signal n19_o : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (9 downto 0);
  signal n35_o : std_logic_vector (12 downto 0);
  signal n36_o : std_logic_vector (8 downto 0);
  signal n37_o : std_logic_vector (8 downto 0);
  signal n38_o : std_logic_vector (9 downto 0);
  signal n39_o : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (9 downto 0);
  signal n55_o : std_logic_vector (13 downto 0);
  signal n56_o : std_logic_vector (8 downto 0);
  signal n57_o : std_logic_vector (8 downto 0);
  signal n58_o : std_logic_vector (9 downto 0);
  signal n59_o : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (9 downto 0);
  signal n75_o : std_logic_vector (14 downto 0);
  signal n76_o : std_logic_vector (8 downto 0);
  signal n77_o : std_logic_vector (8 downto 0);
  signal n78_o : std_logic_vector (9 downto 0);
  signal n79_o : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (9 downto 0);
  signal n95_o : std_logic_vector (14 downto 0);
  signal n96_o : std_logic_vector (8 downto 0);
  signal n97_o : std_logic_vector (8 downto 0);
  signal n98_o : std_logic_vector (9 downto 0);
  signal n99_o : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (9 downto 0);
  signal n115_o : std_logic_vector (15 downto 0);
  signal n116_o : std_logic_vector (8 downto 0);
  signal n117_o : std_logic_vector (8 downto 0);
  signal n118_o : std_logic_vector (9 downto 0);
  signal n119_o : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (15 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (15 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (9 downto 0);
  signal n136_o : std_logic_vector (98 downto 0);
  signal n137_o : std_logic_vector (62 downto 0);
  signal n138_o : std_logic_vector (62 downto 0);
  signal n139_o : std_logic_vector (69 downto 0);
  signal n140_o : std_logic_vector (69 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n136_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n137_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n138_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n139_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n140_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (8 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_9_6 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (9);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (62 downto 54);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (62 downto 54);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (69 downto 60);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (69 downto 60);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (11 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (8 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (8 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (9 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (9 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_8_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (24 downto 12);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (17 downto 9);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (17 downto 9);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (19 downto 10);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (19 downto 10);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_8_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (38 downto 25);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (26 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (26 downto 18);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (29 downto 20);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (29 downto 20);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_8_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (53 downto 39);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (35 downto 27);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (35 downto 27);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (39 downto 30);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (39 downto 30);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_8_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (68 downto 54);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (44 downto 36);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (44 downto 36);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (49 downto 40);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (49 downto 40);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_8_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (84 downto 69);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (53 downto 45);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (53 downto 45);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (59 downto 50);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (59 downto 50);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_8_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  n136_o <= (13 downto 0 => 'Z') & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n137_o <= gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n138_o <= gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n139_o <= gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n140_o <= gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
