Loading plugins phase: Elapsed time ==> 0s.247ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cyprj -d CY8C5888LTI-LP097 -s D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_1's accuracy range '10  Hz -50% +100%, (5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cydwr (Clock_1)
 * D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.541ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.190ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PWM_Motor_dc180.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cyprj -dcpsoc3 PWM_Motor_dc180.v -verilog
======================================================================

======================================================================
Compiling:  PWM_Motor_dc180.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cyprj -dcpsoc3 PWM_Motor_dc180.v -verilog
======================================================================

======================================================================
Compiling:  PWM_Motor_dc180.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cyprj -dcpsoc3 -verilog PWM_Motor_dc180.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Sep 01 11:23:08 2023


======================================================================
Compiling:  PWM_Motor_dc180.v
Program  :   vpp
Options  :    -yv2 -q10 PWM_Motor_dc180.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Sep 01 11:23:08 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PWM_Motor_dc180.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  PWM_Motor_dc180.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cyprj -dcpsoc3 -verilog PWM_Motor_dc180.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Sep 01 11:23:08 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\codegentemp\PWM_Motor_dc180.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\codegentemp\PWM_Motor_dc180.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  PWM_Motor_dc180.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cyprj -dcpsoc3 -verilog PWM_Motor_dc180.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Sep 01 11:23:09 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\codegentemp\PWM_Motor_dc180.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\codegentemp\PWM_Motor_dc180.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_58
	Net_66
	\PWM:Net_114\
	\LED_Drive:Net_79\
	\LED_Drive:Net_78\
	\LED_Drive:common_7\
	\LED_Drive:Com_Driver:control_out_7\
	\LED_Drive:common_6\
	\LED_Drive:Com_Driver:control_out_6\
	\LED_Drive:common_5\
	\LED_Drive:Com_Driver:control_out_5\
	\LED_Drive:common_4\
	\LED_Drive:Com_Driver:control_out_4\
	\LED_Drive:Net_127\
	\LED_Drive:Net_124\
	\LED_Drive:com_7\
	\LED_Drive:com_6\
	\LED_Drive:com_5\
	\LED_Drive:com_4\
	\LED_Drive:seg_23\
	\LED_Drive:seg_22\
	\LED_Drive:seg_21\
	\LED_Drive:seg_20\
	\LED_Drive:seg_19\
	\LED_Drive:seg_18\
	\LED_Drive:seg_17\
	\LED_Drive:seg_16\
	\LED_Drive:seg_15\
	\LED_Drive:seg_14\
	\LED_Drive:seg_13\
	\LED_Drive:seg_12\
	\LED_Drive:seg_11\
	\LED_Drive:seg_10\
	\LED_Drive:seg_9\
	\LED_Drive:seg_8\


Deleted 35 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_59 to zero
Aliasing \Botones:status_2\ to zero
Aliasing \Botones:status_3\ to zero
Aliasing \Botones:status_4\ to zero
Aliasing \Botones:status_5\ to zero
Aliasing \Botones:status_6\ to zero
Aliasing \Botones:status_7\ to zero
Aliasing tmpOE__Mas_net_0 to \PWM:Net_113\
Aliasing one to \PWM:Net_113\
Aliasing tmpOE__Menos_net_0 to \PWM:Net_113\
Aliasing tmpOE__Driver_motor_net_0 to \PWM:Net_113\
Aliasing tmpOE__Seg_net_7 to \PWM:Net_113\
Aliasing tmpOE__Seg_net_6 to \PWM:Net_113\
Aliasing tmpOE__Seg_net_5 to \PWM:Net_113\
Aliasing tmpOE__Seg_net_4 to \PWM:Net_113\
Aliasing tmpOE__Seg_net_3 to \PWM:Net_113\
Aliasing tmpOE__Seg_net_2 to \PWM:Net_113\
Aliasing tmpOE__Seg_net_1 to \PWM:Net_113\
Aliasing tmpOE__Seg_net_0 to \PWM:Net_113\
Aliasing tmpOE__Com_net_3 to \PWM:Net_113\
Aliasing tmpOE__Com_net_2 to \PWM:Net_113\
Aliasing tmpOE__Com_net_1 to \PWM:Net_113\
Aliasing tmpOE__Com_net_0 to \PWM:Net_113\
Aliasing \LED_Drive:Seg_Driver_L:clk\ to zero
Aliasing \LED_Drive:Seg_Driver_L:rst\ to zero
Aliasing \LED_Drive:Com_Driver:clk\ to zero
Aliasing \LED_Drive:Com_Driver:rst\ to zero
Removing Lhs of wire \PWM:Net_107\[2] = zero[4]
Removing Lhs of wire Net_59[5] = zero[4]
Removing Rhs of wire Net_62[9] = \PWM:Net_57\[7]
Removing Lhs of wire \Botones:status_0\[13] = Net_29[14]
Removing Lhs of wire \Botones:status_1\[15] = Net_30[16]
Removing Lhs of wire \Botones:status_2\[17] = zero[4]
Removing Lhs of wire \Botones:status_3\[18] = zero[4]
Removing Lhs of wire \Botones:status_4\[19] = zero[4]
Removing Lhs of wire \Botones:status_5\[20] = zero[4]
Removing Lhs of wire \Botones:status_6\[21] = zero[4]
Removing Lhs of wire \Botones:status_7\[22] = zero[4]
Removing Rhs of wire tmpOE__Mas_net_0[25] = \PWM:Net_113\[3]
Removing Lhs of wire one[28] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Menos_net_0[31] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Driver_motor_net_0[37] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Seg_net_7[43] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Seg_net_6[44] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Seg_net_5[45] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Seg_net_4[46] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Seg_net_3[47] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Seg_net_2[48] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Seg_net_1[49] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Seg_net_0[50] = tmpOE__Mas_net_0[25]
Removing Rhs of wire Net_72_7[51] = \LED_Drive:segments_7\[104]
Removing Rhs of wire Net_72_7[51] = \LED_Drive:Seg_Driver_L:control_out_7\[105]
Removing Rhs of wire Net_72_7[51] = \LED_Drive:Seg_Driver_L:control_7\[121]
Removing Rhs of wire Net_72_6[52] = \LED_Drive:segments_6\[106]
Removing Rhs of wire Net_72_6[52] = \LED_Drive:Seg_Driver_L:control_out_6\[107]
Removing Rhs of wire Net_72_6[52] = \LED_Drive:Seg_Driver_L:control_6\[122]
Removing Rhs of wire Net_72_5[53] = \LED_Drive:segments_5\[108]
Removing Rhs of wire Net_72_5[53] = \LED_Drive:Seg_Driver_L:control_out_5\[109]
Removing Rhs of wire Net_72_5[53] = \LED_Drive:Seg_Driver_L:control_5\[123]
Removing Rhs of wire Net_72_4[54] = \LED_Drive:segments_4\[110]
Removing Rhs of wire Net_72_4[54] = \LED_Drive:Seg_Driver_L:control_out_4\[111]
Removing Rhs of wire Net_72_4[54] = \LED_Drive:Seg_Driver_L:control_4\[124]
Removing Rhs of wire Net_72_3[55] = \LED_Drive:segments_3\[112]
Removing Rhs of wire Net_72_3[55] = \LED_Drive:Seg_Driver_L:control_out_3\[113]
Removing Rhs of wire Net_72_3[55] = \LED_Drive:Seg_Driver_L:control_3\[125]
Removing Rhs of wire Net_72_2[56] = \LED_Drive:segments_2\[114]
Removing Rhs of wire Net_72_2[56] = \LED_Drive:Seg_Driver_L:control_out_2\[115]
Removing Rhs of wire Net_72_2[56] = \LED_Drive:Seg_Driver_L:control_2\[126]
Removing Rhs of wire Net_72_1[57] = \LED_Drive:segments_1\[116]
Removing Rhs of wire Net_72_1[57] = \LED_Drive:Seg_Driver_L:control_out_1\[117]
Removing Rhs of wire Net_72_1[57] = \LED_Drive:Seg_Driver_L:control_1\[127]
Removing Rhs of wire Net_72_0[58] = \LED_Drive:segments_0\[118]
Removing Rhs of wire Net_72_0[58] = \LED_Drive:Seg_Driver_L:control_out_0\[119]
Removing Rhs of wire Net_72_0[58] = \LED_Drive:Seg_Driver_L:control_0\[128]
Removing Lhs of wire tmpOE__Com_net_3[78] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Com_net_2[79] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Com_net_1[80] = tmpOE__Mas_net_0[25]
Removing Lhs of wire tmpOE__Com_net_0[81] = tmpOE__Mas_net_0[25]
Removing Rhs of wire Net_73_3[82] = \LED_Drive:common_3\[139]
Removing Rhs of wire Net_73_3[82] = \LED_Drive:Com_Driver:control_out_3\[140]
Removing Rhs of wire Net_73_3[82] = \LED_Drive:Com_Driver:control_3\[152]
Removing Rhs of wire Net_73_2[83] = \LED_Drive:common_2\[141]
Removing Rhs of wire Net_73_2[83] = \LED_Drive:Com_Driver:control_out_2\[142]
Removing Rhs of wire Net_73_2[83] = \LED_Drive:Com_Driver:control_2\[153]
Removing Rhs of wire Net_73_1[84] = \LED_Drive:common_1\[143]
Removing Rhs of wire Net_73_1[84] = \LED_Drive:Com_Driver:control_out_1\[144]
Removing Rhs of wire Net_73_1[84] = \LED_Drive:Com_Driver:control_1\[154]
Removing Rhs of wire Net_73_0[85] = \LED_Drive:common_0\[145]
Removing Rhs of wire Net_73_0[85] = \LED_Drive:Com_Driver:control_out_0\[146]
Removing Rhs of wire Net_73_0[85] = \LED_Drive:Com_Driver:control_0\[155]
Removing Lhs of wire \LED_Drive:Net_855\[98] = \LED_Drive:Net_1501\[97]
Removing Lhs of wire \LED_Drive:trigDMA\[99] = \LED_Drive:Net_1501\[97]
Removing Lhs of wire \LED_Drive:Seg_Driver_L:clk\[102] = zero[4]
Removing Lhs of wire \LED_Drive:Seg_Driver_L:rst\[103] = zero[4]
Removing Lhs of wire \LED_Drive:Com_Driver:clk\[129] = zero[4]
Removing Lhs of wire \LED_Drive:Com_Driver:rst\[130] = zero[4]
Removing Lhs of wire \LED_Drive:Net_1418\[160] = \LED_Drive:Net_1405\[158]
Removing Lhs of wire \LED_Drive:Net_1416\[162] = \LED_Drive:Net_1501\[97]

------------------------------------------------------
Aliased 0 equations, 71 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cyprj -dcpsoc3 PWM_Motor_dc180.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.215ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 01 September 2023 11:23:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cyprj -d CY8C5888LTI-LP097 PWM_Motor_dc180.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock LED_Drive_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LED_Drive_ClkInternal'. Fanout=1, Signal=\LED_Drive:Net_1501\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_55
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Mas(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Mas(0)__PA ,
            fb => Net_29 ,
            pad => Mas(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Menos(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Menos(0)__PA ,
            fb => Net_30 ,
            pad => Menos(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Driver_motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Driver_motor(0)__PA ,
            pin_input => Net_62 ,
            pad => Driver_motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(0)__PA ,
            pin_input => Net_72_0 ,
            pad => Seg(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(1)__PA ,
            pin_input => Net_72_1 ,
            pad => Seg(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(2)__PA ,
            pin_input => Net_72_2 ,
            pad => Seg(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(3)__PA ,
            pin_input => Net_72_3 ,
            pad => Seg(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(4)__PA ,
            pin_input => Net_72_4 ,
            pad => Seg(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(5)__PA ,
            pin_input => Net_72_5 ,
            pad => Seg(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(6)__PA ,
            pin_input => Net_72_6 ,
            pad => Seg(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(7)__PA ,
            pin_input => Net_72_7 ,
            pad => Seg(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(0)__PA ,
            pin_input => Net_73_0 ,
            pad => Com(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(1)__PA ,
            pin_input => Net_73_1 ,
            pad => Com(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(2)__PA ,
            pin_input => Net_73_2 ,
            pad => Com(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(3)__PA ,
            pin_input => Net_73_3 ,
            pad => Com(3)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\LED_Drive:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Drive:Net_1352\ * \LED_Drive:Net_1501_local\
            + \LED_Drive:Net_1352\ * !\LED_Drive:Net_1501_local\
        );
        Output = \LED_Drive:Net_1332\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Botones:sts:sts_reg\
        PORT MAP (
            status_1 => Net_30 ,
            status_0 => Net_29 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LED_Drive:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_72_7 ,
            control_6 => Net_72_6 ,
            control_5 => Net_72_5 ,
            control_4 => Net_72_4 ,
            control_3 => Net_72_3 ,
            control_2 => Net_72_2 ,
            control_1 => Net_72_1 ,
            control_0 => Net_72_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_Drive:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_Drive:Com_Driver:control_7\ ,
            control_6 => \LED_Drive:Com_Driver:control_6\ ,
            control_5 => \LED_Drive:Com_Driver:control_5\ ,
            control_4 => \LED_Drive:Com_Driver:control_4\ ,
            control_3 => Net_73_3 ,
            control_2 => Net_73_2 ,
            control_1 => Net_73_1 ,
            control_0 => Net_73_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\LED_Drive:DMA_Com\
        PORT MAP (
            dmareq => \LED_Drive:Net_1332\ ,
            termin => zero ,
            termout => \LED_Drive:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\LED_Drive:DMA_Seg\
        PORT MAP (
            dmareq => \LED_Drive:Net_1405\ ,
            termin => zero ,
            termout => \LED_Drive:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    2 :  190 :  192 :  1.04 %
  Unique P-terms              :    2 :  382 :  384 :  0.52 %
  Total P-terms               :    2 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.080ms
Tech Mapping phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : Com(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Com(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Com(2) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Com(3) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Driver_motor(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Mas(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Menos(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Seg(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Seg(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Seg(2) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Seg(3) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Seg(4) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Seg(5) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Seg(6) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Seg(7) (fixed)
Analog Placement phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.412ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :   46 :   48 :   4.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.00
                   Pterms :            1.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       0.67 :       0.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LED_Drive:Net_1332\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Drive:Net_1352\ * \LED_Drive:Net_1501_local\
            + \LED_Drive:Net_1352\ * !\LED_Drive:Net_1501_local\
        );
        Output = \LED_Drive:Net_1332\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\LED_Drive:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_72_7 ,
        control_6 => Net_72_6 ,
        control_5 => Net_72_5 ,
        control_4 => Net_72_4 ,
        control_3 => Net_72_3 ,
        control_2 => Net_72_2 ,
        control_1 => Net_72_1 ,
        control_0 => Net_72_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
statuscell: Name =\Botones:sts:sts_reg\
    PORT MAP (
        status_1 => Net_30 ,
        status_0 => Net_29 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\LED_Drive:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_Drive:Com_Driver:control_7\ ,
        control_6 => \LED_Drive:Com_Driver:control_6\ ,
        control_5 => \LED_Drive:Com_Driver:control_5\ ,
        control_4 => \LED_Drive:Com_Driver:control_4\ ,
        control_3 => Net_73_3 ,
        control_2 => Net_73_2 ,
        control_1 => Net_73_1 ,
        control_0 => Net_73_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\LED_Drive:DMA_Com\
        PORT MAP (
            dmareq => \LED_Drive:Net_1332\ ,
            termin => zero ,
            termout => \LED_Drive:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\LED_Drive:DMA_Seg\
        PORT MAP (
            dmareq => \LED_Drive:Net_1405\ ,
            termin => zero ,
            termout => \LED_Drive:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = Driver_motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Driver_motor(0)__PA ,
        pin_input => Net_62 ,
        pad => Driver_motor(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Seg(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(3)__PA ,
        pin_input => Net_72_3 ,
        pad => Seg(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(4)__PA ,
        pin_input => Net_72_4 ,
        pad => Seg(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(5)__PA ,
        pin_input => Net_72_5 ,
        pad => Seg(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(6)__PA ,
        pin_input => Net_72_6 ,
        pad => Seg(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(7)__PA ,
        pin_input => Net_72_7 ,
        pad => Seg(7)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Com(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(3)__PA ,
        pin_input => Net_73_3 ,
        pad => Com(3)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Com(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(2)__PA ,
        pin_input => Net_73_2 ,
        pad => Com(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Com(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(1)__PA ,
        pin_input => Net_73_1 ,
        pad => Com(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Com(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(0)__PA ,
        pin_input => Net_73_0 ,
        pad => Com(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(0)__PA ,
        pin_input => Net_72_0 ,
        pad => Seg(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(1)__PA ,
        pin_input => Net_72_1 ,
        pad => Seg(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(2)__PA ,
        pin_input => Net_72_2 ,
        pad => Seg(2)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Mas(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Mas(0)__PA ,
        fb => Net_29 ,
        pad => Mas(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Menos(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Menos(0)__PA ,
        fb => Net_30 ,
        pad => Menos(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \LED_Drive:Net_1501\ ,
            dclk_0 => \LED_Drive:Net_1501_local\ ,
            dclk_glb_1 => Net_55 ,
            dclk_1 => Net_55_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM:PWMHW\
        PORT MAP (
            clock => Net_55 ,
            enable => __ONE__ ,
            tc => \PWM:Net_63\ ,
            cmp => Net_62 ,
            irq => \PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------
   0 |   7 |     * |      NONE |         CMOS_OUT | Driver_motor(0) | In(Net_62)
-----+-----+-------+-----------+------------------+-----------------+-------------
   1 |   2 |     * |      NONE | RES_PULL_UP_DOWN |          Seg(3) | In(Net_72_3)
     |   4 |     * |      NONE | RES_PULL_UP_DOWN |          Seg(4) | In(Net_72_4)
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |          Seg(5) | In(Net_72_5)
     |   6 |     * |      NONE | RES_PULL_UP_DOWN |          Seg(6) | In(Net_72_6)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |          Seg(7) | In(Net_72_7)
-----+-----+-------+-----------+------------------+-----------------+-------------
   2 |   1 |     * |      NONE |         CMOS_OUT |          Com(3) | In(Net_73_3)
     |   2 |     * |      NONE |         CMOS_OUT |          Com(2) | In(Net_73_2)
     |   3 |     * |      NONE |         CMOS_OUT |          Com(1) | In(Net_73_1)
     |   4 |     * |      NONE |         CMOS_OUT |          Com(0) | In(Net_73_0)
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |          Seg(0) | In(Net_72_0)
     |   6 |     * |      NONE | RES_PULL_UP_DOWN |          Seg(1) | In(Net_72_1)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |          Seg(2) | In(Net_72_2)
-----+-----+-------+-----------+------------------+-----------------+-------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |          Mas(0) | FB(Net_29)
     |   1 |     * |      NONE |      RES_PULL_UP |        Menos(0) | FB(Net_30)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.037ms
Digital Placement phase: Elapsed time ==> 1s.471ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PWM_Motor_dc180_r.vh2" --pcf-path "PWM_Motor_dc180.pco" --des-name "PWM_Motor_dc180" --dsf-path "PWM_Motor_dc180.dsf" --sdc-path "PWM_Motor_dc180.sdc" --lib-path "PWM_Motor_dc180_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.088ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PWM_Motor_dc180_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.582ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.371ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.509ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.509ms
API generation phase: Elapsed time ==> 4s.918ms
Dependency generation phase: Elapsed time ==> 0s.132ms
Cleanup phase: Elapsed time ==> 0s.039ms
