

================================================================
== Vivado HLS Report for 'frameSIPO'
================================================================
* Date:           Thu Sep  1 09:47:14 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pie_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.01|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 8.01ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inData_V_data_V), !map !57

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inData_V_user_V), !map !61

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %header), !map !65

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %livewire), !map !69

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @frameSIPO_str) nounwind

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %inData_V_data_V, i2* %inData_V_user_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: p_ZGVZ9frameSIPORN3hls6streamI7 [1/1] 0.00ns
:7  %p_ZGVZ9frameSIPORN3hls6streamI7 = load i1* @p_ZGVZ9frameSIPORN3hls6streamI7, align 1

ST_1: packet_length_V_load [1/1] 0.00ns
:8  %packet_length_V_load = load i16* @packet_length_V, align 2

ST_1: stg_11 [1/1] 1.57ns
:9  br i1 %p_ZGVZ9frameSIPORN3hls6streamI7, label %._crit_edge, label %1

ST_1: stg_12 [1/1] 0.00ns
:0  store i1 true, i1* @p_ZGVZ9frameSIPORN3hls6streamI7, align 1

ST_1: stg_13 [1/1] 1.57ns
:1  br label %._crit_edge

ST_1: packet_length_V_flag [1/1] 0.00ns
._crit_edge:0  %packet_length_V_flag = phi i1 [ true, %1 ], [ false, %0 ]

ST_1: p_Val2_s [1/1] 0.00ns
._crit_edge:1  %p_Val2_s = phi i16 [ 0, %1 ], [ %packet_length_V_load, %0 ]

ST_1: tmp [1/1] 0.00ns
._crit_edge:2  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i8P.i2P(i8* %inData_V_data_V, i2* %inData_V_user_V, i32 1)

ST_1: stg_17 [1/1] 1.57ns
._crit_edge:3  br i1 %tmp, label %2, label %._crit_edge46

ST_1: CNT_STATE_load [1/1] 0.00ns
:0  %CNT_STATE_load = load i1* @CNT_STATE, align 1

ST_1: byte_cnt_load [1/1] 0.00ns
:1  %byte_cnt_load = load i32* @byte_cnt, align 4

ST_1: empty [1/1] 0.00ns
:2  %empty = call { i8, i2 } @_ssdm_op_Read.axis.volatile.i8P.i2P(i8* %inData_V_data_V, i2* %inData_V_user_V)

ST_1: tmp_data_V [1/1] 0.00ns
:3  %tmp_data_V = extractvalue { i8, i2 } %empty, 0

ST_1: stg_22 [1/1] 0.00ns
:4  br i1 %CNT_STATE_load, label %7, label %3

ST_1: stg_23 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %livewire, i1 false)

ST_1: tmp_4 [1/1] 2.00ns
:1  %tmp_4 = icmp eq i8 %tmp_data_V, -43

ST_1: stg_25 [1/1] 0.00ns
:2  br i1 %tmp_4, label %4, label %5

ST_1: stg_26 [1/1] 1.57ns
:0  store i32 0, i32* @byte_cnt, align 4

ST_1: stg_27 [1/1] 1.57ns
:1  br label %6

ST_1: stg_28 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 -128)

ST_1: stg_29 [1/1] 1.57ns
:1  br label %6

ST_1: storemerge [1/1] 0.00ns
:0  %storemerge = phi i1 [ false, %5 ], [ true, %4 ]

ST_1: stg_31 [1/1] 1.57ns
:1  store i1 %storemerge, i1* @CNT_STATE, align 1

ST_1: stg_32 [1/1] 1.57ns
:2  br label %._crit_edge46

ST_1: tmp_6 [1/1] 2.44ns
:0  %tmp_6 = add nsw i32 %byte_cnt_load, 1

ST_1: stg_34 [1/1] 1.57ns
:1  store i32 %tmp_6, i32* @byte_cnt, align 4

ST_1: stg_35 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %livewire, i1 true)

ST_1: tmp_7 [1/1] 2.52ns
:3  %tmp_7 = icmp slt i32 %tmp_6, 7

ST_1: stg_37 [1/1] 0.00ns
:4  br i1 %tmp_7, label %8, label %9

ST_1: tmp_8 [1/1] 2.52ns
:0  %tmp_8 = icmp slt i32 %tmp_6, 13

ST_1: stg_39 [1/1] 0.00ns
:1  br i1 %tmp_8, label %10, label %11

ST_1: tmp_9 [1/1] 2.52ns
:0  %tmp_9 = icmp eq i32 %tmp_6, 13

ST_1: stg_41 [1/1] 0.00ns
:1  br i1 %tmp_9, label %12, label %13

ST_1: tmp_s [1/1] 2.52ns
:0  %tmp_s = icmp eq i32 %tmp_6, 14

ST_1: stg_43 [1/1] 0.00ns
:1  br i1 %tmp_s, label %14, label %15

ST_1: tmp_3 [1/1] 2.52ns
:0  %tmp_3 = icmp slt i32 %tmp_6, 17

ST_1: stg_45 [1/1] 0.00ns
:1  br i1 %tmp_3, label %16, label %17

ST_1: tmp_5 [1/1] 2.52ns
:0  %tmp_5 = icmp eq i32 %tmp_6, 17

ST_1: stg_47 [1/1] 0.00ns
:1  br i1 %tmp_5, label %18, label %19

ST_1: tmp_2 [1/1] 2.52ns
:0  %tmp_2 = icmp eq i32 %tmp_6, 18

ST_1: stg_49 [1/1] 0.00ns
:1  br i1 %tmp_2, label %20, label %21

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_6, i32 6, i32 31)

ST_1: icmp [1/1] 2.43ns
:1  %icmp = icmp slt i26 %tmp_1, 1

ST_1: storemerge1_cast_cast [1/1] 1.37ns
:2  %storemerge1_cast_cast = select i1 %icmp, i8 2, i8 1

ST_1: stg_53 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 %storemerge1_cast_cast)

ST_1: stg_54 [1/1] 1.57ns
:4  br label %22

ST_1: stg_55 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 -1)

ST_1: p_Result_1 [1/1] 0.00ns
:1  %p_Result_1 = call i16 @llvm.part.set.i16.i8(i16 %p_Val2_s, i8 %tmp_data_V, i32 0, i32 7)

ST_1: stg_57 [1/1] 1.57ns
:2  br label %22

ST_1: stg_58 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 -1)

ST_1: p_Result_s [1/1] 0.00ns
:1  %p_Result_s = call i16 @llvm.part.set.i16.i8(i16 %p_Val2_s, i8 %tmp_data_V, i32 8, i32 15)

ST_1: stg_60 [1/1] 1.57ns
:2  br label %22

ST_1: packet_length_V_flag_1 [1/1] 0.00ns
:0  %packet_length_V_flag_1 = phi i1 [ true, %18 ], [ true, %20 ], [ %packet_length_V_flag, %21 ]

ST_1: packet_length_V_new_1 [1/1] 0.00ns
:1  %packet_length_V_new_1 = phi i16 [ %p_Result_s, %18 ], [ %p_Result_1, %20 ], [ 0, %21 ]

ST_1: storemerge2 [1/1] 0.00ns
:2  %storemerge2 = phi i1 [ true, %18 ], [ true, %20 ], [ %icmp, %21 ]

ST_1: stg_64 [1/1] 1.57ns
:3  store i1 %storemerge2, i1* @CNT_STATE, align 1

ST_1: stg_65 [1/1] 1.57ns
:4  br label %._crit_edge46

ST_1: stg_66 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 4)

ST_1: stg_67 [1/1] 1.57ns
:1  br label %._crit_edge46

ST_1: stg_68 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 8)

ST_1: stg_69 [1/1] 1.57ns
:1  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_70 [1/1] 1.57ns
:2  br label %._crit_edge46

ST_1: stg_71 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 16)

ST_1: stg_72 [1/1] 1.57ns
:1  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_73 [1/1] 1.57ns
:2  br label %._crit_edge46

ST_1: stg_74 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 32)

ST_1: stg_75 [1/1] 1.57ns
:1  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_76 [1/1] 1.57ns
:2  br label %._crit_edge46

ST_1: stg_77 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 64)

ST_1: stg_78 [1/1] 1.57ns
:1  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_79 [1/1] 1.57ns
:2  br label %._crit_edge46

ST_1: packet_length_V_flag_8 [1/1] 0.00ns
._crit_edge46:0  %packet_length_V_flag_8 = phi i1 [ %packet_length_V_flag, %._crit_edge ], [ %packet_length_V_flag, %6 ], [ %packet_length_V_flag, %8 ], [ %packet_length_V_flag, %10 ], [ %packet_length_V_flag, %12 ], [ %packet_length_V_flag, %14 ], [ %packet_length_V_flag, %16 ], [ %packet_length_V_flag_1, %22 ]

ST_1: packet_length_V_new_8 [1/1] 0.00ns
._crit_edge46:1  %packet_length_V_new_8 = phi i16 [ 0, %._crit_edge ], [ 0, %6 ], [ 0, %8 ], [ 0, %10 ], [ 0, %12 ], [ 0, %14 ], [ 0, %16 ], [ %packet_length_V_new_1, %22 ]

ST_1: stg_82 [1/1] 0.00ns
._crit_edge46:2  br i1 %packet_length_V_flag_8, label %mergeST, label %._crit_edge46.new

ST_1: stg_83 [1/1] 0.00ns
mergeST:0  store i16 %packet_length_V_new_8, i16* @packet_length_V, align 2

ST_1: stg_84 [1/1] 0.00ns
mergeST:1  br label %._crit_edge46.new

ST_1: stg_85 [1/1] 0.00ns
._crit_edge46.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inData_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inData_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ header]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ livewire]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZGVZ9frameSIPORN3hls6streamI7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ packet_length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ CNT_STATE]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ byte_cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2                           (specbitsmap  ) [ 00]
stg_3                           (specbitsmap  ) [ 00]
stg_4                           (specbitsmap  ) [ 00]
stg_5                           (specbitsmap  ) [ 00]
stg_6                           (spectopmodule) [ 00]
stg_7                           (specinterface) [ 00]
stg_8                           (specpipeline ) [ 00]
p_ZGVZ9frameSIPORN3hls6streamI7 (load         ) [ 01]
packet_length_V_load            (load         ) [ 00]
stg_11                          (br           ) [ 00]
stg_12                          (store        ) [ 00]
stg_13                          (br           ) [ 00]
packet_length_V_flag            (phi          ) [ 00]
p_Val2_s                        (phi          ) [ 00]
tmp                             (nbreadreq    ) [ 01]
stg_17                          (br           ) [ 00]
CNT_STATE_load                  (load         ) [ 01]
byte_cnt_load                   (load         ) [ 00]
empty                           (read         ) [ 00]
tmp_data_V                      (extractvalue ) [ 00]
stg_22                          (br           ) [ 00]
stg_23                          (write        ) [ 00]
tmp_4                           (icmp         ) [ 01]
stg_25                          (br           ) [ 00]
stg_26                          (store        ) [ 00]
stg_27                          (br           ) [ 00]
stg_28                          (write        ) [ 00]
stg_29                          (br           ) [ 00]
storemerge                      (phi          ) [ 00]
stg_31                          (store        ) [ 00]
stg_32                          (br           ) [ 00]
tmp_6                           (add          ) [ 00]
stg_34                          (store        ) [ 00]
stg_35                          (write        ) [ 00]
tmp_7                           (icmp         ) [ 01]
stg_37                          (br           ) [ 00]
tmp_8                           (icmp         ) [ 01]
stg_39                          (br           ) [ 00]
tmp_9                           (icmp         ) [ 01]
stg_41                          (br           ) [ 00]
tmp_s                           (icmp         ) [ 01]
stg_43                          (br           ) [ 00]
tmp_3                           (icmp         ) [ 01]
stg_45                          (br           ) [ 00]
tmp_5                           (icmp         ) [ 01]
stg_47                          (br           ) [ 00]
tmp_2                           (icmp         ) [ 01]
stg_49                          (br           ) [ 00]
tmp_1                           (partselect   ) [ 00]
icmp                            (icmp         ) [ 00]
storemerge1_cast_cast           (select       ) [ 00]
stg_53                          (write        ) [ 00]
stg_54                          (br           ) [ 00]
stg_55                          (write        ) [ 00]
p_Result_1                      (partset      ) [ 00]
stg_57                          (br           ) [ 00]
stg_58                          (write        ) [ 00]
p_Result_s                      (partset      ) [ 00]
stg_60                          (br           ) [ 00]
packet_length_V_flag_1          (phi          ) [ 00]
packet_length_V_new_1           (phi          ) [ 00]
storemerge2                     (phi          ) [ 00]
stg_64                          (store        ) [ 00]
stg_65                          (br           ) [ 00]
stg_66                          (write        ) [ 00]
stg_67                          (br           ) [ 00]
stg_68                          (write        ) [ 00]
stg_69                          (store        ) [ 00]
stg_70                          (br           ) [ 00]
stg_71                          (write        ) [ 00]
stg_72                          (store        ) [ 00]
stg_73                          (br           ) [ 00]
stg_74                          (write        ) [ 00]
stg_75                          (store        ) [ 00]
stg_76                          (br           ) [ 00]
stg_77                          (write        ) [ 00]
stg_78                          (store        ) [ 00]
stg_79                          (br           ) [ 00]
packet_length_V_flag_8          (phi          ) [ 01]
packet_length_V_new_8           (phi          ) [ 00]
stg_82                          (br           ) [ 00]
stg_83                          (store        ) [ 00]
stg_84                          (br           ) [ 00]
stg_85                          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inData_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inData_V_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="livewire">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="livewire"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZGVZ9frameSIPORN3hls6streamI7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZGVZ9frameSIPORN3hls6streamI7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="packet_length_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_length_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="CNT_STATE">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CNT_STATE"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="byte_cnt">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="byte_cnt"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frameSIPO_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P.i2P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i2P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_23/1 stg_35/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_28/1 stg_53/1 stg_55/1 stg_58/1 stg_66/1 stg_68/1 stg_71/1 stg_74/1 stg_77/1 "/>
</bind>
</comp>

<comp id="135" class="1005" name="packet_length_V_flag_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="packet_length_V_flag (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="packet_length_V_flag_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="packet_length_V_flag/1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_Val2_s_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Val2_s_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="storemerge_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="storemerge_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="packet_length_V_flag_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="packet_length_V_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="packet_length_V_flag_1_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="4" bw="1" slack="0"/>
<pin id="176" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="packet_length_V_flag_1/1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="packet_length_V_new_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="183" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="packet_length_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="packet_length_V_new_1_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="16" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="4" bw="1" slack="0"/>
<pin id="190" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="packet_length_V_new_1/1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="storemerge2_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge2 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="storemerge2_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="4" bw="1" slack="0"/>
<pin id="202" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge2/1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="packet_length_V_flag_8_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="packet_length_V_flag_8 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="packet_length_V_flag_8_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="4" bw="1" slack="0"/>
<pin id="215" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="1" slack="0"/>
<pin id="217" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="8" bw="1" slack="0"/>
<pin id="219" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="10" bw="1" slack="0"/>
<pin id="221" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="12" bw="1" slack="0"/>
<pin id="223" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="14" bw="1" slack="0"/>
<pin id="225" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="16" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="packet_length_V_flag_8/1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="packet_length_V_new_8_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="237" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="packet_length_V_new_8 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="packet_length_V_new_8_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="4" bw="1" slack="0"/>
<pin id="244" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="1" slack="0"/>
<pin id="246" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="8" bw="1" slack="0"/>
<pin id="248" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="10" bw="1" slack="0"/>
<pin id="250" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="12" bw="1" slack="0"/>
<pin id="252" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="14" bw="16" slack="0"/>
<pin id="254" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="packet_length_V_new_8/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_69/1 stg_72/1 stg_75/1 stg_78/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_ZGVZ9frameSIPORN3hls6streamI7_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZGVZ9frameSIPORN3hls6streamI7/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="packet_length_V_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packet_length_V_load/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="stg_12_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="CNT_STATE_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="CNT_STATE_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="byte_cnt_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="byte_cnt_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_data_V_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="7" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="stg_26_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_26/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="stg_31_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_31/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_6_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="stg_34_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_7_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_8_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_9_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="6" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="26" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="0" index="3" bw="6" slack="0"/>
<pin id="374" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="26" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="storemerge1_cast_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_cast_cast/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_Result_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="0" index="3" bw="1" slack="0"/>
<pin id="400" dir="0" index="4" bw="4" slack="0"/>
<pin id="401" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Result_s_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="0" index="2" bw="8" slack="0"/>
<pin id="412" dir="0" index="3" bw="5" slack="0"/>
<pin id="413" dir="0" index="4" bw="5" slack="0"/>
<pin id="414" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="stg_64_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_64/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="stg_83_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_83/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="84" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="86" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="88" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="90" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="134"><net_src comp="92" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="138" pin="4"/><net_sink comp="170" pin=4"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="227"><net_src comp="138" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="228"><net_src comp="138" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="229"><net_src comp="138" pin="4"/><net_sink comp="209" pin=4"/></net>

<net id="230"><net_src comp="138" pin="4"/><net_sink comp="209" pin=6"/></net>

<net id="231"><net_src comp="138" pin="4"/><net_sink comp="209" pin=8"/></net>

<net id="232"><net_src comp="138" pin="4"/><net_sink comp="209" pin=10"/></net>

<net id="233"><net_src comp="138" pin="4"/><net_sink comp="209" pin=12"/></net>

<net id="234"><net_src comp="170" pin="6"/><net_sink comp="209" pin=14"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="238" pin=8"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="238" pin=10"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="238" pin=12"/></net>

<net id="263"><net_src comp="184" pin="6"/><net_sink comp="238" pin=14"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="8" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="8" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="12" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="104" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="159" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="289" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="32" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="315" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="315" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="315" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="315" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="315" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="315" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="315" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="315" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="66" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="383"><net_src comp="369" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="379" pin="2"/><net_sink comp="196" pin=4"/></net>

<net id="391"><net_src comp="379" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="394"><net_src comp="386" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="149" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="293" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="26" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="395" pin=4"/></net>

<net id="407"><net_src comp="395" pin="5"/><net_sink comp="184" pin=2"/></net>

<net id="415"><net_src comp="78" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="149" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="293" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="80" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="419"><net_src comp="82" pin="0"/><net_sink comp="408" pin=4"/></net>

<net id="420"><net_src comp="408" pin="5"/><net_sink comp="184" pin=0"/></net>

<net id="425"><net_src comp="196" pin="6"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="12" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="238" pin="16"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="10" pin="0"/><net_sink comp="427" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: header | {1 }
	Port: livewire | {1 }
	Port: p_ZGVZ9frameSIPORN3hls6streamI7 | {1 }
	Port: packet_length_V | {1 }
	Port: CNT_STATE | {1 }
	Port: byte_cnt | {1 }
 - Input state : 
	Port: frameSIPO : inData_V_data_V | {1 }
	Port: frameSIPO : inData_V_user_V | {1 }
	Port: frameSIPO : p_ZGVZ9frameSIPORN3hls6streamI7 | {1 }
	Port: frameSIPO : packet_length_V | {1 }
	Port: frameSIPO : CNT_STATE | {1 }
	Port: frameSIPO : byte_cnt | {1 }
  - Chain level:
	State 1
		stg_11 : 1
		packet_length_V_flag : 2
		p_Val2_s : 2
		stg_22 : 1
		tmp_4 : 1
		stg_25 : 2
		storemerge : 1
		stg_31 : 2
		tmp_6 : 1
		stg_34 : 2
		tmp_7 : 2
		stg_37 : 3
		tmp_8 : 2
		stg_39 : 3
		tmp_9 : 2
		stg_41 : 3
		tmp_s : 2
		stg_43 : 3
		tmp_3 : 2
		stg_45 : 3
		tmp_5 : 2
		stg_47 : 3
		tmp_2 : 2
		stg_49 : 3
		tmp_1 : 2
		icmp : 3
		storemerge1_cast_cast : 4
		stg_53 : 5
		p_Result_1 : 3
		p_Result_s : 3
		packet_length_V_flag_1 : 3
		packet_length_V_new_1 : 4
		storemerge2 : 4
		stg_64 : 5
		packet_length_V_flag_8 : 4
		packet_length_V_new_8 : 5
		stg_82 : 5
		stg_83 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |         tmp_4_fu_297         |    0    |    3    |
|          |         tmp_7_fu_327         |    0    |    11   |
|          |         tmp_8_fu_333         |    0    |    11   |
|          |         tmp_9_fu_339         |    0    |    11   |
|   icmp   |         tmp_s_fu_345         |    0    |    11   |
|          |         tmp_3_fu_351         |    0    |    11   |
|          |         tmp_5_fu_357         |    0    |    11   |
|          |         tmp_2_fu_363         |    0    |    11   |
|          |          icmp_fu_379         |    0    |    9    |
|----------|------------------------------|---------|---------|
|    add   |         tmp_6_fu_315         |    0    |    32   |
|----------|------------------------------|---------|---------|
|  select  | storemerge1_cast_cast_fu_386 |    0    |    3    |
|----------|------------------------------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_94     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   read   |       empty_read_fu_104      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_112       |    0    |    0    |
|          |       grp_write_fu_120       |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|       tmp_data_V_fu_293      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         tmp_1_fu_369         |    0    |    0    |
|----------|------------------------------|---------|---------|
|  partset |       p_Result_1_fu_395      |    0    |    0    |
|          |       p_Result_s_fu_408      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   124   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       p_Val2_s_reg_146       |   16   |
|packet_length_V_flag_1_reg_167|    1   |
|packet_length_V_flag_8_reg_206|    1   |
| packet_length_V_flag_reg_135 |    1   |
| packet_length_V_new_1_reg_181|   16   |
| packet_length_V_new_8_reg_235|   16   |
|      storemerge2_reg_193     |    1   |
|      storemerge_reg_156      |    1   |
+------------------------------+--------+
|             Total            |   53   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_112 |  p2  |   2  |   1  |    2   |
| grp_write_fu_120 |  p2  |   8  |   8  |   64   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   66   ||   3.51  ||    8    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   124  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    8   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   53   |   132  |
+-----------+--------+--------+--------+
