# RISC-V Emulator for Sophgo SG2000 SoC (Pine64 Oz64 / Milk-V Duo S)

üìù _7 Jul 2024_

![Pine64 Oz64 SBC running on Sophgo SG2000 SoC](https://lupyuen.github.io/images/sg2000-oz64.jpg)

Earlier this year we made a RISC-V Emulator for __Ox64 BL808 SBC__. Every day we run it for testing the daily build of [__Apache NuttX RTOS__](TODO), thanks to our customised __TinyEMU RISC-V Emulator__ (not the small flightless bird)...

- [__"Automated Testing with Ox64 BL808 Emulator"__](https://lupyuen.github.io/articles/tinyemu3)

- [__Watch the Presentation (YouTube)__](https://youtu.be/JlEo3lfi0CU)

Now that NuttX supports [__Sophgo SG2000 SoC__](TODO): Let's create a similar emulator for [__Pine64 Oz64 SBC__](TODO) (pic above) and [__Milk-V Duo S__](TODO)...

1.  We take __TinyEMU Emulator__ for Ox64 BL808 SBC

1.  Update the __RISC-V Memory Map__ to match Sophgo SG2000 SoC

1.  TODO: [sg2000-emulator](https://github.com/lupyuen2/sg2000-emulator)

![SG2000 Reference Manual (Page 17)](https://lupyuen.github.io/images/sg2000b-memory.png)

[_SG2000 Reference Manual (Page 17)_](TODO)

# Update the Memory Map

We begin with the [__TinyEMU RISC-V Emulator__](https://lupyuen.github.io/articles/tinyemu3) for Ox64 BL808 SBC, and we tweak it for __Sophgo SG2000 SoC__.

This is how we update the __RISC-V Memory Map__ for SG2000: [riscv_machine.c](https://github.com/lupyuen2/sg2000-emulator/commit/d36190c63c1db116a206a26f3bc27dfacf5c8298)

```c
// Base Addresss of System RAM, Core Local Interrupt Controller (unused)
// And Platform-Level Interrupt Controller
#define RAM_BASE_ADDR   0x80200000ul
#define CLINT_BASE_ADDR 0x74000000ul
#define PLIC_BASE_ADDR  0x70000000ul
```

[(NuttX boots at __`0x8020_0000`__)](TODO)

[(Interrupt Controller is at __`0x7000_0000`__)](TODO)

Then we build and run TinyEMU...

```bash
## Build SG2000 Emulator for macOS
## For Linux: See https://github.com/lupyuen/nuttx-sg2000/blob/main/.github/workflows/sg2000-test.yml#L29-L45
cd $HOME
git clone https://github.com/lupyuen2/sg2000-emulator
cd sg2000-emulator
make \
  CFLAGS="-I$(brew --prefix)/opt/openssl/include -I$(brew --prefix)/opt/sdl2/include" \
  LDFLAGS="-L$(brew --prefix)/opt/openssl/lib -L$(brew --prefix)/opt/sdl2/lib" \
  CONFIG_MACOS=y

## Build NuttX for SG2000
cd $HOME/nuttx
tools/configure.sh milkv_duos:nsh
make
## Omitted: Create the NuttX Image
## See https://lupyuen.github.io/articles/sg2000#appendix-build-nuttx-for-sg2000

## Boot TinyEMU with NuttX for SG2000
## To Exit TinyEMU: Ctrl-A x
wget https://raw.githubusercontent.com/lupyuen/nuttx-sg2000/main/nuttx.cfg
$HOME/sg2000-emulator/temu nuttx.cfg
```

[(__nuttx.cfg__ points to the NuttX Image)](https://github.com/lupyuen/nuttx-sg2000/blob/main/nuttx.cfg)

Something baffling appears...

![TODO](https://lupyuen.github.io/images/sg2000b-crash.png)

# `auipc` Overflow in Boot Code

When we boot __NuttX on TinyEMU__, it crashes at a curious location (pic above)...

```bash
$ sg2000-emulator/temu nuttx.cfg

TinyEMU Emulator for Sophgo SG2000 SoC
raise_exception2:
  cause=1
  tval= 0xffffffff_80200000
  pc=   0xffffffff_80200000

tinyemu:
  Illegal instruction, quitting
```

_What just happened?_

Our Emulator tried to execute the code at MTVAL _0xffffffff_80200000_. And crashed because it's __not a valid address!__

The Effy Address looks sus, it seems related to __RAM Base Address__: _0x80200000_

_Our Emulator is booting the wrong address?_

Apparently. We check the __Original TinyEMU__ Boot Code: [riscv_machine.c](https://github.com/fernandotcl/TinyEMU/blob/master/riscv_machine.c#L857-L861)

```c
// Init the TinyEMU Boot Code
void copy_bios(...) {
  ...
  // `q` points to the Boot Code
  q = (uint32_t *)(ram_ptr + 0x1000);

  // Load `RAM_BASE_ADDR` into Register T0:
  // `auipc t0, RAM_BASE_ADDR`
  // `RAM_BASE_ADDR` is 0x80000000
  q[0] = 0x297 + RAM_BASE_ADDR - 0x1000;

  // Later: Jump to Register T0
```

To load the __RAM Base Address__ into Register T0: TinyEMU tries to assemble this RISC-V Instruction (into our Boot Code)...

```bash
auipc t0, 0x80200000
```

_Maybe auipc has a problem?_

We verify with the [__RISC-V Online Assembler__](https://riscvasm.lucasteske.dev/#).

When we assemble the __`auipc`__ instruction above, the Online Assembler fails with an error (pic below)...

```yaml
Error: lui expression not in range 0..1048575
Error: value of 0000080200000000 too large
  for field of 4 bytes at 0000000000000000
```

Aha _0x8020_0000_ is too big to assemble as an __`auipc` Address!__

_But 0x8020_0000 is a perfectly valid address?_

Remember that RISC-V is a __RISC Platform__ after all. Some operations won't fit into 4 bytes of Machine Code.

We upsize to 8 bytes of Machine Code...

![TODO](https://lupyuen.github.io/images/sg2000b-asm1.png)

# Change `auipc` to `li` in Boot Code

_How else can we load 0x8020_0000 into Register T0?_

Instead of __`aupic`__ (which has size limits), we load our RAM Base Address with the __`li` Instruction__...

```bash
li  t0, 0x80200000
```

When we feed the above into [__RISC-V Online Assembler__](https://riscvasm.lucasteske.dev/#), we see the resulting (8-byte) __Machine Code__...

```bash
4010029b  addiw  t0, zero, 1025
01529293  slli   t0, t0,   0x15
```

That's because __`li`__ is a Pseudo-Instruction that expands into two RISC-V Instructions...

- __`addiw`__: Add zero to `1025` and store into T0

- __`slli`__: Shift-Left T0 by `0x15` bits

- Producing: `1025` << `0x15` = __`0x8020_0000`__

Thus we copy the above Machine Code into our TinyEMU Boot Code: [riscv_machine.c](https://github.com/lupyuen2/sg2000-emulator/commit/b2d5cf63c5d6d1d0d4eafa5d400216d1f76a6e21)

```c
// Init the TinyEMU Boot Code
void copy_bios(...) {
  ...
  // Load `RAM_BASE_ADDR` into Register T0:
  // `li  t0, 0x80200000`
  // Which is assembled as...
  q[pc++] = 0x4010029b;  // addiw t0, zero, 1025
  q[pc++] = 0x01529293;  // slli  t0, t0,   0x15

  // TODO: Remove the hardcoding of 0x80200000
```

Our Emulator now boots NuttX correctly at _0x8020_0000_!

![TODO](https://lupyuen.github.io/images/tinyemu2-flow2.jpg)

_So TinyEMU will jump directly to 0x8020_0000?_

Not quite. TinyEMU boots in __RISC-V Machine Mode__, but NuttX expects to boot in [__RISC-V Supervisor Mode__](TODO)! (Pic above)

That's why we customised the TinyEMU Boot Code, so that it jumps from Machine Mode to Supervisor Mode via the [__MRET Instruction__](TODO). (Pic below)

(Which will start NuttX at _0x8020_0000_)

![TODO](https://lupyuen.github.io/images/tinyemu2-flow3.jpg)

# Emulate the 16550 UART Controller

_Nothing appears when we boot NuttX?_

```bash
$ sg2000-emulator/temu nuttx.cfg

TinyEMU Emulator for Sophgo SG2000 SoC
[...crickets...]
```

That's because we haven't emulated the __16550 UART Controller__ in TinyEMU!

To figure out what's needed, we refer to the __16550 UART Driver__ in NuttX: [uart_16550.c](https://github.com/apache/nuttx/blob/master/drivers/serial/uart_16550.c#L1602-L1671)

```c
// To send one byte to UART Output...
void u16550_send(struct uart_dev_s *dev, int ch) {
  ...
  // We write the byte to the 16550 UART Register...
  u16550_serialout(
    priv,             // UART Device
    UART_THR_OFFSET,  // UART Register: Transmit Holding Register (THR)
    ch                // Byte to be sent
  );
}

// To check if the UART Transmit FIFO is ready...
bool u16550_txready(struct uart_dev_s *dev) {
  ...
  // We read the 16550 UART Register...
  return ((
    u16550_serialin(
      priv,            // UART Device
      UART_LSR_OFFSET  // UART Register: Line Status Register (LSR)
    ) & UART_LSR_THRE  // And check the THRE Bit (Transmit Holding Register Empty)
  ) != 0);
}
```

Which says that...

- __UART_THR__: Transmit Holding Register

  Will receive the byte that NuttX is transmitting

- __UART_LSR__: Line Status Register

  Will be read by NuttX to check if the Transmit FIFO is Ready

- __UART_LSR_THRE__: Transmit Holding Register Empty

  This is the bit in __UART_LSR__ that will indicate whether Transmit FIFO is Ready

Let's fix this in TinyEMU...

![Emulate the UART Output Registers](https://lupyuen.github.io/images/sg2000b-uart.jpg)

# Emulate the UART Output Registers

_How will we emulate the 16550 UART Registers in TinyEMU?_

When TinyEMU needs to Read or Write a Memory Address, it will call the functions below.

This is how we __Intercept the Memory Writes__ to emulate the __UART Output Register__ (Transmit Holding): [riscv_cpu.c](https://github.com/lupyuen2/sg2000-emulator/blob/main/riscv_cpu.c#L536-L550)

```c
// TinyEMU calls this function to execute Memory Writes
int target_write_slow(...) {
  ...
  // If TinyEMU is writing to this address...
  switch(paddr) {

    // Address is UART Transmit Holding Register
    case UART0_BASE_ADDR + UART_THR_OFFSET:

      // Print the character that's written by NuttX
      char buf[1] = { val };
      print_console(NULL, buf, 1);
```

[(__UART Addresses__ are here)](https://github.com/lupyuen2/sg2000-emulator/blob/main/riscv_cpu.c#L395-L411)

And this is how we __Intercept the Memory Reads__ to emulate the __UART Status Register__ (Line Status): [riscv_cpu.c](https://github.com/lupyuen2/sg2000-emulator/blob/main/riscv_cpu.c#L390-L420)

```c
// TinyEMU calls this function to execute Memory Reads
int target_read_slow(...) {
  ...
  // If TinyEMU is reading from this address...
  switch(paddr) {

    // Address is UART Line Status Register
    case UART0_BASE_ADDR + UART_LSR_OFFSET:

      // Always tell NuttX that
      // Transmit Holding Register is Empty
      ret = UART_LSR_THRE;

      // If UART Input is available:
      // Tell NuttX that Receive Data is Available
      if (read_input() != 0) {
        ret |= UART_LSR_DR;
      }
```

[(__UART Addresses__ are here)](https://github.com/lupyuen2/sg2000-emulator/blob/main/riscv_cpu.c#L395-L411)

(More about UART Input in a while)

_What happens when we run this?_

Now we see the NuttX Shell yay!

```bash
$ sg2000-emulator/temu nuttx.cfg 

TinyEMU Emulator for Sophgo SG2000 SoC
NuttShell (NSH) NuttX-12.5.1
nsh>
```

NuttX Shell won't accept input, let's fix it...

> ![SG2000 Reference Manual (Page 636)](https://lupyuen.github.io/images/sg2000b-input.png)

> [_SG2000 Reference Manual (Page 636)_](TODO)

# Emulate the UART Input Registers

_What about UART Input? How to emulate the UART Registers?_

Again we refer to the __NuttX Driver__ for 16550 UART, to discover the inner workings of UART Input: [uart_16550.c](https://github.com/apache/nuttx/blob/master/drivers/serial/uart_16550.c#L979-L1282)

```c
// NuttX Interrupt Handler for 16550 UART
int u16550_interrupt(int irq, FAR void *context, FAR void *arg) {
  ...
  // Loop until no characters to be transferred
  for (passes = 0; passes < 256; passes++) {

    // Get the current UART Status
    status = u16550_serialin(priv, UART_IIR_OFFSET);

    // If no Pending Interrupts, exit
    if ((status & UART_IIR_INTSTATUS) != 0) { break; }

    // Handle the UART Interrupt
    switch (status & UART_IIR_INTID_MASK) {

      // If UART Input is available,
      // receive the Input Data
      case UART_IIR_INTID_RDA:
        uart_recvchars(dev);
        break;
  ...
}

// Receive one character from UART.
// Called by the above Interrupt Handler.
int u16550_receive(struct uart_dev_s *dev, unsigned int *status) {
  ...
  // Return the Line Status and Receive Buffer
  *status = u16550_serialin(priv, UART_LSR_OFFSET);
  rbr     = u16550_serialin(priv, UART_RBR_OFFSET);
  return rbr;
}
```

Which says that (pic above)...

- __UART_IIR__: Interrupt ID Register

  Should return __INTID_RDA__ (data available)

  Followed by __IIR_INTSTATUS__ (no more data)

- __UART_LSR__: Line Status Register

  Should return __LSR_DR__ (data available)

  Followed by 0 (no more data)

- __UART_RBR__: Receiver Buffer Register

  Should return the UART Input Data

Thus we emulate the above UART Registers in TinyEMU: [riscv_cpu.c](https://github.com/lupyuen2/sg2000-emulator/blob/main/riscv_cpu.c#L421-L444)

```c
// TinyEMU calls this function to execute Memory Reads
int target_read_slow(...) {
  ...
  // If TinyEMU is reading from this address...
  switch(paddr) {

    // Address is UART Interrupt ID Register
    case UART0_BASE_ADDR + UART_IIR_OFFSET:

      // If the Input Buffer is Empty:
      // Then Receive Data is NOT Available
      if (read_input() == 0) {
        ret = UART_IIR_INTSTATUS;
      } else {
        // Otherwise Receive Data is Available
        ret = UART_IIR_INTID_RDA;
      }
      break;

    // Address is UART Receive Buffer Register
    case UART0_BASE_ADDR + UART_RBR_OFFSET:

      // Return the Input Buffer
      ret = read_input();

      // Clear the Input Buffer and UART Interrupt
      set_input(0);
      virtio_ack_irq(NULL);
      break;
```

[(__virtio_ack_irq__ is here)](TODO)

_What about UART_LSR? (Line Status Register)_

Check out our earlier implementation of [__target_read_slow__](TODO).

![TODO](https://lupyuen.github.io/images/sg2000b-segfault.png)

# UART Input triggers SegFault

_So UART Input is all hunky dory?_

Not quite. When we press a key: TinyEMU crashes with a __Segmentation Fault__ (pic above)...

```bash
$ sg2000-emulator/temu nuttx.cfg    

NuttShell (NSH) NuttX-12.5.1
nsh> 
[1] segmentation fault
```

_Maybe we got the Wrong Interrupt Number?_

We check our [__NuttX Config__](TODO) for UART Interrupt: [nsh/defconfig](TODO)

```bash
## NuttX IRQ for UART0 is 69
CONFIG_16550_UART0_IRQ=69
```

Which says...

- __RISC-V IRQ__ is 69 - 25 = __44__

  [(25 is the __NuttX IRQ Offset__)](TODO)

- Which matches the [__SG2000 Reference Manual__](https://github.com/sophgo/sophgo-doc/releases) (Page 13)...

  _"__3.1 Interrupt Subsystem__"_

  _"__Int #44:__ UART0"_

- And matches the __VirtIO IRQ__ in TinyEMU: [riscv_machine.c](https://github.com/lupyuen2/sg2000-emulator/blob/main/riscv_machine.c#L146-L158)

  ```c
  // UART0 IRQ becomes VirtIO IRQ for TinyEMU
  #define VIRTIO_IRQ 44
  ```

Something seriously sinister is wrecking our rojak...

![TODO](https://lupyuen.github.io/images/sg2000b-irq.jpg)

# Increase TinyEMU Interrupts to 64

After [__lots of headscratching__](TODO): We discover that TinyEMU supports only __32 RISC-V External Interrupts__. Which is too few for our UART Controller! (IRQ 44)

Here's the original definition in TinyEMU: [riscv_machine.c](https://github.com/fernandotcl/TinyEMU/blob/master/riscv_machine.c#L42-L66)

```c
// TinyEMU defines the RISC-V Virtual Machine
typedef struct RISCVMachine {
  ...
  // Platform-Level Interrupt Controller:
  // Only 32 External RISC-V Interrupts!
  uint32_t plic_pending_irq;  // 32 Pending Interrupts
  uint32_t plic_served_irq;   // 32 Served Interrupts
  IRQSignal plic_irq[32];     // 32 Interrupt Signals
  ...
} RISCVMachine;
```

Therefore we increase the number of TinyEMU Interrupts __from 32 to 64__...

- [__Increase the IRQs from 32 to MAX_IRQ__](https://github.com/lupyuen2/sg2000-emulator/commit/c6ce6bdbbdaf7585ce18f77b2b2f25a2317914be)

- [__Set MAX_IRQ to 64__](https://github.com/lupyuen2/sg2000-emulator/blob/main/riscv_machine.c#L45-L48)

- [__Increase the IRQ Size from 32-bit to 64-bit__](https://github.com/lupyuen2/sg2000-emulator/commit/78ac3ad75f1ec0b54f5bee10488731c7a21fb9ea)

Finally NuttX Shell runs OK yay!

```bash
$ sg2000-emulator/temu nuttx.cfg

TinyEMU Emulator for Sophgo SG2000 SoC
virtio_console_init
Patched DCACHE.IALL (Invalidate all Page Table Entries in the D-Cache) at 0x80200a28
Patched SYNC.S (Ensure that all Cache Operations are completed) at 0x80200a2c
Found ECALL (Start System Timer) at 0x8020b2c6
Patched RDTIME (Read System Time) at 0x8020b2cc
elf_len=0
virtio_console_resize_event
ABC

NuttShell (NSH) NuttX-12.5.1
nsh> uname -a
NuttX 12.5.1 50fadb93f2 Jun 18 2024 09:20:31 risc-v milkv_duos
nsh> 
```

[(__Complete Log__ is here)](TODO)

[(__OSTest__ works OK too)](https://gist.github.com/lupyuen/ac80b426f67ad38f6a59ae563b0ecb9f)

_SG2000 Emulator seems slower than Ox64 BL808 Emulator?_

Yeah probably because SG2000 runs on [__MTIMER Frequency of 25 MHz__](https://github.com/lupyuen2/wip-nuttx/commit/bb4906c976e44a05237f91944844cd1c68ef5d5b).

When we execute __`sleep 10`__, it completes in 25 seconds. We might need to adjust the TinyEMU System Timer.

(CPU-bound Operations like __`getprime`__ won't have this timing delay)

![TODO](https://lupyuen.github.io/images/sg2000b-led.jpg)

# Emulate the SG2000 Peripherals

_Where's the rest of our SG2000 Emulator?_

Yeah we need to emulate the __SG2000 Peripherals:__ GPIO, I2C, SPI, ...

Based on the [__SG2000 Reference Manual__](TODO): We'll probably emulate __SG2000 GPIO Controller__ like this: [riscv_cpu.c](https://github.com/lupyuen2/sg2000-emulator/blob/main/riscv_cpu.c#L551-L562)

```c
// TinyEMU calls this function to execute Memory Writes
int target_write_slow(...) {
  ...
  // If TinyEMU is writing to this address...
  switch(paddr) {

    // Address is GPIOA Base Address
    // with Offset 0 (GPIO_SWPORTA_DR)
    case 0x03020000: 

      // Check if GPIOA1 is Off or On (Bit 1)
      // `val` is the value written by NuttX to 0x03020000
      const uint8_t gpio = 1;
      const uint32_t mask = (1 << gpio);
      const char b =
        ((val & mask) == 0)
        ? '0' : '1';

      // Send an Emulator Notification to the Console: 
      // {"nuttxemu":{"gpioa1":1}}
      char notify[] = "{\"nuttxemu\":{\"gpioa1\":0}}\r\n";
      notify[strlen(notify) - 5] = b;
      print_console(NULL, notify, strlen(notify));
```

_What's this nuttxemu?_

__`nuttxemu`__ will be printed on the TinyEMU Console to notify the caller that GPIOA1 is set to On or Off.

When we run TinyEMU in a Web Browser (via WebAssembly), our Web Browser can intercept this notification and visualise a [__Simulated LED on GPIOA1__](TODO). (Pic above)

![TODO](https://lupyuen.github.io/images/sg2000b-test.png)

# Daily Automated Testing

_Why are we doing all this?_

1.  SG2000 Emulator will be helpful for testing __NuttX Drivers and App__, without a Real SBC

1.  We're running SG2000 Emulator for __Daily Automated Testing__ at GitHub Actions (pic above): [sg2000-test.yml](https://github.com/lupyuen/nuttx-sg2000/blob/main/.github/workflows/sg2000-test.yml)

```bash
## Build the SG2000 Emulator
git clone https://github.com/lupyuen2/sg2000-emulator
cd sg2000-emulator
make

## Download the NuttX Daily Build for SG2000
date=2024-07-04
repo=https://github.com/lupyuen/nuttx-sg2000
release=$repo/releases/download/nuttx-sg2000-$date
wget $release/Image
wget $release/nuttx.hash

## Download the NuttX Test Script
wget $repo/raw/main/nuttx.cfg
wget $repo/raw/main/nuttx.exp

## Run the NuttX Test Script
chmod +x nuttx.exp
./nuttx.exp
```

Which calls this __Expect Script__ to execute [__OSTest__](TODO) (and verify that everything is hunky dory): [nuttx.exp](https://github.com/lupyuen/nuttx-sg2000/blob/main/nuttx.exp)

```bash
#!/usr/bin/expect
## Expect Script for Testing NuttX with SG2000 Emulator

## Wait at most 300 seconds
set timeout 300

## For every 1 character sent, wait 0.01 milliseconds
set send_slow {1 0.01}

## Start the SG2000 Emulator
spawn ./temu nuttx.cfg

## Wait for the prompt and enter `uname -a`
expect "nsh> "
send -s "uname -a\r"

## Wait for the prompt and enter `ostest`
expect "nsh> "
send -s "ostest\r"

## Check the response...
expect {
  ## If we see this message, exit normally
  "ostest_main: Exiting with status 0" { exit 0 }

  ## If timeout, exit with an error
  timeout { exit 1 }
}
```

[(See the __Test Log__)](TODO)

_What about QEMU Emulator?_

__QEMU Emulator__ is way too complex to customise for SG2000. Instead we're running QEMU Emulator for [__Daily Testing of NuttX QEMU__](https://github.com/lupyuen/nuttx-riscv64/actions/workflows/qemu-riscv-nsh64.yml).

(Also based on [__GitHub Actions__](https://github.com/lupyuen/nuttx-riscv64/blob/main/.github/workflows/qemu-riscv-nsh64.yml) with [__Expect Scripting__](https://github.com/lupyuen/nuttx-riscv64/blob/main/qemu-riscv-nsh64.exp))

_Isn't it safer to run Daily Tests on a Real SG2000 SBC?_

Oh yes we're doing it too! (Pic below) Check out the article...

[__"Daily Automated Testing for Milk-V Duo S RISC-V SBC (IKEA TRETAKT / Apache NuttX RTOS)"__](https://lupyuen.github.io/articles/sg2000a)

![Daily Automated Testing for Milk-V Duo S RISC-V SBC (IKEA TRETAKT / Apache NuttX RTOS)](https://lupyuen.github.io/images/sg2000a-flow.jpg)

# What's Next

_Creating the SG2000 Emulator... Doesn't look so hard?_

Yeah I'm begging all __RISC-V SoC Makers__: Please provide a _Software Emulator for your RISC-V SoC_! üôè

Just follow the steps in this article to create your __RISC-V Emulator__. Some SoC Peripherals might be missing, but a __Barebones Emulator__ is still super helpful for porting, booting and testing any Operating System. üôè üôè üôè

Many Thanks to my [__GitHub Sponsors__](https://github.com/sponsors/lupyuen) (and the awesome NuttX Community) for supporting my work! This article wouldn't have been possible without your support.

-   [__Sponsor me a coffee__](https://github.com/sponsors/lupyuen)

-   [__My Current Project: "Apache NuttX RTOS for Sophgo SG2000"__](https://github.com/lupyuen/nuttx-sg2000)

-   [__My Other Project: "NuttX for Ox64 BL808"__](https://github.com/lupyuen/nuttx-ox64)

-   [__Older Project: "NuttX for Star64 JH7110"__](https://github.com/lupyuen/nuttx-star64)

-   [__Olderer Project: "NuttX for PinePhone"__](https://github.com/lupyuen/pinephone-nuttx)

-   [__Check out my articles__](https://lupyuen.github.io)

-   [__RSS Feed__](https://lupyuen.github.io/rss.xml)

_Got a question, comment or suggestion? Create an Issue or submit a Pull Request here..._

[__lupyuen.github.io/src/sg2000b.md__](https://github.com/lupyuen/lupyuen.github.io/blob/master/src/sg2000b.md)
