// Seed: 4016888175
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    output wor id_4,
    output tri1 id_5,
    input wor id_6
);
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    input tri0 id_2,
    output supply0 id_3
);
  always_comb id_1 <= id_2;
  supply1 id_5 = id_2 - 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wand id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4;
  assign id_3 = 1;
endmodule
