// Seed: 1154234412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  reg id_4;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
  wire id_5;
  reg id_6, id_7;
  assign id_4 = (id_6);
  always_latch id_7 <= ((1) || 1);
  initial
    if (1'b0) begin
      $display(id_6);
    end
endmodule
