/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [2:0] _04_;
  wire [8:0] _05_;
  wire [19:0] _06_;
  wire [5:0] _07_;
  wire [5:0] _08_;
  wire [7:0] _09_;
  reg [15:0] _10_;
  wire [13:0] _11_;
  wire [12:0] _12_;
  wire [14:0] _13_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [14:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [12:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_65z;
  wire [3:0] celloutsig_0_66z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = celloutsig_0_13z[5] ? celloutsig_0_10z : celloutsig_0_11z[5];
  assign celloutsig_1_17z = ~celloutsig_1_7z[1];
  assign celloutsig_1_18z = ~celloutsig_1_10z[2];
  assign celloutsig_0_8z = celloutsig_0_4z[1] | ~(_00_);
  assign celloutsig_0_24z = celloutsig_0_23z | ~(celloutsig_0_4z[1]);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_28z = celloutsig_0_20z[0] | ~(celloutsig_0_0z);
  assign celloutsig_1_9z = celloutsig_1_3z | _01_;
  assign celloutsig_0_9z = celloutsig_0_0z | celloutsig_0_4z[2];
  assign celloutsig_0_19z = _02_ ^ celloutsig_0_18z[6];
  assign celloutsig_0_41z = { celloutsig_0_40z[2:1], celloutsig_0_28z } + _04_;
  assign celloutsig_0_42z = { _03_, _05_[3:2], _00_, _04_[2] } + { celloutsig_0_32z[7], celloutsig_0_26z };
  assign celloutsig_1_7z = _07_ + { _07_[3:0], _08_[1:0] };
  assign celloutsig_0_13z = celloutsig_0_11z[6:1] + { celloutsig_0_11z[8:4], celloutsig_0_10z };
  assign celloutsig_0_26z = { celloutsig_0_18z[3:2], celloutsig_0_19z, _09_[4], _02_, _09_[2:1], celloutsig_0_19z } + celloutsig_0_12z[7:0];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 16'h0000;
    else _10_ <= { celloutsig_0_32z[11:8], celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_0z };
  reg [3:0] _30_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 4'h0;
    else _30_ <= { celloutsig_0_4z[1], celloutsig_0_4z };
  assign { _09_[4], _02_, _09_[2:1] } = _30_;
  reg [13:0] _31_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _31_ <= 14'h0000;
    else _31_ <= { in_data[182:170], celloutsig_1_0z };
  assign { _11_[13:11], _01_, _11_[9:0] } = _31_;
  reg [12:0] _32_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _32_ <= 13'h0000;
    else _32_ <= { _11_[12:11], _01_, _11_[9:1], celloutsig_1_3z };
  assign { _12_[12:11], _07_, _08_[1:0], _12_[2:0] } = _32_;
  reg [5:0] _33_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _33_ <= 6'h00;
    else _33_ <= celloutsig_0_6z[6:1];
  assign _06_[17:12] = _33_;
  reg [14:0] _34_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _34_ <= 15'h0000;
    else _34_ <= in_data[36:22];
  assign { _13_[14:11], _03_, _05_[3:2], _00_, _04_ } = _34_;
  assign celloutsig_0_32z = { celloutsig_0_16z[7:3], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_31z } & { celloutsig_0_6z[8:2], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_40z = celloutsig_0_32z[7:4] & celloutsig_0_21z[4:1];
  assign celloutsig_0_45z = { celloutsig_0_30z[2], celloutsig_0_24z, celloutsig_0_29z } & { celloutsig_0_4z[1:0], celloutsig_0_19z };
  assign celloutsig_0_66z = { celloutsig_0_13z[1:0], celloutsig_0_0z, celloutsig_0_51z } & { celloutsig_0_14z, celloutsig_0_41z };
  assign celloutsig_1_15z = { _01_, celloutsig_1_0z, celloutsig_1_12z } & { _12_[11], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_12z = { _13_[11], _03_, _05_[3:2], celloutsig_0_3z } & { _06_[17:12], _06_[17:12] };
  assign celloutsig_0_15z = { celloutsig_0_13z[1], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_8z } & { celloutsig_0_3z[3:1], celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_15z[3:1], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_0z } & { celloutsig_0_4z[2], celloutsig_0_11z };
  assign celloutsig_0_18z = celloutsig_0_12z[11:4] & { celloutsig_0_13z[5:3], celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_20z = { celloutsig_0_6z[9:4], celloutsig_0_0z } & { celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_21z = _06_[16:12] & celloutsig_0_11z[6:2];
  assign celloutsig_0_30z = { celloutsig_0_12z[9:6], celloutsig_0_23z, celloutsig_0_25z } & celloutsig_0_16z[5:0];
  assign celloutsig_0_0z = in_data[83:80] == in_data[77:74];
  assign celloutsig_1_12z = { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_8z } == { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_29z = { celloutsig_0_20z[6], _06_[17:12] } == { _05_[2], _00_, _04_, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_14z = { in_data[66:64], celloutsig_0_3z } === { celloutsig_0_11z[7:4], celloutsig_0_4z };
  assign celloutsig_0_23z = { _13_[12:11], _03_, _05_[3:2], _00_, _04_[2:1], celloutsig_0_8z } === { celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_51z = { celloutsig_0_36z[6:3], celloutsig_0_24z } >= { celloutsig_0_42z[2], _09_[4], _02_, _09_[2:1] };
  assign celloutsig_1_0z = in_data[190:179] >= in_data[124:113];
  assign celloutsig_1_6z = in_data[135:114] >= { _11_[7:0], _11_[13:11], _01_, _11_[9:0] };
  assign celloutsig_1_8z = { _11_[11], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z } >= { _11_[8:0], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_10z[3:0], celloutsig_1_8z, celloutsig_1_10z } >= { _01_, _11_[9:6], celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_0_65z = { celloutsig_0_45z[1:0], celloutsig_0_17z, celloutsig_0_31z } <= { _10_[8:1], celloutsig_0_22z };
  assign celloutsig_1_5z = _11_[5] & ~(celloutsig_1_2z[1]);
  assign celloutsig_0_22z = celloutsig_0_0z & ~(celloutsig_0_20z[4]);
  assign celloutsig_0_3z = { _03_[0], _05_[3:2], _00_ } % { 1'h1, _04_ };
  assign celloutsig_0_6z = { _13_[13:11], _03_, _05_[3:2] } % { 1'h1, _13_[12:11], _03_, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = { _03_[1:0], _05_[3:2], _00_, _04_[2:1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, _06_[17:12], celloutsig_0_4z } != { _13_[13:11], _03_, _05_[3:2], _00_, _04_, _06_[17:12] };
  assign celloutsig_0_33z = - { celloutsig_0_21z[0], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_36z = - { _13_[14:11], _03_[4], _09_[4], _02_, _09_[2:1], celloutsig_0_33z, celloutsig_0_22z };
  assign celloutsig_1_2z = - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = - { in_data[66:63], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_31z = - { celloutsig_0_20z[4:2], celloutsig_0_4z };
  assign celloutsig_1_3z = ~^ { in_data[188:183], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_13z };
  assign celloutsig_0_4z = in_data[23:21] >> celloutsig_0_3z[2:0];
  assign celloutsig_1_10z = { _11_[3:0], celloutsig_1_9z } - { _01_, _11_[9:6] };
  assign { _05_[8:4], _05_[1:0] } = { _03_, _00_, _04_[2] };
  assign { _06_[19:18], _06_[11:0] } = { celloutsig_0_20z[4:3], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_28z };
  assign _08_[5:2] = _07_[3:0];
  assign { _09_[7:5], _09_[3], _09_[0] } = { celloutsig_0_18z[3:2], celloutsig_0_19z, _02_, celloutsig_0_19z };
  assign _11_[10] = _01_;
  assign _12_[10:3] = { _07_, _08_[1:0] };
  assign _13_[10:0] = { _03_, _05_[3:2], _00_, _04_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
