AArch64 WW+RF+WF+cachesyncisb+po+dmb.sy
"CacheSyncIsbdWW Rfe PodRR Fife DMB.SYdWR Fife"
Cycle=Rfe PodRR Fife DMB.SYdWR Fife CacheSyncIsbdWW
Relax=Fife
Safe=Rfe PodRR DMB.SYdWR CacheSyncIsbdWW
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fif Fif
Orig=CacheSyncIsbdWW Rfe PodRR Fife DMB.SYdWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself06; 0:X2=0x1; 0:X3=x;
1:X1=x;
2:X0=0x14000001; 2:X1=P1:Lself07;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | LDR W0,[X1] | STR W0,[X1] ;
 DC CVAU,X1  | Lself07:    | DMB SY      ;
 DSB ISH     | B L00       | Lself06:    ;
 IC IVAU,X1  | MOV W2,#2   | B L02       ;
 DSB ISH     | B L01       | MOV W2,#2   ;
 ISB         | L00:        | B L03       ;
 STR W2,[X3] | MOV W2,#1   | L02:        ;
             | L01:        | MOV W2,#1   ;
             |             | L03:        ;
exists
(1:X0=0x1 /\ 1:X2=0x1 /\ 2:X2=0x1)
