   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_correlate_q15.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_correlate_q15,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_correlate_q15
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_correlate_q15:
  26              	.LFB135:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c"
   1:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * Title:        arm_correlate_q15.c
   4:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * Description:  Correlation of Q15 sequences
   5:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
   6:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * $Date:        27. January 2017
   7:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * $Revision:    V.1.5.1
   8:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
   9:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** /*
  12:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
  14:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
  16:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
  20:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
  22:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  */
  28:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
  29:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
  31:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** /**
  32:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @ingroup groupFilters
  33:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  */
  34:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
  35:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** /**
  36:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @addtogroup Corr
  37:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @{
  38:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  */
  39:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
  40:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** /**
  41:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @brief Correlation of Q15 sequences.
  42:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @param[in] *pSrcA points to the first input sequence.
  43:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @param[in] srcALen length of the first input sequence.
  44:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @param[in] *pSrcB points to the second input sequence.
  45:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @param[in] srcBLen length of the second input sequence.
  46:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @param[out] *pDst points to the location where the output result is written.  Length 2 * max(src
  47:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @return none.
  48:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
  49:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * @details
  50:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * <b>Scaling and Overflow Behavior:</b>
  51:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
  52:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * \par
  53:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * The function is implemented using a 64-bit internal accumulator.
  54:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * Both inputs are in 1.15 format and multiplications yield a 2.30 result.
  55:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
  56:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * This approach provides 33 guard bits and there is no risk of overflow.
  57:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then satura
  58:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
  59:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * \par
  60:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * Refer to <code>arm_correlate_fast_q15()</code> for a faster but less precise version of this fun
  61:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
  62:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * \par
  63:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  * Refer the function <code>arm_correlate_opt_q15()</code> for a faster implementation of this func
  64:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  *
  65:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****  */
  66:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
  67:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** void arm_correlate_q15(
  68:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t * pSrcA,
  69:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   uint32_t srcALen,
  70:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t * pSrcB,
  71:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   uint32_t srcBLen,
  72:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t * pDst)
  73:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** {
  28              	 .loc 1 73 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 2DE9B00F 	 push {r4,r5,r7,r8,r9,r10,fp}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 28
  36              	 .cfi_offset 4,-28
  37              	 .cfi_offset 5,-24
  38              	 .cfi_offset 7,-20
  39              	 .cfi_offset 8,-16
  40              	 .cfi_offset 9,-12
  41              	 .cfi_offset 10,-8
  42              	 .cfi_offset 11,-4
  43 0004 ADF5757D 	 sub sp,sp,#980
  44              	.LCFI1:
  45              	 .cfi_def_cfa_offset 1008
  46 0008 00AF     	 add r7,sp,#0
  47              	.LCFI2:
  48              	 .cfi_def_cfa_register 7
  49 000a 07F13C04 	 add r4,r7,#60
  50 000e 2060     	 str r0,[r4]
  51 0010 07F13800 	 add r0,r7,#56
  52 0014 0160     	 str r1,[r0]
  53 0016 07F13401 	 add r1,r7,#52
  54 001a 0A60     	 str r2,[r1]
  55 001c 07F13002 	 add r2,r7,#48
  56 0020 1360     	 str r3,[r2]
  74:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
  75:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** #if (defined(ARM_MATH_CM7) || defined(ARM_MATH_CM4) || defined(ARM_MATH_CM3)) && !defined(UNALIGNED
  76:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
  77:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
  78:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
  79:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t *pIn1;                                   /* inputA pointer               */
  80:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t *pIn2;                                   /* inputB pointer               */
  81:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t *pOut = pDst;                            /* output pointer               */
  57              	 .loc 1 81 0
  58 0022 D7F8F033 	 ldr r3,[r7,#1008]
  59 0026 C7F8C433 	 str r3,[r7,#964]
  82:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulators                  */
  83:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t *px;                                     /* Intermediate inputA pointer  */
  84:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t *py;                                     /* Intermediate inputB pointer  */
  85:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t *pSrc1;                                  /* Intermediate pointers        */
  86:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q31_t x0, x1, x2, x3, c0;                      /* temporary variables for holding input and coeff
  87:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   uint32_t j, k = 0u, count, blkCnt, outBlockSize, blockSize1, blockSize2, blockSize3;  /* loop cou
  60              	 .loc 1 87 0
  61 002a 0023     	 movs r3,#0
  62 002c C7F88833 	 str r3,[r7,#904]
  88:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   int32_t inc = 1;                               /* Destination address modifier */
  63              	 .loc 1 88 0
  64 0030 0123     	 movs r3,#1
  65 0032 C7F87433 	 str r3,[r7,#884]
  89:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
  90:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
  91:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  92:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* srcB is always made to slide across srcA. */
  93:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  94:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
  95:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
  96:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* and the destination pointer modifier, inc is set to -1 */
  97:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
  98:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* But to improve the performance,
  99:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * we include zeroes in the output instead of zero padding either of the the inputs*/
 100:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen > srcBLen,
 101:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
 102:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen < srcBLen,
 103:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
 104:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   if (srcALen >= srcBLen)
  66              	 .loc 1 104 0
  67 0036 07F13802 	 add r2,r7,#56
  68 003a 07F13003 	 add r3,r7,#48
  69 003e 1268     	 ldr r2,[r2]
  70 0040 1B68     	 ldr r3,[r3]
  71 0042 9A42     	 cmp r2,r3
  72 0044 26D3     	 bcc .L2
 105:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 106:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputA pointer */
 107:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pIn1 = (pSrcA);
  73              	 .loc 1 107 0
  74 0046 07F13C03 	 add r3,r7,#60
  75 004a 1B68     	 ldr r3,[r3]
  76 004c C7F8CC33 	 str r3,[r7,#972]
 108:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 109:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputB pointer */
 110:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pIn2 = (pSrcB);
  77              	 .loc 1 110 0
  78 0050 07F13403 	 add r3,r7,#52
  79 0054 1B68     	 ldr r3,[r3]
  80 0056 C7F8C833 	 str r3,[r7,#968]
 111:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 112:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Number of output samples is calculated */
 113:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     outBlockSize = (2u * srcALen) - 1u;
  81              	 .loc 1 113 0
  82 005a 07F13803 	 add r3,r7,#56
  83 005e 1B68     	 ldr r3,[r3]
  84 0060 5B00     	 lsls r3,r3,#1
  85 0062 013B     	 subs r3,r3,#1
  86 0064 C7F87033 	 str r3,[r7,#880]
 114:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 115:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* When srcALen > srcBLen, zero padding is done to srcB
 116:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      * to make their lengths equal.
 117:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      * Instead, (outBlockSize - (srcALen + srcBLen - 1))
 118:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      * number of output samples are made zero */
 119:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     j = outBlockSize - (srcALen + (srcBLen - 1u));
  87              	 .loc 1 119 0
  88 0068 07F13002 	 add r2,r7,#48
  89 006c 07F13803 	 add r3,r7,#56
  90 0070 1268     	 ldr r2,[r2]
  91 0072 1B68     	 ldr r3,[r3]
  92 0074 1A44     	 add r2,r2,r3
  93 0076 D7F87033 	 ldr r3,[r7,#880]
  94 007a 9B1A     	 subs r3,r3,r2
  95 007c 0133     	 adds r3,r3,#1
  96 007e C7F86C33 	 str r3,[r7,#876]
 120:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 121:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Updating the pointer position to non zero value */
 122:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pOut += j;
  97              	 .loc 1 122 0
  98 0082 D7F86C33 	 ldr r3,[r7,#876]
  99 0086 5A00     	 lsls r2,r3,#1
 100 0088 D7F8C433 	 ldr r3,[r7,#964]
 101 008c 1344     	 add r3,r3,r2
 102 008e C7F8C433 	 str r3,[r7,#964]
 103 0092 2DE0     	 b .L3
 104              	.L2:
 123:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 124:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   }
 125:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   else
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 127:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputA pointer */
 128:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pIn1 = (pSrcB);
 105              	 .loc 1 128 0
 106 0094 07F13403 	 add r3,r7,#52
 107 0098 1B68     	 ldr r3,[r3]
 108 009a C7F8CC33 	 str r3,[r7,#972]
 129:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 130:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputB pointer */
 131:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pIn2 = (pSrcA);
 109              	 .loc 1 131 0
 110 009e 07F13C03 	 add r3,r7,#60
 111 00a2 1B68     	 ldr r3,[r3]
 112 00a4 C7F8C833 	 str r3,[r7,#968]
 132:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 133:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 134:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     j = srcBLen;
 113              	 .loc 1 134 0
 114 00a8 07F13003 	 add r3,r7,#48
 115 00ac 1B68     	 ldr r3,[r3]
 116 00ae C7F86C33 	 str r3,[r7,#876]
 135:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     srcBLen = srcALen;
 117              	 .loc 1 135 0
 118 00b2 07F13002 	 add r2,r7,#48
 119 00b6 07F13803 	 add r3,r7,#56
 120 00ba 1B68     	 ldr r3,[r3]
 121 00bc 1360     	 str r3,[r2]
 136:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     srcALen = j;
 122              	 .loc 1 136 0
 123 00be 07F13802 	 add r2,r7,#56
 124 00c2 D7F86C33 	 ldr r3,[r7,#876]
 125 00c6 1360     	 str r3,[r2]
 137:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 138:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* CORR(x, y) = Reverse order(CORR(y, x)) */
 139:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Hence set the destination pointer to point to the last output sample */
 140:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pOut = pDst + ((srcALen + srcBLen) - 2u);
 126              	 .loc 1 140 0
 127 00c8 07F13802 	 add r2,r7,#56
 128 00cc 07F13003 	 add r3,r7,#48
 129 00d0 1268     	 ldr r2,[r2]
 130 00d2 1B68     	 ldr r3,[r3]
 131 00d4 1344     	 add r3,r3,r2
 132 00d6 03F10043 	 add r3,r3,#-2147483648
 133 00da 023B     	 subs r3,r3,#2
 134 00dc 5A00     	 lsls r2,r3,#1
 135 00de D7F8F033 	 ldr r3,[r7,#1008]
 136 00e2 1344     	 add r3,r3,r2
 137 00e4 C7F8C433 	 str r3,[r7,#964]
 141:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 142:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Destination address modifier is set to -1 */
 143:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     inc = -1;
 138              	 .loc 1 143 0
 139 00e8 4FF0FF33 	 mov r3,#-1
 140 00ec C7F87433 	 str r3,[r7,#884]
 141              	.L3:
 144:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 145:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   }
 146:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 147:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* The function is internally
 148:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * divided into three parts according to the number of multiplications that has to be
 149:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * taken place between inputA samples and inputB samples. In the first part of the
 150:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * algorithm, the multiplications increase by one for every iteration.
 151:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * In the second part of the algorithm, srcBLen number of multiplications are done.
 152:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * In the third part of the algorithm, the multiplications decrease by one
 153:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * for every iteration.*/
 154:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* The algorithm is implemented in three stages.
 155:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * The loop counters of each stage is initiated here. */
 156:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   blockSize1 = srcBLen - 1u;
 142              	 .loc 1 156 0
 143 00f0 07F13003 	 add r3,r7,#48
 144 00f4 1B68     	 ldr r3,[r3]
 145 00f6 013B     	 subs r3,r3,#1
 146 00f8 C7F87C33 	 str r3,[r7,#892]
 157:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   blockSize2 = srcALen - (srcBLen - 1u);
 147              	 .loc 1 157 0
 148 00fc 07F13802 	 add r2,r7,#56
 149 0100 07F13003 	 add r3,r7,#48
 150 0104 1268     	 ldr r2,[r2]
 151 0106 1B68     	 ldr r3,[r3]
 152 0108 D31A     	 subs r3,r2,r3
 153 010a 0133     	 adds r3,r3,#1
 154 010c C7F86833 	 str r3,[r7,#872]
 158:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   blockSize3 = blockSize1;
 155              	 .loc 1 158 0
 156 0110 D7F87C33 	 ldr r3,[r7,#892]
 157 0114 C7F87833 	 str r3,[r7,#888]
 159:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 160:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* --------------------------
 161:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * Initializations of stage1
 162:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * -------------------------*/
 163:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 164:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* sum = x[0] * y[srcBlen - 1]
 165:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
 166:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * ....
 167:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
 168:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    */
 169:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 170:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 171:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      The count variable holds the number of MAC operations performed */
 172:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   count = 1u;
 158              	 .loc 1 172 0
 159 0118 0123     	 movs r3,#1
 160 011a C7F88433 	 str r3,[r7,#900]
 173:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 174:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputA */
 175:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   px = pIn1;
 161              	 .loc 1 175 0
 162 011e 07F59A72 	 add r2,r7,#308
 163 0122 D7F8CC33 	 ldr r3,[r7,#972]
 164 0126 1360     	 str r3,[r2]
 176:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 177:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputB */
 178:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   pSrc1 = pIn2 + (srcBLen - 1u);
 165              	 .loc 1 178 0
 166 0128 07F13003 	 add r3,r7,#48
 167 012c 1B68     	 ldr r3,[r3]
 168 012e 03F10043 	 add r3,r3,#-2147483648
 169 0132 013B     	 subs r3,r3,#1
 170 0134 5A00     	 lsls r2,r3,#1
 171 0136 D7F8C833 	 ldr r3,[r7,#968]
 172 013a 1344     	 add r3,r3,r2
 173 013c C7F89433 	 str r3,[r7,#916]
 179:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   py = pSrc1;
 174              	 .loc 1 179 0
 175 0140 07F59872 	 add r2,r7,#304
 176 0144 D7F89433 	 ldr r3,[r7,#916]
 177 0148 1360     	 str r3,[r2]
 180:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 181:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* ------------------------
 182:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * Stage1 process
 183:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * ----------------------*/
 184:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 185:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* The first loop starts here */
 186:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   while (blockSize1 > 0u)
 178              	 .loc 1 186 0
 179 014a 19E1     	 b .L4
 180              	.L12:
 187:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 188:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Accumulator is made zero for every iteration */
 189:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     sum = 0;
 181              	 .loc 1 189 0
 182 014c 4FF00002 	 mov r2,#0
 183 0150 4FF00003 	 mov r3,#0
 184 0154 07F56E71 	 add r1,r7,#952
 185 0158 C1E90023 	 strd r2,[r1]
 190:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 191:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 192:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     k = count >> 2;
 186              	 .loc 1 192 0
 187 015c D7F88433 	 ldr r3,[r7,#900]
 188 0160 9B08     	 lsrs r3,r3,#2
 189 0162 C7F88833 	 str r3,[r7,#904]
 193:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 194:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 195:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0u)
 190              	 .loc 1 196 0
 191 0166 7CE0     	 b .L5
 192              	.L8:
 197:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 198:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* x[0] * y[srcBLen - 4] , x[1] * y[srcBLen - 3] */
 199:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(*__SIMD32(px)++, *__SIMD32(py)++, sum);
 193              	 .loc 1 199 0
 194 0168 07F59A71 	 add r1,r7,#308
 195 016c 0A68     	 ldr r2,[r1]
 196 016e 131D     	 adds r3,r2,#4
 197 0170 0B60     	 str r3,[r1]
 198 0172 1368     	 ldr r3,[r2]
 199 0174 1846     	 mov r0,r3
 200 0176 07F59871 	 add r1,r7,#304
 201 017a 0A68     	 ldr r2,[r1]
 202 017c 131D     	 adds r3,r2,#4
 203 017e 0B60     	 str r3,[r1]
 204 0180 1368     	 ldr r3,[r2]
 205 0182 1946     	 mov r1,r3
 206 0184 07F56E73 	 add r3,r7,#952
 207 0188 D3E90023 	 ldrd r2,[r3]
 208 018c C7F81803 	 str r0,[r7,#792]
 209 0190 C7F81413 	 str r1,[r7,#788]
 210 0194 07F54271 	 add r1,r7,#776
 211 0198 C1E90023 	 strd r2,[r1]
 212              	.LBB70:
 213              	.LBB71:
 214              	 .file 2 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.1
   5:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     02. February 2017
   6:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  36:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                     __asm
  37:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  39:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                  inline
  40:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  41:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  44:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  47:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  48:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  50:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  51:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  53:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  65:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  72:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  76:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  77:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  78:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  79:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  83:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  85:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0U);
 644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Memory Barrier
 759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 768:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 769:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 770:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 771:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 772:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 773:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 776:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 777:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_bswap32(value);
 778:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 779:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 780:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 781:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 783:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 784:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 785:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 787:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 788:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 789:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 790:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 791:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 792:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 793:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 794:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 795:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 796:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 797:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 798:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 799:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 800:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 801:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 802:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 803:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 804:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 805:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 806:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 807:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 808:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 809:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 810:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 811:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 812:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 813:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t result;
 814:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 815:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 816:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 817:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 818:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 819:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 820:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 821:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 822:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 823:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 824:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 825:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 826:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
 827:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 828:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 829:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 830:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 831:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 832:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 833:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 834:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 835:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Breakpoint
 836:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 837:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 838:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 839:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 840:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 841:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 842:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 843:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 844:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 845:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse bit order of value
 846:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 847:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 848:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 849:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 850:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 851:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 852:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 853:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 855:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 856:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 857:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 858:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 859:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t s = (4 /*sizeof(v)*/ * 8) - 1; /* extra shift needed at end */
 860:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 861:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 862:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 863:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   {
 864:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result <<= 1U;
 865:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result |= value & 1U;
 866:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     s--;
 867:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 868:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 869:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 870:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 871:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 872:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 873:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 874:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 875:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Count leading zeros
 876:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 877:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 878:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             number of leading zeros in value
 879:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 880:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CLZ             __builtin_clz
 881:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 882:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 883:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 884:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 885:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 886:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 887:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 888:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 889:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 890:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 891:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 892:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 893:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
 894:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 895:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 896:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 897:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 898:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 899:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 900:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 901:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 902:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 903:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 904:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 905:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 906:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 907:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 908:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 909:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 910:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 911:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 912:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 913:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 914:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 915:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)
 916:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 917:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 918:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 920:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 921:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 922:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 923:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 924:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 925:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 926:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 927:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 928:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 929:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 930:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 931:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 932:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 933:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 934:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 935:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 936:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 937:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
 938:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 939:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 940:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 941:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 942:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 943:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 944:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 945:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 946:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 947:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 948:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 949:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 950:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 951:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 952:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 953:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 954:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *a
 955:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 956:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 957:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 958:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 959:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 960:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 961:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 962:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 963:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 964:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 965:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 966:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 967:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 968:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 969:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 970:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 971:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t 
 972:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 973:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 974:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 975:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 976:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 977:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 978:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 979:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 980:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 981:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 982:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 983:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 984:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 985:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 986:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 987:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 988:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t 
 989:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 990:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 991:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 992:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 993:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 994:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 995:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 996:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 997:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 998:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Remove the exclusive lock
 999:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1000:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1001:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)
1002:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1003:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1004:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1005:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1006:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1007:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1008:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1009:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1010:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1011:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1012:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1013:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1014:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1015:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1016:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Signed Saturate
1017:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates a signed value.
1018:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1019:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1020:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1021:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1022:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1023:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1024:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1025:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1026:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1027:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1028:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1029:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1030:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1031:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Unsigned Saturate
1032:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates an unsigned value.
1033:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1034:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1035:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1036:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1037:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1038:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1039:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1040:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1041:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1042:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1043:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1044:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1045:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1046:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1047:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1048:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1049:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to rotate
1050:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
1051:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1052:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
1053:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1054:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1055:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1056:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1057:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1058:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1059:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1060:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1061:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1062:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1063:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1064:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1065:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1066:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1067:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1068:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1069:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1070:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1071:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1072:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1073:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1074:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1075:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1076:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1077:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1078:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1079:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1080:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1081:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1082:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1083:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1084:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1085:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1086:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1087:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1088:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1089:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1090:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1091:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1092:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1093:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1094:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1095:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1096:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1097:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1098:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1099:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)
1112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)
1169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)
1184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)
1199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *p
1297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t 
1314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *
1331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated SIMD instructions
1347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
1348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
1349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__ARM_FEATURE_DSP == 1)                             /* ToDo ARMCLANG: This should be ARCH >= A
1351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32
1651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
1673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
1689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32
1721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint3
1729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint6
1737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   union llreg_u{
1739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t w32[2];
1740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint64_t w64;
1741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   } llr;
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   llr.w64 = acc;
 215              	 .loc 2 1742 0
 216 019c 07F14001 	 add r1,r7,#64
 217 01a0 07F54273 	 add r3,r7,#776
 218 01a4 D3E90023 	 ldrd r2,[r3]
 219 01a8 C1E90023 	 strd r2,[r1]
1743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
 220              	 .loc 2 1745 0
 221 01ac 07F14003 	 add r3,r7,#64
 222 01b0 1A68     	 ldr r2,[r3]
 223 01b2 07F14003 	 add r3,r7,#64
 224 01b6 5968     	 ldr r1,[r3,#4]
 225 01b8 D7F81803 	 ldr r0,[r7,#792]
 226 01bc D7F81433 	 ldr r3,[r7,#788]
 227              	
 228 01c0 C0FBC321 	 smlald r2,r1,r0,r3
 229              	
 230              	 .thumb
 231 01c4 07F14003 	 add r3,r7,#64
 232 01c8 1A60     	 str r2,[r3]
 233 01ca 07F14003 	 add r3,r7,#64
 234 01ce 5960     	 str r1,[r3,#4]
1746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
1747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
1748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(llr.w64);
 235              	 .loc 2 1750 0
 236 01d0 07F14003 	 add r3,r7,#64
 237 01d4 D3E90023 	 ldrd r2,[r3]
 238              	.LBE71:
 239              	.LBE70:
 240              	 .loc 1 199 0
 241 01d8 07F56E71 	 add r1,r7,#952
 242 01dc C1E90023 	 strd r2,[r1]
 200:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* x[3] * y[srcBLen - 1] , x[2] * y[srcBLen - 2] */
 201:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(*__SIMD32(px)++, *__SIMD32(py)++, sum);
 243              	 .loc 1 201 0
 244 01e0 07F59A71 	 add r1,r7,#308
 245 01e4 0A68     	 ldr r2,[r1]
 246 01e6 131D     	 adds r3,r2,#4
 247 01e8 0B60     	 str r3,[r1]
 248 01ea 1368     	 ldr r3,[r2]
 249 01ec 1846     	 mov r0,r3
 250 01ee 07F59871 	 add r1,r7,#304
 251 01f2 0A68     	 ldr r2,[r1]
 252 01f4 131D     	 adds r3,r2,#4
 253 01f6 0B60     	 str r3,[r1]
 254 01f8 1368     	 ldr r3,[r2]
 255 01fa 1946     	 mov r1,r3
 256 01fc 07F56E73 	 add r3,r7,#952
 257 0200 D3E90023 	 ldrd r2,[r3]
 258 0204 C7F80403 	 str r0,[r7,#772]
 259 0208 C7F80013 	 str r1,[r7,#768]
 260 020c 07F53E71 	 add r1,r7,#760
 261 0210 C1E90023 	 strd r2,[r1]
 262              	.LBB72:
 263              	.LBB73:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264              	 .loc 2 1742 0
 265 0214 07F14801 	 add r1,r7,#72
 266 0218 07F53E73 	 add r3,r7,#760
 267 021c D3E90023 	 ldrd r2,[r3]
 268 0220 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 269              	 .loc 2 1745 0
 270 0224 07F14803 	 add r3,r7,#72
 271 0228 1A68     	 ldr r2,[r3]
 272 022a 07F14803 	 add r3,r7,#72
 273 022e 5968     	 ldr r1,[r3,#4]
 274 0230 D7F80403 	 ldr r0,[r7,#772]
 275 0234 D7F80033 	 ldr r3,[r7,#768]
 276              	
 277 0238 C0FBC321 	 smlald r2,r1,r0,r3
 278              	
 279              	 .thumb
 280 023c 07F14803 	 add r3,r7,#72
 281 0240 1A60     	 str r2,[r3]
 282 0242 07F14803 	 add r3,r7,#72
 283 0246 5960     	 str r1,[r3,#4]
 284              	 .loc 2 1750 0
 285 0248 07F14803 	 add r3,r7,#72
 286 024c D3E90023 	 ldrd r2,[r3]
 287              	.LBE73:
 288              	.LBE72:
 289              	 .loc 1 201 0
 290 0250 07F56E71 	 add r1,r7,#952
 291 0254 C1E90023 	 strd r2,[r1]
 202:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 203:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 204:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       k--;
 292              	 .loc 1 204 0
 293 0258 D7F88833 	 ldr r3,[r7,#904]
 294 025c 013B     	 subs r3,r3,#1
 295 025e C7F88833 	 str r3,[r7,#904]
 296              	.L5:
 196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 297              	 .loc 1 196 0
 298 0262 D7F88833 	 ldr r3,[r7,#904]
 299 0266 002B     	 cmp r3,#0
 300 0268 7FF47EAF 	 bne .L8
 205:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     }
 206:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 207:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 208:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      ** No loop unrolling is used. */
 209:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     k = count % 0x4u;
 301              	 .loc 1 209 0
 302 026c D7F88433 	 ldr r3,[r7,#900]
 303 0270 03F00303 	 and r3,r3,#3
 304 0274 C7F88833 	 str r3,[r7,#904]
 210:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 211:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0u)
 305              	 .loc 1 211 0
 306 0278 44E0     	 b .L9
 307              	.L11:
 212:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 213:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulates */
 214:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* x[0] * y[srcBLen - 1] */
 215:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(*px++, *py++, sum);
 308              	 .loc 1 215 0
 309 027a 07F59A73 	 add r3,r7,#308
 310 027e 1968     	 ldr r1,[r3]
 311 0280 8A1C     	 adds r2,r1,#2
 312 0282 07F59A73 	 add r3,r7,#308
 313 0286 1A60     	 str r2,[r3]
 314 0288 0B88     	 ldrh r3,[r1]
 315 028a 18B2     	 sxth r0,r3
 316 028c 07F59873 	 add r3,r7,#304
 317 0290 1968     	 ldr r1,[r3]
 318 0292 8A1C     	 adds r2,r1,#2
 319 0294 07F59873 	 add r3,r7,#304
 320 0298 1A60     	 str r2,[r3]
 321 029a 0B88     	 ldrh r3,[r1]
 322 029c 19B2     	 sxth r1,r3
 323 029e 07F56E73 	 add r3,r7,#952
 324 02a2 D3E90023 	 ldrd r2,[r3]
 325 02a6 C7F8F402 	 str r0,[r7,#756]
 326 02aa C7F8F012 	 str r1,[r7,#752]
 327 02ae 07F53A71 	 add r1,r7,#744
 328 02b2 C1E90023 	 strd r2,[r1]
 329              	.LBB74:
 330              	.LBB75:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 331              	 .loc 2 1742 0
 332 02b6 07F15001 	 add r1,r7,#80
 333 02ba 07F53A73 	 add r3,r7,#744
 334 02be D3E90023 	 ldrd r2,[r3]
 335 02c2 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 336              	 .loc 2 1745 0
 337 02c6 07F15003 	 add r3,r7,#80
 338 02ca 1A68     	 ldr r2,[r3]
 339 02cc 07F15003 	 add r3,r7,#80
 340 02d0 5968     	 ldr r1,[r3,#4]
 341 02d2 D7F8F402 	 ldr r0,[r7,#756]
 342 02d6 D7F8F032 	 ldr r3,[r7,#752]
 343              	
 344 02da C0FBC321 	 smlald r2,r1,r0,r3
 345              	
 346              	 .thumb
 347 02de 07F15003 	 add r3,r7,#80
 348 02e2 1A60     	 str r2,[r3]
 349 02e4 07F15003 	 add r3,r7,#80
 350 02e8 5960     	 str r1,[r3,#4]
 351              	 .loc 2 1750 0
 352 02ea 07F15003 	 add r3,r7,#80
 353 02ee D3E90023 	 ldrd r2,[r3]
 354              	.LBE75:
 355              	.LBE74:
 356              	 .loc 1 215 0
 357 02f2 07F56E71 	 add r1,r7,#952
 358 02f6 C1E90023 	 strd r2,[r1]
 216:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 217:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 218:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       k--;
 359              	 .loc 1 218 0
 360 02fa D7F88833 	 ldr r3,[r7,#904]
 361 02fe 013B     	 subs r3,r3,#1
 362 0300 C7F88833 	 str r3,[r7,#904]
 363              	.L9:
 211:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 364              	 .loc 1 211 0
 365 0304 D7F88833 	 ldr r3,[r7,#904]
 366 0308 002B     	 cmp r3,#0
 367 030a B6D1     	 bne .L11
 368              	.LBB76:
 219:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     }
 220:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 221:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 222:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     *pOut = (q15_t) (__SSAT((sum >> 15), 16));
 369              	 .loc 1 222 0
 370 030c 07F56E73 	 add r3,r7,#952
 371 0310 D3E90023 	 ldrd r2,[r3]
 372 0314 4FEAD23A 	 lsr r10,r2,#15
 373 0318 4AEA434A 	 orr r10,r10,r3,lsl#17
 374 031c 4FEAE33B 	 asr fp,r3,#15
 375 0320 5346     	 mov r3,r10
 376 0322 C7F86433 	 str r3,[r7,#868]
 377 0326 D7F86433 	 ldr r3,[r7,#868]
 378              	
 379 032a 03F30F03 	 ssat r3,#16,r3
 380              	
 381              	 .thumb
 382 032e C7F86033 	 str r3,[r7,#864]
 383 0332 D7F86033 	 ldr r3,[r7,#864]
 384              	.LBE76:
 385 0336 9BB2     	 uxth r3,r3
 386 0338 D7F8C423 	 ldr r2,[r7,#964]
 387 033c 1380     	 strh r3,[r2]
 223:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 224:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pOut += inc;
 388              	 .loc 1 224 0
 389 033e D7F87433 	 ldr r3,[r7,#884]
 390 0342 5A00     	 lsls r2,r3,#1
 391 0344 D7F8C433 	 ldr r3,[r7,#964]
 392 0348 1344     	 add r3,r3,r2
 393 034a C7F8C433 	 str r3,[r7,#964]
 225:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 226:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 227:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     py = pSrc1 - count;
 394              	 .loc 1 227 0
 395 034e D7F88433 	 ldr r3,[r7,#900]
 396 0352 5B00     	 lsls r3,r3,#1
 397 0354 5A42     	 negs r2,r3
 398 0356 D7F89433 	 ldr r3,[r7,#916]
 399 035a 1A44     	 add r2,r2,r3
 400 035c 07F59873 	 add r3,r7,#304
 401 0360 1A60     	 str r2,[r3]
 228:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     px = pIn1;
 402              	 .loc 1 228 0
 403 0362 07F59A72 	 add r2,r7,#308
 404 0366 D7F8CC33 	 ldr r3,[r7,#972]
 405 036a 1360     	 str r3,[r2]
 229:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 230:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Increment the MAC count */
 231:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     count++;
 406              	 .loc 1 231 0
 407 036c D7F88433 	 ldr r3,[r7,#900]
 408 0370 0133     	 adds r3,r3,#1
 409 0372 C7F88433 	 str r3,[r7,#900]
 232:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 233:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Decrement the loop counter */
 234:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     blockSize1--;
 410              	 .loc 1 234 0
 411 0376 D7F87C33 	 ldr r3,[r7,#892]
 412 037a 013B     	 subs r3,r3,#1
 413 037c C7F87C33 	 str r3,[r7,#892]
 414              	.L4:
 186:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 415              	 .loc 1 186 0
 416 0380 D7F87C33 	 ldr r3,[r7,#892]
 417 0384 002B     	 cmp r3,#0
 418 0386 7FF4E1AE 	 bne .L12
 235:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   }
 236:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 237:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* --------------------------
 238:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * Initializations of stage2
 239:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * ------------------------*/
 240:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 241:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
 242:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
 243:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * ....
 244:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen
 245:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    */
 246:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 247:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputA */
 248:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   px = pIn1;
 419              	 .loc 1 248 0
 420 038a 07F59A72 	 add r2,r7,#308
 421 038e D7F8CC33 	 ldr r3,[r7,#972]
 422 0392 1360     	 str r3,[r2]
 249:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 250:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputB */
 251:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   py = pIn2;
 423              	 .loc 1 251 0
 424 0394 07F59872 	 add r2,r7,#304
 425 0398 D7F8C833 	 ldr r3,[r7,#968]
 426 039c 1360     	 str r3,[r2]
 252:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 253:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* count is index by which the pointer pIn1 to be incremented */
 254:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   count = 0u;
 427              	 .loc 1 254 0
 428 039e 0023     	 movs r3,#0
 429 03a0 C7F88433 	 str r3,[r7,#900]
 255:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 256:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* -------------------
 257:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * Stage2 process
 258:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * ------------------*/
 259:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 260:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 261:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * So, to loop unroll over blockSize2,
 262:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * srcBLen should be greater than or equal to 4, to loop unroll the srcBLen loop */
 263:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   if (srcBLen >= 4u)
 430              	 .loc 1 263 0
 431 03a4 07F13003 	 add r3,r7,#48
 432 03a8 1B68     	 ldr r3,[r3]
 433 03aa 032B     	 cmp r3,#3
 434 03ac 40F2EB87 	 bls .L13
 264:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 265:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Loop unroll over blockSize2, by 4 */
 266:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     blkCnt = blockSize2 >> 2u;
 435              	 .loc 1 266 0
 436 03b0 D7F86833 	 ldr r3,[r7,#872]
 437 03b4 9B08     	 lsrs r3,r3,#2
 438 03b6 C7F88033 	 str r3,[r7,#896]
 267:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 268:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     while (blkCnt > 0u)
 439              	 .loc 1 268 0
 440 03ba 00F09BBE 	 b .L14
 441              	.L43:
 269:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 270:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Set all accumulators to zero */
 271:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       acc0 = 0;
 442              	 .loc 1 271 0
 443 03be 4FF00002 	 mov r2,#0
 444 03c2 4FF00003 	 mov r3,#0
 445 03c6 07F56C71 	 add r1,r7,#944
 446 03ca C1E90023 	 strd r2,[r1]
 272:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       acc1 = 0;
 447              	 .loc 1 272 0
 448 03ce 4FF00002 	 mov r2,#0
 449 03d2 4FF00003 	 mov r3,#0
 450 03d6 07F56A71 	 add r1,r7,#936
 451 03da C1E90023 	 strd r2,[r1]
 273:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       acc2 = 0;
 452              	 .loc 1 273 0
 453 03de 4FF00002 	 mov r2,#0
 454 03e2 4FF00003 	 mov r3,#0
 455 03e6 07F56871 	 add r1,r7,#928
 456 03ea C1E90023 	 strd r2,[r1]
 274:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       acc3 = 0;
 457              	 .loc 1 274 0
 458 03ee 4FF00002 	 mov r2,#0
 459 03f2 4FF00003 	 mov r3,#0
 460 03f6 07F56671 	 add r1,r7,#920
 461 03fa C1E90023 	 strd r2,[r1]
 275:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 276:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* read x[0], x[1] samples */
 277:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       x0 = *__SIMD32(px);
 462              	 .loc 1 277 0
 463 03fe 07F59A73 	 add r3,r7,#308
 464 0402 1B68     	 ldr r3,[r3]
 465 0404 1B68     	 ldr r3,[r3]
 466 0406 C7F89033 	 str r3,[r7,#912]
 278:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* read x[1], x[2] samples */
 279:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       x1 = _SIMD32_OFFSET(px + 1);
 467              	 .loc 1 279 0
 468 040a 07F59A73 	 add r3,r7,#308
 469 040e 1B68     	 ldr r3,[r3]
 470 0410 D3F80230 	 ldr r3,[r3,#2]
 471 0414 C7F88C33 	 str r3,[r7,#908]
 280:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       px += 2u;
 472              	 .loc 1 280 0
 473 0418 07F59A73 	 add r3,r7,#308
 474 041c 1B68     	 ldr r3,[r3]
 475 041e 1A1D     	 adds r2,r3,#4
 476 0420 07F59A73 	 add r3,r7,#308
 477 0424 1A60     	 str r2,[r3]
 281:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 282:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 283:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen >> 2u;
 478              	 .loc 1 283 0
 479 0426 07F13003 	 add r3,r7,#48
 480 042a 1B68     	 ldr r3,[r3]
 481 042c 9B08     	 lsrs r3,r3,#2
 482 042e C7F88833 	 str r3,[r7,#904]
 483              	.L23:
 284:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 285:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 286:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 287:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       do
 288:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 289:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read the first two inputB samples using SIMD:
 290:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****          * y[0] and y[1] */
 291:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         c0 = *__SIMD32(py)++;
 484              	 .loc 1 291 0 discriminator 1
 485 0432 07F59871 	 add r1,r7,#304
 486 0436 0A68     	 ldr r2,[r1]
 487 0438 131D     	 adds r3,r2,#4
 488 043a 0B60     	 str r3,[r1]
 489 043c 1368     	 ldr r3,[r2]
 490 043e C7F85C33 	 str r3,[r7,#860]
 292:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 293:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* acc0 +=  x[0] * y[0] + x[1] * y[1] */
 294:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 491              	 .loc 1 294 0 discriminator 1
 492 0442 D7F89013 	 ldr r1,[r7,#912]
 493 0446 D7F85C03 	 ldr r0,[r7,#860]
 494 044a 07F56C73 	 add r3,r7,#944
 495 044e D3E90023 	 ldrd r2,[r3]
 496 0452 C7F8E412 	 str r1,[r7,#740]
 497 0456 C7F8E002 	 str r0,[r7,#736]
 498 045a 07F53671 	 add r1,r7,#728
 499 045e C1E90023 	 strd r2,[r1]
 500              	.LBB77:
 501              	.LBB78:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 502              	 .loc 2 1742 0 discriminator 1
 503 0462 07F15801 	 add r1,r7,#88
 504 0466 07F53673 	 add r3,r7,#728
 505 046a D3E90023 	 ldrd r2,[r3]
 506 046e C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 507              	 .loc 2 1745 0 discriminator 1
 508 0472 07F15803 	 add r3,r7,#88
 509 0476 1968     	 ldr r1,[r3]
 510 0478 07F15803 	 add r3,r7,#88
 511 047c 5A68     	 ldr r2,[r3,#4]
 512 047e D7F8E402 	 ldr r0,[r7,#740]
 513 0482 D7F8E032 	 ldr r3,[r7,#736]
 514              	
 515 0486 C0FBC312 	 smlald r1,r2,r0,r3
 516              	
 517              	 .thumb
 518 048a 07F15803 	 add r3,r7,#88
 519 048e 1960     	 str r1,[r3]
 520 0490 07F15803 	 add r3,r7,#88
 521 0494 5A60     	 str r2,[r3,#4]
 522              	 .loc 2 1750 0 discriminator 1
 523 0496 07F15803 	 add r3,r7,#88
 524 049a D3E90023 	 ldrd r2,[r3]
 525              	.LBE78:
 526              	.LBE77:
 527              	 .loc 1 294 0 discriminator 1
 528 049e 07F56C71 	 add r1,r7,#944
 529 04a2 C1E90023 	 strd r2,[r1]
 295:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 296:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* acc1 +=  x[1] * y[0] + x[2] * y[1] */
 297:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 530              	 .loc 1 297 0 discriminator 1
 531 04a6 D7F88C33 	 ldr r3,[r7,#908]
 532 04aa D7F85C23 	 ldr r2,[r7,#860]
 533 04ae 07F56A71 	 add r1,r7,#936
 534 04b2 D1E90001 	 ldrd r0,[r1]
 535 04b6 C7F8D432 	 str r3,[r7,#724]
 536 04ba 07F53473 	 add r3,r7,#720
 537 04be 1A60     	 str r2,[r3]
 538 04c0 07F53273 	 add r3,r7,#712
 539 04c4 C3E90001 	 strd r0,[r3]
 540              	.LBB79:
 541              	.LBB80:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 542              	 .loc 2 1742 0 discriminator 1
 543 04c8 07F16001 	 add r1,r7,#96
 544 04cc 07F53273 	 add r3,r7,#712
 545 04d0 D3E90023 	 ldrd r2,[r3]
 546 04d4 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 547              	 .loc 2 1745 0 discriminator 1
 548 04d8 07F16003 	 add r3,r7,#96
 549 04dc 1968     	 ldr r1,[r3]
 550 04de 07F16003 	 add r3,r7,#96
 551 04e2 5A68     	 ldr r2,[r3,#4]
 552 04e4 D7F8D402 	 ldr r0,[r7,#724]
 553 04e8 07F53473 	 add r3,r7,#720
 554 04ec 1B68     	 ldr r3,[r3]
 555              	
 556 04ee C0FBC312 	 smlald r1,r2,r0,r3
 557              	
 558              	 .thumb
 559 04f2 07F16003 	 add r3,r7,#96
 560 04f6 1960     	 str r1,[r3]
 561 04f8 07F16003 	 add r3,r7,#96
 562 04fc 5A60     	 str r2,[r3,#4]
 563              	 .loc 2 1750 0 discriminator 1
 564 04fe 07F16003 	 add r3,r7,#96
 565 0502 D3E90023 	 ldrd r2,[r3]
 566              	.LBE80:
 567              	.LBE79:
 568              	 .loc 1 297 0 discriminator 1
 569 0506 07F56A71 	 add r1,r7,#936
 570 050a C1E90023 	 strd r2,[r1]
 298:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 299:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[2], x[3] */
 300:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         x2 = *__SIMD32(px);
 571              	 .loc 1 300 0 discriminator 1
 572 050e 07F59A73 	 add r3,r7,#308
 573 0512 1B68     	 ldr r3,[r3]
 574 0514 1B68     	 ldr r3,[r3]
 575 0516 C7F85833 	 str r3,[r7,#856]
 301:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 302:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[3], x[4] */
 303:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         x3 = _SIMD32_OFFSET(px + 1);
 576              	 .loc 1 303 0 discriminator 1
 577 051a 07F59A73 	 add r3,r7,#308
 578 051e 1B68     	 ldr r3,[r3]
 579 0520 D3F80230 	 ldr r3,[r3,#2]
 580 0524 C7F85433 	 str r3,[r7,#852]
 304:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 305:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* acc2 +=  x[2] * y[0] + x[3] * y[1] */
 306:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x2, c0, acc2);
 581              	 .loc 1 306 0 discriminator 1
 582 0528 D7F85823 	 ldr r2,[r7,#856]
 583 052c D7F85C43 	 ldr r4,[r7,#860]
 584 0530 07F56873 	 add r3,r7,#928
 585 0534 D3E90001 	 ldrd r0,[r3]
 586 0538 07F53173 	 add r3,r7,#708
 587 053c 1A60     	 str r2,[r3]
 588 053e 07F53073 	 add r3,r7,#704
 589 0542 1C60     	 str r4,[r3]
 590 0544 07F52E73 	 add r3,r7,#696
 591 0548 C3E90001 	 strd r0,[r3]
 592              	.LBB81:
 593              	.LBB82:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 594              	 .loc 2 1742 0 discriminator 1
 595 054c 07F16801 	 add r1,r7,#104
 596 0550 07F52E73 	 add r3,r7,#696
 597 0554 D3E90023 	 ldrd r2,[r3]
 598 0558 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 599              	 .loc 2 1745 0 discriminator 1
 600 055c 07F16803 	 add r3,r7,#104
 601 0560 1968     	 ldr r1,[r3]
 602 0562 07F16803 	 add r3,r7,#104
 603 0566 5A68     	 ldr r2,[r3,#4]
 604 0568 07F53173 	 add r3,r7,#708
 605 056c 1868     	 ldr r0,[r3]
 606 056e 07F53073 	 add r3,r7,#704
 607 0572 1B68     	 ldr r3,[r3]
 608              	
 609 0574 C0FBC312 	 smlald r1,r2,r0,r3
 610              	
 611              	 .thumb
 612 0578 07F16803 	 add r3,r7,#104
 613 057c 1960     	 str r1,[r3]
 614 057e 07F16803 	 add r3,r7,#104
 615 0582 5A60     	 str r2,[r3,#4]
 616              	 .loc 2 1750 0 discriminator 1
 617 0584 07F16803 	 add r3,r7,#104
 618 0588 D3E90023 	 ldrd r2,[r3]
 619              	.LBE82:
 620              	.LBE81:
 621              	 .loc 1 306 0 discriminator 1
 622 058c 07F56871 	 add r1,r7,#928
 623 0590 C1E90023 	 strd r2,[r1]
 307:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 308:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* acc3 +=  x[3] * y[0] + x[4] * y[1] */
 309:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x3, c0, acc3);
 624              	 .loc 1 309 0 discriminator 1
 625 0594 D7F85423 	 ldr r2,[r7,#852]
 626 0598 D7F85C43 	 ldr r4,[r7,#860]
 627 059c 07F56673 	 add r3,r7,#920
 628 05a0 D3E90001 	 ldrd r0,[r3]
 629 05a4 07F52D73 	 add r3,r7,#692
 630 05a8 1A60     	 str r2,[r3]
 631 05aa 07F52C73 	 add r3,r7,#688
 632 05ae 1C60     	 str r4,[r3]
 633 05b0 07F52A73 	 add r3,r7,#680
 634 05b4 C3E90001 	 strd r0,[r3]
 635              	.LBB83:
 636              	.LBB84:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 637              	 .loc 2 1742 0 discriminator 1
 638 05b8 07F17001 	 add r1,r7,#112
 639 05bc 07F52A73 	 add r3,r7,#680
 640 05c0 D3E90023 	 ldrd r2,[r3]
 641 05c4 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 642              	 .loc 2 1745 0 discriminator 1
 643 05c8 07F17003 	 add r3,r7,#112
 644 05cc 1968     	 ldr r1,[r3]
 645 05ce 07F17003 	 add r3,r7,#112
 646 05d2 5A68     	 ldr r2,[r3,#4]
 647 05d4 07F52D73 	 add r3,r7,#692
 648 05d8 1868     	 ldr r0,[r3]
 649 05da 07F52C73 	 add r3,r7,#688
 650 05de 1B68     	 ldr r3,[r3]
 651              	
 652 05e0 C0FBC312 	 smlald r1,r2,r0,r3
 653              	
 654              	 .thumb
 655 05e4 07F17003 	 add r3,r7,#112
 656 05e8 1960     	 str r1,[r3]
 657 05ea 07F17003 	 add r3,r7,#112
 658 05ee 5A60     	 str r2,[r3,#4]
 659              	 .loc 2 1750 0 discriminator 1
 660 05f0 07F17003 	 add r3,r7,#112
 661 05f4 D3E90023 	 ldrd r2,[r3]
 662              	.LBE84:
 663              	.LBE83:
 664              	 .loc 1 309 0 discriminator 1
 665 05f8 07F56671 	 add r1,r7,#920
 666 05fc C1E90023 	 strd r2,[r1]
 310:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 311:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[2] and y[3] */
 312:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         c0 = *__SIMD32(py)++;
 667              	 .loc 1 312 0 discriminator 1
 668 0600 07F59871 	 add r1,r7,#304
 669 0604 0A68     	 ldr r2,[r1]
 670 0606 131D     	 adds r3,r2,#4
 671 0608 0B60     	 str r3,[r1]
 672 060a 1368     	 ldr r3,[r2]
 673 060c C7F85C33 	 str r3,[r7,#860]
 313:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 314:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* acc0 +=  x[2] * y[2] + x[3] * y[3] */
 315:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x2, c0, acc0);
 674              	 .loc 1 315 0 discriminator 1
 675 0610 D7F85823 	 ldr r2,[r7,#856]
 676 0614 D7F85C43 	 ldr r4,[r7,#860]
 677 0618 07F56C73 	 add r3,r7,#944
 678 061c D3E90001 	 ldrd r0,[r3]
 679 0620 07F52973 	 add r3,r7,#676
 680 0624 1A60     	 str r2,[r3]
 681 0626 07F52873 	 add r3,r7,#672
 682 062a 1C60     	 str r4,[r3]
 683 062c 07F52673 	 add r3,r7,#664
 684 0630 C3E90001 	 strd r0,[r3]
 685              	.LBB85:
 686              	.LBB86:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 687              	 .loc 2 1742 0 discriminator 1
 688 0634 07F17801 	 add r1,r7,#120
 689 0638 07F52673 	 add r3,r7,#664
 690 063c D3E90023 	 ldrd r2,[r3]
 691 0640 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 692              	 .loc 2 1745 0 discriminator 1
 693 0644 07F17803 	 add r3,r7,#120
 694 0648 1968     	 ldr r1,[r3]
 695 064a 07F17803 	 add r3,r7,#120
 696 064e 5A68     	 ldr r2,[r3,#4]
 697 0650 07F52973 	 add r3,r7,#676
 698 0654 1868     	 ldr r0,[r3]
 699 0656 07F52873 	 add r3,r7,#672
 700 065a 1B68     	 ldr r3,[r3]
 701              	
 702 065c C0FBC312 	 smlald r1,r2,r0,r3
 703              	
 704              	 .thumb
 705 0660 07F17803 	 add r3,r7,#120
 706 0664 1960     	 str r1,[r3]
 707 0666 07F17803 	 add r3,r7,#120
 708 066a 5A60     	 str r2,[r3,#4]
 709              	 .loc 2 1750 0 discriminator 1
 710 066c 07F17803 	 add r3,r7,#120
 711 0670 D3E90023 	 ldrd r2,[r3]
 712              	.LBE86:
 713              	.LBE85:
 714              	 .loc 1 315 0 discriminator 1
 715 0674 07F56C71 	 add r1,r7,#944
 716 0678 C1E90023 	 strd r2,[r1]
 316:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 317:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* acc1 +=  x[3] * y[2] + x[4] * y[3] */
 318:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x3, c0, acc1);
 717              	 .loc 1 318 0 discriminator 1
 718 067c D7F85423 	 ldr r2,[r7,#852]
 719 0680 D7F85C43 	 ldr r4,[r7,#860]
 720 0684 07F56A73 	 add r3,r7,#936
 721 0688 D3E90001 	 ldrd r0,[r3]
 722 068c 07F52573 	 add r3,r7,#660
 723 0690 1A60     	 str r2,[r3]
 724 0692 07F52473 	 add r3,r7,#656
 725 0696 1C60     	 str r4,[r3]
 726 0698 07F52273 	 add r3,r7,#648
 727 069c C3E90001 	 strd r0,[r3]
 728              	.LBB87:
 729              	.LBB88:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 730              	 .loc 2 1742 0 discriminator 1
 731 06a0 07F18001 	 add r1,r7,#128
 732 06a4 07F52273 	 add r3,r7,#648
 733 06a8 D3E90023 	 ldrd r2,[r3]
 734 06ac C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 735              	 .loc 2 1745 0 discriminator 1
 736 06b0 07F18003 	 add r3,r7,#128
 737 06b4 1968     	 ldr r1,[r3]
 738 06b6 07F18003 	 add r3,r7,#128
 739 06ba 5A68     	 ldr r2,[r3,#4]
 740 06bc 07F52573 	 add r3,r7,#660
 741 06c0 1868     	 ldr r0,[r3]
 742 06c2 07F52473 	 add r3,r7,#656
 743 06c6 1B68     	 ldr r3,[r3]
 744              	
 745 06c8 C0FBC312 	 smlald r1,r2,r0,r3
 746              	
 747              	 .thumb
 748 06cc 07F18003 	 add r3,r7,#128
 749 06d0 1960     	 str r1,[r3]
 750 06d2 07F18003 	 add r3,r7,#128
 751 06d6 5A60     	 str r2,[r3,#4]
 752              	 .loc 2 1750 0 discriminator 1
 753 06d8 07F18003 	 add r3,r7,#128
 754 06dc D3E90023 	 ldrd r2,[r3]
 755              	.LBE88:
 756              	.LBE87:
 757              	 .loc 1 318 0 discriminator 1
 758 06e0 07F56A71 	 add r1,r7,#936
 759 06e4 C1E90023 	 strd r2,[r1]
 319:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 320:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[4], x[5] */
 321:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         x0 = _SIMD32_OFFSET(px + 2);
 760              	 .loc 1 321 0 discriminator 1
 761 06e8 07F59A73 	 add r3,r7,#308
 762 06ec 1B68     	 ldr r3,[r3]
 763 06ee 5B68     	 ldr r3,[r3,#4]
 764 06f0 C7F89033 	 str r3,[r7,#912]
 322:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 323:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[5], x[6] */
 324:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         x1 = _SIMD32_OFFSET(px + 3);
 765              	 .loc 1 324 0 discriminator 1
 766 06f4 07F59A73 	 add r3,r7,#308
 767 06f8 1B68     	 ldr r3,[r3]
 768 06fa D3F80630 	 ldr r3,[r3,#6]
 769 06fe C7F88C33 	 str r3,[r7,#908]
 325:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 326:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         px += 4u;
 770              	 .loc 1 326 0 discriminator 1
 771 0702 07F59A73 	 add r3,r7,#308
 772 0706 1B68     	 ldr r3,[r3]
 773 0708 03F10802 	 add r2,r3,#8
 774 070c 07F59A73 	 add r3,r7,#308
 775 0710 1A60     	 str r2,[r3]
 327:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 328:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* acc2 +=  x[4] * y[2] + x[5] * y[3] */
 329:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x0, c0, acc2);
 776              	 .loc 1 329 0 discriminator 1
 777 0712 D7F89023 	 ldr r2,[r7,#912]
 778 0716 D7F85C43 	 ldr r4,[r7,#860]
 779 071a 07F56873 	 add r3,r7,#928
 780 071e D3E90001 	 ldrd r0,[r3]
 781 0722 07F52173 	 add r3,r7,#644
 782 0726 1A60     	 str r2,[r3]
 783 0728 07F52073 	 add r3,r7,#640
 784 072c 1C60     	 str r4,[r3]
 785 072e 07F51E73 	 add r3,r7,#632
 786 0732 C3E90001 	 strd r0,[r3]
 787              	.LBB89:
 788              	.LBB90:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 789              	 .loc 2 1742 0 discriminator 1
 790 0736 07F18801 	 add r1,r7,#136
 791 073a 07F51E73 	 add r3,r7,#632
 792 073e D3E90023 	 ldrd r2,[r3]
 793 0742 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 794              	 .loc 2 1745 0 discriminator 1
 795 0746 07F18803 	 add r3,r7,#136
 796 074a 1968     	 ldr r1,[r3]
 797 074c 07F18803 	 add r3,r7,#136
 798 0750 5A68     	 ldr r2,[r3,#4]
 799 0752 07F52173 	 add r3,r7,#644
 800 0756 1868     	 ldr r0,[r3]
 801 0758 07F52073 	 add r3,r7,#640
 802 075c 1B68     	 ldr r3,[r3]
 803              	
 804 075e C0FBC312 	 smlald r1,r2,r0,r3
 805              	
 806              	 .thumb
 807 0762 07F18803 	 add r3,r7,#136
 808 0766 1960     	 str r1,[r3]
 809 0768 07F18803 	 add r3,r7,#136
 810 076c 5A60     	 str r2,[r3,#4]
 811              	 .loc 2 1750 0 discriminator 1
 812 076e 07F18803 	 add r3,r7,#136
 813 0772 D3E90023 	 ldrd r2,[r3]
 814              	.LBE90:
 815              	.LBE89:
 816              	 .loc 1 329 0 discriminator 1
 817 0776 07F56871 	 add r1,r7,#928
 818 077a C1E90023 	 strd r2,[r1]
 330:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 331:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* acc3 +=  x[5] * y[2] + x[6] * y[3] */
 332:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x1, c0, acc3);
 819              	 .loc 1 332 0 discriminator 1
 820 077e D7F88C23 	 ldr r2,[r7,#908]
 821 0782 D7F85C43 	 ldr r4,[r7,#860]
 822 0786 07F56673 	 add r3,r7,#920
 823 078a D3E90001 	 ldrd r0,[r3]
 824 078e 07F51D73 	 add r3,r7,#628
 825 0792 1A60     	 str r2,[r3]
 826 0794 07F51C73 	 add r3,r7,#624
 827 0798 1C60     	 str r4,[r3]
 828 079a 07F51A73 	 add r3,r7,#616
 829 079e C3E90001 	 strd r0,[r3]
 830              	.LBB91:
 831              	.LBB92:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 832              	 .loc 2 1742 0 discriminator 1
 833 07a2 07F19001 	 add r1,r7,#144
 834 07a6 07F51A73 	 add r3,r7,#616
 835 07aa D3E90023 	 ldrd r2,[r3]
 836 07ae C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 837              	 .loc 2 1745 0 discriminator 1
 838 07b2 07F19003 	 add r3,r7,#144
 839 07b6 1968     	 ldr r1,[r3]
 840 07b8 07F19003 	 add r3,r7,#144
 841 07bc 5A68     	 ldr r2,[r3,#4]
 842 07be 07F51D73 	 add r3,r7,#628
 843 07c2 1868     	 ldr r0,[r3]
 844 07c4 07F51C73 	 add r3,r7,#624
 845 07c8 1B68     	 ldr r3,[r3]
 846              	
 847 07ca C0FBC312 	 smlald r1,r2,r0,r3
 848              	
 849              	 .thumb
 850 07ce 07F19003 	 add r3,r7,#144
 851 07d2 1960     	 str r1,[r3]
 852 07d4 07F19003 	 add r3,r7,#144
 853 07d8 5A60     	 str r2,[r3,#4]
 854              	 .loc 2 1750 0 discriminator 1
 855 07da 07F19003 	 add r3,r7,#144
 856 07de D3E90023 	 ldrd r2,[r3]
 857              	.LBE92:
 858              	.LBE91:
 859              	 .loc 1 332 0 discriminator 1
 860 07e2 07F56671 	 add r1,r7,#920
 861 07e6 C1E90023 	 strd r2,[r1]
 333:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 334:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       } while (--k);
 862              	 .loc 1 334 0 discriminator 1
 863 07ea D7F88833 	 ldr r3,[r7,#904]
 864 07ee 013B     	 subs r3,r3,#1
 865 07f0 C7F88833 	 str r3,[r7,#904]
 866 07f4 D7F88833 	 ldr r3,[r7,#904]
 867 07f8 002B     	 cmp r3,#0
 868 07fa 7FF41AAE 	 bne .L23
 335:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 336:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 337:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****        ** No loop unrolling is used. */
 338:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen % 0x4u;
 869              	 .loc 1 338 0
 870 07fe 07F13003 	 add r3,r7,#48
 871 0802 1B68     	 ldr r3,[r3]
 872 0804 03F00303 	 and r3,r3,#3
 873 0808 C7F88833 	 str r3,[r7,#904]
 339:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 340:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       if (k == 1u)
 874              	 .loc 1 340 0
 875 080c D7F88833 	 ldr r3,[r7,#904]
 876 0810 012B     	 cmp r3,#1
 877 0812 40F0F180 	 bne .L24
 341:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 342:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[4] */
 343:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         c0 = *py;
 878              	 .loc 1 343 0
 879 0816 07F59873 	 add r3,r7,#304
 880 081a 1B68     	 ldr r3,[r3]
 881 081c 1B88     	 ldrh r3,[r3]
 882 081e 1BB2     	 sxth r3,r3
 883 0820 C7F85C33 	 str r3,[r7,#860]
 344:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 345:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 346:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 << 16u;
 347:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 348:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** #else
 349:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 350:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 & 0x0000FFFF;
 884              	 .loc 1 350 0
 885 0824 D7F85C33 	 ldr r3,[r7,#860]
 886 0828 9BB2     	 uxth r3,r3
 887 082a C7F85C33 	 str r3,[r7,#860]
 351:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 352:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 353:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[7] */
 354:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         x3 = *__SIMD32(px);
 888              	 .loc 1 354 0
 889 082e 07F59A73 	 add r3,r7,#308
 890 0832 1B68     	 ldr r3,[r3]
 891 0834 1B68     	 ldr r3,[r3]
 892 0836 C7F85433 	 str r3,[r7,#852]
 355:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         px++;
 893              	 .loc 1 355 0
 894 083a 07F59A73 	 add r3,r7,#308
 895 083e 1B68     	 ldr r3,[r3]
 896 0840 9A1C     	 adds r2,r3,#2
 897 0842 07F59A73 	 add r3,r7,#308
 898 0846 1A60     	 str r2,[r3]
 356:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 357:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 358:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 899              	 .loc 1 358 0
 900 0848 D7F89023 	 ldr r2,[r7,#912]
 901 084c D7F85C43 	 ldr r4,[r7,#860]
 902 0850 07F56C73 	 add r3,r7,#944
 903 0854 D3E90001 	 ldrd r0,[r3]
 904 0858 07F51973 	 add r3,r7,#612
 905 085c 1A60     	 str r2,[r3]
 906 085e 07F51873 	 add r3,r7,#608
 907 0862 1C60     	 str r4,[r3]
 908 0864 07F51673 	 add r3,r7,#600
 909 0868 C3E90001 	 strd r0,[r3]
 910              	.LBB93:
 911              	.LBB94:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 912              	 .loc 2 1742 0
 913 086c 07F19801 	 add r1,r7,#152
 914 0870 07F51673 	 add r3,r7,#600
 915 0874 D3E90023 	 ldrd r2,[r3]
 916 0878 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 917              	 .loc 2 1745 0
 918 087c 07F19803 	 add r3,r7,#152
 919 0880 1968     	 ldr r1,[r3]
 920 0882 07F19803 	 add r3,r7,#152
 921 0886 5A68     	 ldr r2,[r3,#4]
 922 0888 07F51973 	 add r3,r7,#612
 923 088c 1868     	 ldr r0,[r3]
 924 088e 07F51873 	 add r3,r7,#608
 925 0892 1B68     	 ldr r3,[r3]
 926              	
 927 0894 C0FBC312 	 smlald r1,r2,r0,r3
 928              	
 929              	 .thumb
 930 0898 07F19803 	 add r3,r7,#152
 931 089c 1960     	 str r1,[r3]
 932 089e 07F19803 	 add r3,r7,#152
 933 08a2 5A60     	 str r2,[r3,#4]
 934              	 .loc 2 1750 0
 935 08a4 07F19803 	 add r3,r7,#152
 936 08a8 D3E90023 	 ldrd r2,[r3]
 937              	.LBE94:
 938              	.LBE93:
 939              	 .loc 1 358 0
 940 08ac 07F56C71 	 add r1,r7,#944
 941 08b0 C1E90023 	 strd r2,[r1]
 359:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 942              	 .loc 1 359 0
 943 08b4 D7F88C23 	 ldr r2,[r7,#908]
 944 08b8 D7F85C43 	 ldr r4,[r7,#860]
 945 08bc 07F56A73 	 add r3,r7,#936
 946 08c0 D3E90001 	 ldrd r0,[r3]
 947 08c4 07F51573 	 add r3,r7,#596
 948 08c8 1A60     	 str r2,[r3]
 949 08ca 07F51473 	 add r3,r7,#592
 950 08ce 1C60     	 str r4,[r3]
 951 08d0 07F51273 	 add r3,r7,#584
 952 08d4 C3E90001 	 strd r0,[r3]
 953              	.LBB95:
 954              	.LBB96:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 955              	 .loc 2 1742 0
 956 08d8 07F1A001 	 add r1,r7,#160
 957 08dc 07F51273 	 add r3,r7,#584
 958 08e0 D3E90023 	 ldrd r2,[r3]
 959 08e4 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 960              	 .loc 2 1745 0
 961 08e8 07F1A003 	 add r3,r7,#160
 962 08ec 1968     	 ldr r1,[r3]
 963 08ee 07F1A003 	 add r3,r7,#160
 964 08f2 5A68     	 ldr r2,[r3,#4]
 965 08f4 07F51573 	 add r3,r7,#596
 966 08f8 1868     	 ldr r0,[r3]
 967 08fa 07F51473 	 add r3,r7,#592
 968 08fe 1B68     	 ldr r3,[r3]
 969              	
 970 0900 C0FBC312 	 smlald r1,r2,r0,r3
 971              	
 972              	 .thumb
 973 0904 07F1A003 	 add r3,r7,#160
 974 0908 1960     	 str r1,[r3]
 975 090a 07F1A003 	 add r3,r7,#160
 976 090e 5A60     	 str r2,[r3,#4]
 977              	 .loc 2 1750 0
 978 0910 07F1A003 	 add r3,r7,#160
 979 0914 D3E90023 	 ldrd r2,[r3]
 980              	.LBE96:
 981              	.LBE95:
 982              	 .loc 1 359 0
 983 0918 07F56A71 	 add r1,r7,#936
 984 091c C1E90023 	 strd r2,[r1]
 360:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALDX(x1, c0, acc2);
 985              	 .loc 1 360 0
 986 0920 D7F88C23 	 ldr r2,[r7,#908]
 987 0924 D7F85C43 	 ldr r4,[r7,#860]
 988 0928 07F56873 	 add r3,r7,#928
 989 092c D3E90001 	 ldrd r0,[r3]
 990 0930 07F51173 	 add r3,r7,#580
 991 0934 1A60     	 str r2,[r3]
 992 0936 07F51073 	 add r3,r7,#576
 993 093a 1C60     	 str r4,[r3]
 994 093c 07F50E73 	 add r3,r7,#568
 995 0940 C3E90001 	 strd r0,[r3]
 996              	.LBB97:
 997              	.LBB98:
1751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint
1754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   union llreg_u{
1756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t w32[2];
1757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint64_t w64;
1758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   } llr;
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   llr.w64 = acc;
 998              	 .loc 2 1759 0
 999 0944 07F1A801 	 add r1,r7,#168
 1000 0948 07F50E73 	 add r3,r7,#568
 1001 094c D3E90023 	 ldrd r2,[r3]
 1002 0950 C1E90023 	 strd r2,[r1]
1760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
 1003              	 .loc 2 1762 0
 1004 0954 07F1A803 	 add r3,r7,#168
 1005 0958 1968     	 ldr r1,[r3]
 1006 095a 07F1A803 	 add r3,r7,#168
 1007 095e 5A68     	 ldr r2,[r3,#4]
 1008 0960 07F51173 	 add r3,r7,#580
 1009 0964 1868     	 ldr r0,[r3]
 1010 0966 07F51073 	 add r3,r7,#576
 1011 096a 1B68     	 ldr r3,[r3]
 1012              	
 1013 096c C0FBD312 	 smlaldx r1,r2,r0,r3
 1014              	
 1015              	 .thumb
 1016 0970 07F1A803 	 add r3,r7,#168
 1017 0974 1960     	 str r1,[r3]
 1018 0976 07F1A803 	 add r3,r7,#168
 1019 097a 5A60     	 str r2,[r3,#4]
1763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
1764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
1765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(llr.w64);
 1020              	 .loc 2 1767 0
 1021 097c 07F1A803 	 add r3,r7,#168
 1022 0980 D3E90023 	 ldrd r2,[r3]
 1023              	.LBE98:
 1024              	.LBE97:
 1025              	 .loc 1 360 0
 1026 0984 07F56871 	 add r1,r7,#928
 1027 0988 C1E90023 	 strd r2,[r1]
 361:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 1028              	 .loc 1 361 0
 1029 098c D7F85423 	 ldr r2,[r7,#852]
 1030 0990 D7F85C43 	 ldr r4,[r7,#860]
 1031 0994 07F56673 	 add r3,r7,#920
 1032 0998 D3E90001 	 ldrd r0,[r3]
 1033 099c 07F50D73 	 add r3,r7,#564
 1034 09a0 1A60     	 str r2,[r3]
 1035 09a2 07F50C73 	 add r3,r7,#560
 1036 09a6 1C60     	 str r4,[r3]
 1037 09a8 07F50A73 	 add r3,r7,#552
 1038 09ac C3E90001 	 strd r0,[r3]
 1039              	.LBB99:
 1040              	.LBB100:
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1041              	 .loc 2 1759 0
 1042 09b0 07F1B001 	 add r1,r7,#176
 1043 09b4 07F50A73 	 add r3,r7,#552
 1044 09b8 D3E90023 	 ldrd r2,[r3]
 1045 09bc C1E90023 	 strd r2,[r1]
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1046              	 .loc 2 1762 0
 1047 09c0 07F1B003 	 add r3,r7,#176
 1048 09c4 1968     	 ldr r1,[r3]
 1049 09c6 07F1B003 	 add r3,r7,#176
 1050 09ca 5A68     	 ldr r2,[r3,#4]
 1051 09cc 07F50D73 	 add r3,r7,#564
 1052 09d0 1868     	 ldr r0,[r3]
 1053 09d2 07F50C73 	 add r3,r7,#560
 1054 09d6 1B68     	 ldr r3,[r3]
 1055              	
 1056 09d8 C0FBD312 	 smlaldx r1,r2,r0,r3
 1057              	
 1058              	 .thumb
 1059 09dc 07F1B003 	 add r3,r7,#176
 1060 09e0 1960     	 str r1,[r3]
 1061 09e2 07F1B003 	 add r3,r7,#176
 1062 09e6 5A60     	 str r2,[r3,#4]
 1063              	 .loc 2 1767 0
 1064 09e8 07F1B003 	 add r3,r7,#176
 1065 09ec D3E90023 	 ldrd r2,[r3]
 1066              	.LBE100:
 1067              	.LBE99:
 1068              	 .loc 1 361 0
 1069 09f0 07F56671 	 add r1,r7,#920
 1070 09f4 C1E90023 	 strd r2,[r1]
 1071              	.L24:
 362:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       }
 363:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 364:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       if (k == 2u)
 1072              	 .loc 1 364 0
 1073 09f8 D7F88833 	 ldr r3,[r7,#904]
 1074 09fc 022B     	 cmp r3,#2
 1075 09fe 40F0F280 	 bne .L29
 365:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 366:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[4], y[5] */
 367:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         c0 = *__SIMD32(py);
 1076              	 .loc 1 367 0
 1077 0a02 07F59873 	 add r3,r7,#304
 1078 0a06 1B68     	 ldr r3,[r3]
 1079 0a08 1B68     	 ldr r3,[r3]
 1080 0a0a C7F85C33 	 str r3,[r7,#860]
 368:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 369:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[7], x[8] */
 370:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         x3 = *__SIMD32(px);
 1081              	 .loc 1 370 0
 1082 0a0e 07F59A73 	 add r3,r7,#308
 1083 0a12 1B68     	 ldr r3,[r3]
 1084 0a14 1B68     	 ldr r3,[r3]
 1085 0a16 C7F85433 	 str r3,[r7,#852]
 371:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 372:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[9] */
 373:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         x2 = _SIMD32_OFFSET(px + 1);
 1086              	 .loc 1 373 0
 1087 0a1a 07F59A73 	 add r3,r7,#308
 1088 0a1e 1B68     	 ldr r3,[r3]
 1089 0a20 D3F80230 	 ldr r3,[r3,#2]
 1090 0a24 C7F85833 	 str r3,[r7,#856]
 374:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         px += 2u;
 1091              	 .loc 1 374 0
 1092 0a28 07F59A73 	 add r3,r7,#308
 1093 0a2c 1B68     	 ldr r3,[r3]
 1094 0a2e 1A1D     	 adds r2,r3,#4
 1095 0a30 07F59A73 	 add r3,r7,#308
 1096 0a34 1A60     	 str r2,[r3]
 375:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 376:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 377:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 1097              	 .loc 1 377 0
 1098 0a36 D7F89023 	 ldr r2,[r7,#912]
 1099 0a3a D7F85C43 	 ldr r4,[r7,#860]
 1100 0a3e 07F56C73 	 add r3,r7,#944
 1101 0a42 D3E90001 	 ldrd r0,[r3]
 1102 0a46 07F50973 	 add r3,r7,#548
 1103 0a4a 1A60     	 str r2,[r3]
 1104 0a4c 07F50873 	 add r3,r7,#544
 1105 0a50 1C60     	 str r4,[r3]
 1106 0a52 07F50673 	 add r3,r7,#536
 1107 0a56 C3E90001 	 strd r0,[r3]
 1108              	.LBB101:
 1109              	.LBB102:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1110              	 .loc 2 1742 0
 1111 0a5a 07F1B801 	 add r1,r7,#184
 1112 0a5e 07F50673 	 add r3,r7,#536
 1113 0a62 D3E90023 	 ldrd r2,[r3]
 1114 0a66 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1115              	 .loc 2 1745 0
 1116 0a6a 07F1B803 	 add r3,r7,#184
 1117 0a6e 1968     	 ldr r1,[r3]
 1118 0a70 07F1B803 	 add r3,r7,#184
 1119 0a74 5A68     	 ldr r2,[r3,#4]
 1120 0a76 07F50973 	 add r3,r7,#548
 1121 0a7a 1868     	 ldr r0,[r3]
 1122 0a7c 07F50873 	 add r3,r7,#544
 1123 0a80 1B68     	 ldr r3,[r3]
 1124              	
 1125 0a82 C0FBC312 	 smlald r1,r2,r0,r3
 1126              	
 1127              	 .thumb
 1128 0a86 07F1B803 	 add r3,r7,#184
 1129 0a8a 1960     	 str r1,[r3]
 1130 0a8c 07F1B803 	 add r3,r7,#184
 1131 0a90 5A60     	 str r2,[r3,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1132              	 .loc 2 1750 0
 1133 0a92 07F1B803 	 add r3,r7,#184
 1134 0a96 D3E90023 	 ldrd r2,[r3]
 1135              	.LBE102:
 1136              	.LBE101:
 1137              	 .loc 1 377 0
 1138 0a9a 07F56C71 	 add r1,r7,#944
 1139 0a9e C1E90023 	 strd r2,[r1]
 378:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 1140              	 .loc 1 378 0
 1141 0aa2 D7F88C23 	 ldr r2,[r7,#908]
 1142 0aa6 D7F85C43 	 ldr r4,[r7,#860]
 1143 0aaa 07F56A73 	 add r3,r7,#936
 1144 0aae D3E90001 	 ldrd r0,[r3]
 1145 0ab2 07F50573 	 add r3,r7,#532
 1146 0ab6 1A60     	 str r2,[r3]
 1147 0ab8 07F50473 	 add r3,r7,#528
 1148 0abc 1C60     	 str r4,[r3]
 1149 0abe 07F50273 	 add r3,r7,#520
 1150 0ac2 C3E90001 	 strd r0,[r3]
 1151              	.LBB103:
 1152              	.LBB104:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1153              	 .loc 2 1742 0
 1154 0ac6 07F1C001 	 add r1,r7,#192
 1155 0aca 07F50273 	 add r3,r7,#520
 1156 0ace D3E90023 	 ldrd r2,[r3]
 1157 0ad2 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1158              	 .loc 2 1745 0
 1159 0ad6 07F1C003 	 add r3,r7,#192
 1160 0ada 1968     	 ldr r1,[r3]
 1161 0adc 07F1C003 	 add r3,r7,#192
 1162 0ae0 5A68     	 ldr r2,[r3,#4]
 1163 0ae2 07F50573 	 add r3,r7,#532
 1164 0ae6 1868     	 ldr r0,[r3]
 1165 0ae8 07F50473 	 add r3,r7,#528
 1166 0aec 1B68     	 ldr r3,[r3]
 1167              	
 1168 0aee C0FBC312 	 smlald r1,r2,r0,r3
 1169              	
 1170              	 .thumb
 1171 0af2 07F1C003 	 add r3,r7,#192
 1172 0af6 1960     	 str r1,[r3]
 1173 0af8 07F1C003 	 add r3,r7,#192
 1174 0afc 5A60     	 str r2,[r3,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1175              	 .loc 2 1750 0
 1176 0afe 07F1C003 	 add r3,r7,#192
 1177 0b02 D3E90023 	 ldrd r2,[r3]
 1178              	.LBE104:
 1179              	.LBE103:
 1180              	 .loc 1 378 0
 1181 0b06 07F56A71 	 add r1,r7,#936
 1182 0b0a C1E90023 	 strd r2,[r1]
 379:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x3, c0, acc2);
 1183              	 .loc 1 379 0
 1184 0b0e D7F85423 	 ldr r2,[r7,#852]
 1185 0b12 D7F85C43 	 ldr r4,[r7,#860]
 1186 0b16 07F56873 	 add r3,r7,#928
 1187 0b1a D3E90001 	 ldrd r0,[r3]
 1188 0b1e 07F50173 	 add r3,r7,#516
 1189 0b22 1A60     	 str r2,[r3]
 1190 0b24 07F50073 	 add r3,r7,#512
 1191 0b28 1C60     	 str r4,[r3]
 1192 0b2a 07F5FC73 	 add r3,r7,#504
 1193 0b2e C3E90001 	 strd r0,[r3]
 1194              	.LBB105:
 1195              	.LBB106:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1196              	 .loc 2 1742 0
 1197 0b32 07F1C801 	 add r1,r7,#200
 1198 0b36 07F5FC73 	 add r3,r7,#504
 1199 0b3a D3E90023 	 ldrd r2,[r3]
 1200 0b3e C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1201              	 .loc 2 1745 0
 1202 0b42 07F1C803 	 add r3,r7,#200
 1203 0b46 1968     	 ldr r1,[r3]
 1204 0b48 07F1C803 	 add r3,r7,#200
 1205 0b4c 5A68     	 ldr r2,[r3,#4]
 1206 0b4e 07F50173 	 add r3,r7,#516
 1207 0b52 1868     	 ldr r0,[r3]
 1208 0b54 07F50073 	 add r3,r7,#512
 1209 0b58 1B68     	 ldr r3,[r3]
 1210              	
 1211 0b5a C0FBC312 	 smlald r1,r2,r0,r3
 1212              	
 1213              	 .thumb
 1214 0b5e 07F1C803 	 add r3,r7,#200
 1215 0b62 1960     	 str r1,[r3]
 1216 0b64 07F1C803 	 add r3,r7,#200
 1217 0b68 5A60     	 str r2,[r3,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1218              	 .loc 2 1750 0
 1219 0b6a 07F1C803 	 add r3,r7,#200
 1220 0b6e D3E90023 	 ldrd r2,[r3]
 1221              	.LBE106:
 1222              	.LBE105:
 1223              	 .loc 1 379 0
 1224 0b72 07F56871 	 add r1,r7,#928
 1225 0b76 C1E90023 	 strd r2,[r1]
 380:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x2, c0, acc3);
 1226              	 .loc 1 380 0
 1227 0b7a D7F85823 	 ldr r2,[r7,#856]
 1228 0b7e D7F85C43 	 ldr r4,[r7,#860]
 1229 0b82 07F56673 	 add r3,r7,#920
 1230 0b86 D3E90001 	 ldrd r0,[r3]
 1231 0b8a 07F5FA73 	 add r3,r7,#500
 1232 0b8e 1A60     	 str r2,[r3]
 1233 0b90 07F5F873 	 add r3,r7,#496
 1234 0b94 1C60     	 str r4,[r3]
 1235 0b96 07F5F473 	 add r3,r7,#488
 1236 0b9a C3E90001 	 strd r0,[r3]
 1237              	.LBB107:
 1238              	.LBB108:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1239              	 .loc 2 1742 0
 1240 0b9e 07F1D001 	 add r1,r7,#208
 1241 0ba2 07F5F473 	 add r3,r7,#488
 1242 0ba6 D3E90023 	 ldrd r2,[r3]
 1243 0baa C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1244              	 .loc 2 1745 0
 1245 0bae 07F1D003 	 add r3,r7,#208
 1246 0bb2 1968     	 ldr r1,[r3]
 1247 0bb4 07F1D003 	 add r3,r7,#208
 1248 0bb8 5A68     	 ldr r2,[r3,#4]
 1249 0bba 07F5FA73 	 add r3,r7,#500
 1250 0bbe 1868     	 ldr r0,[r3]
 1251 0bc0 07F5F873 	 add r3,r7,#496
 1252 0bc4 1B68     	 ldr r3,[r3]
 1253              	
 1254 0bc6 C0FBC312 	 smlald r1,r2,r0,r3
 1255              	
 1256              	 .thumb
 1257 0bca 07F1D003 	 add r3,r7,#208
 1258 0bce 1960     	 str r1,[r3]
 1259 0bd0 07F1D003 	 add r3,r7,#208
 1260 0bd4 5A60     	 str r2,[r3,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1261              	 .loc 2 1750 0
 1262 0bd6 07F1D003 	 add r3,r7,#208
 1263 0bda D3E90023 	 ldrd r2,[r3]
 1264              	.LBE108:
 1265              	.LBE107:
 1266              	 .loc 1 380 0
 1267 0bde 07F56671 	 add r1,r7,#920
 1268 0be2 C1E90023 	 strd r2,[r1]
 1269              	.L29:
 381:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       }
 382:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 383:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       if (k == 3u)
 1270              	 .loc 1 383 0
 1271 0be6 D7F88833 	 ldr r3,[r7,#904]
 1272 0bea 032B     	 cmp r3,#3
 1273 0bec 40F0DE81 	 bne .L34
 384:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 385:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[4], y[5] */
 386:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         c0 = *__SIMD32(py)++;
 1274              	 .loc 1 386 0
 1275 0bf0 07F59871 	 add r1,r7,#304
 1276 0bf4 0A68     	 ldr r2,[r1]
 1277 0bf6 131D     	 adds r3,r2,#4
 1278 0bf8 0B60     	 str r3,[r1]
 1279 0bfa 1368     	 ldr r3,[r2]
 1280 0bfc C7F85C33 	 str r3,[r7,#860]
 387:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 388:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[7], x[8] */
 389:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         x3 = *__SIMD32(px);
 1281              	 .loc 1 389 0
 1282 0c00 07F59A73 	 add r3,r7,#308
 1283 0c04 1B68     	 ldr r3,[r3]
 1284 0c06 1B68     	 ldr r3,[r3]
 1285 0c08 C7F85433 	 str r3,[r7,#852]
 390:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 391:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[9] */
 392:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         x2 = _SIMD32_OFFSET(px + 1);
 1286              	 .loc 1 392 0
 1287 0c0c 07F59A73 	 add r3,r7,#308
 1288 0c10 1B68     	 ldr r3,[r3]
 1289 0c12 D3F80230 	 ldr r3,[r3,#2]
 1290 0c16 C7F85833 	 str r3,[r7,#856]
 393:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 394:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 395:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 1291              	 .loc 1 395 0
 1292 0c1a D7F89023 	 ldr r2,[r7,#912]
 1293 0c1e D7F85C43 	 ldr r4,[r7,#860]
 1294 0c22 07F56C73 	 add r3,r7,#944
 1295 0c26 D3E90001 	 ldrd r0,[r3]
 1296 0c2a 07F5F273 	 add r3,r7,#484
 1297 0c2e 1A60     	 str r2,[r3]
 1298 0c30 07F5F073 	 add r3,r7,#480
 1299 0c34 1C60     	 str r4,[r3]
 1300 0c36 07F5EC73 	 add r3,r7,#472
 1301 0c3a C3E90001 	 strd r0,[r3]
 1302              	.LBB109:
 1303              	.LBB110:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1304              	 .loc 2 1742 0
 1305 0c3e 07F1D801 	 add r1,r7,#216
 1306 0c42 07F5EC73 	 add r3,r7,#472
 1307 0c46 D3E90023 	 ldrd r2,[r3]
 1308 0c4a C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1309              	 .loc 2 1745 0
 1310 0c4e 07F1D803 	 add r3,r7,#216
 1311 0c52 1968     	 ldr r1,[r3]
 1312 0c54 07F1D803 	 add r3,r7,#216
 1313 0c58 5A68     	 ldr r2,[r3,#4]
 1314 0c5a 07F5F273 	 add r3,r7,#484
 1315 0c5e 1868     	 ldr r0,[r3]
 1316 0c60 07F5F073 	 add r3,r7,#480
 1317 0c64 1B68     	 ldr r3,[r3]
 1318              	
 1319 0c66 C0FBC312 	 smlald r1,r2,r0,r3
 1320              	
 1321              	 .thumb
 1322 0c6a 07F1D803 	 add r3,r7,#216
 1323 0c6e 1960     	 str r1,[r3]
 1324 0c70 07F1D803 	 add r3,r7,#216
 1325 0c74 5A60     	 str r2,[r3,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1326              	 .loc 2 1750 0
 1327 0c76 07F1D803 	 add r3,r7,#216
 1328 0c7a D3E90023 	 ldrd r2,[r3]
 1329              	.LBE110:
 1330              	.LBE109:
 1331              	 .loc 1 395 0
 1332 0c7e 07F56C71 	 add r1,r7,#944
 1333 0c82 C1E90023 	 strd r2,[r1]
 396:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 1334              	 .loc 1 396 0
 1335 0c86 D7F88C23 	 ldr r2,[r7,#908]
 1336 0c8a D7F85C43 	 ldr r4,[r7,#860]
 1337 0c8e 07F56A73 	 add r3,r7,#936
 1338 0c92 D3E90001 	 ldrd r0,[r3]
 1339 0c96 07F5EA73 	 add r3,r7,#468
 1340 0c9a 1A60     	 str r2,[r3]
 1341 0c9c 07F5E873 	 add r3,r7,#464
 1342 0ca0 1C60     	 str r4,[r3]
 1343 0ca2 07F5E473 	 add r3,r7,#456
 1344 0ca6 C3E90001 	 strd r0,[r3]
 1345              	.LBB111:
 1346              	.LBB112:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1347              	 .loc 2 1742 0
 1348 0caa 07F1E001 	 add r1,r7,#224
 1349 0cae 07F5E473 	 add r3,r7,#456
 1350 0cb2 D3E90023 	 ldrd r2,[r3]
 1351 0cb6 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1352              	 .loc 2 1745 0
 1353 0cba 07F1E003 	 add r3,r7,#224
 1354 0cbe 1968     	 ldr r1,[r3]
 1355 0cc0 07F1E003 	 add r3,r7,#224
 1356 0cc4 5A68     	 ldr r2,[r3,#4]
 1357 0cc6 07F5EA73 	 add r3,r7,#468
 1358 0cca 1868     	 ldr r0,[r3]
 1359 0ccc 07F5E873 	 add r3,r7,#464
 1360 0cd0 1B68     	 ldr r3,[r3]
 1361              	
 1362 0cd2 C0FBC312 	 smlald r1,r2,r0,r3
 1363              	
 1364              	 .thumb
 1365 0cd6 07F1E003 	 add r3,r7,#224
 1366 0cda 1960     	 str r1,[r3]
 1367 0cdc 07F1E003 	 add r3,r7,#224
 1368 0ce0 5A60     	 str r2,[r3,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1369              	 .loc 2 1750 0
 1370 0ce2 07F1E003 	 add r3,r7,#224
 1371 0ce6 D3E90023 	 ldrd r2,[r3]
 1372              	.LBE112:
 1373              	.LBE111:
 1374              	 .loc 1 396 0
 1375 0cea 07F56A71 	 add r1,r7,#936
 1376 0cee C1E90023 	 strd r2,[r1]
 397:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x3, c0, acc2);
 1377              	 .loc 1 397 0
 1378 0cf2 D7F85423 	 ldr r2,[r7,#852]
 1379 0cf6 D7F85C43 	 ldr r4,[r7,#860]
 1380 0cfa 07F56873 	 add r3,r7,#928
 1381 0cfe D3E90001 	 ldrd r0,[r3]
 1382 0d02 07F5E273 	 add r3,r7,#452
 1383 0d06 1A60     	 str r2,[r3]
 1384 0d08 07F5E073 	 add r3,r7,#448
 1385 0d0c 1C60     	 str r4,[r3]
 1386 0d0e 07F5DC73 	 add r3,r7,#440
 1387 0d12 C3E90001 	 strd r0,[r3]
 1388              	.LBB113:
 1389              	.LBB114:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1390              	 .loc 2 1742 0
 1391 0d16 07F1E801 	 add r1,r7,#232
 1392 0d1a 07F5DC73 	 add r3,r7,#440
 1393 0d1e D3E90023 	 ldrd r2,[r3]
 1394 0d22 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1395              	 .loc 2 1745 0
 1396 0d26 07F1E803 	 add r3,r7,#232
 1397 0d2a 1968     	 ldr r1,[r3]
 1398 0d2c 07F1E803 	 add r3,r7,#232
 1399 0d30 5A68     	 ldr r2,[r3,#4]
 1400 0d32 07F5E273 	 add r3,r7,#452
 1401 0d36 1868     	 ldr r0,[r3]
 1402 0d38 07F5E073 	 add r3,r7,#448
 1403 0d3c 1B68     	 ldr r3,[r3]
 1404              	
 1405 0d3e C0FBC312 	 smlald r1,r2,r0,r3
 1406              	
 1407              	 .thumb
 1408 0d42 07F1E803 	 add r3,r7,#232
 1409 0d46 1960     	 str r1,[r3]
 1410 0d48 07F1E803 	 add r3,r7,#232
 1411 0d4c 5A60     	 str r2,[r3,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1412              	 .loc 2 1750 0
 1413 0d4e 07F1E803 	 add r3,r7,#232
 1414 0d52 D3E90023 	 ldrd r2,[r3]
 1415              	.LBE114:
 1416              	.LBE113:
 1417              	 .loc 1 397 0
 1418 0d56 07F56871 	 add r1,r7,#928
 1419 0d5a C1E90023 	 strd r2,[r1]
 398:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x2, c0, acc3);
 1420              	 .loc 1 398 0
 1421 0d5e D7F85823 	 ldr r2,[r7,#856]
 1422 0d62 D7F85C43 	 ldr r4,[r7,#860]
 1423 0d66 07F56673 	 add r3,r7,#920
 1424 0d6a D3E90001 	 ldrd r0,[r3]
 1425 0d6e 07F5DA73 	 add r3,r7,#436
 1426 0d72 1A60     	 str r2,[r3]
 1427 0d74 07F5D873 	 add r3,r7,#432
 1428 0d78 1C60     	 str r4,[r3]
 1429 0d7a 07F5D473 	 add r3,r7,#424
 1430 0d7e C3E90001 	 strd r0,[r3]
 1431              	.LBB115:
 1432              	.LBB116:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1433              	 .loc 2 1742 0
 1434 0d82 07F1F001 	 add r1,r7,#240
 1435 0d86 07F5D473 	 add r3,r7,#424
 1436 0d8a D3E90023 	 ldrd r2,[r3]
 1437 0d8e C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1438              	 .loc 2 1745 0
 1439 0d92 07F1F003 	 add r3,r7,#240
 1440 0d96 1968     	 ldr r1,[r3]
 1441 0d98 07F1F003 	 add r3,r7,#240
 1442 0d9c 5A68     	 ldr r2,[r3,#4]
 1443 0d9e 07F5DA73 	 add r3,r7,#436
 1444 0da2 1868     	 ldr r0,[r3]
 1445 0da4 07F5D873 	 add r3,r7,#432
 1446 0da8 1B68     	 ldr r3,[r3]
 1447              	
 1448 0daa C0FBC312 	 smlald r1,r2,r0,r3
 1449              	
 1450              	 .thumb
 1451 0dae 07F1F003 	 add r3,r7,#240
 1452 0db2 1960     	 str r1,[r3]
 1453 0db4 07F1F003 	 add r3,r7,#240
 1454 0db8 5A60     	 str r2,[r3,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1455              	 .loc 2 1750 0
 1456 0dba 07F1F003 	 add r3,r7,#240
 1457 0dbe D3E90023 	 ldrd r2,[r3]
 1458              	.LBE116:
 1459              	.LBE115:
 1460              	 .loc 1 398 0
 1461 0dc2 07F56671 	 add r1,r7,#920
 1462 0dc6 C1E90023 	 strd r2,[r1]
 399:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 400:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         c0 = (*py);
 1463              	 .loc 1 400 0
 1464 0dca 07F59873 	 add r3,r7,#304
 1465 0dce 1B68     	 ldr r3,[r3]
 1466 0dd0 1B88     	 ldrh r3,[r3]
 1467 0dd2 1BB2     	 sxth r3,r3
 1468 0dd4 C7F85C33 	 str r3,[r7,#860]
 401:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 402:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[6] */
 403:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 404:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 405:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 << 16u;
 406:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** #else
 407:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 408:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 & 0x0000FFFF;
 1469              	 .loc 1 408 0
 1470 0dd8 D7F85C33 	 ldr r3,[r7,#860]
 1471 0ddc 9BB2     	 uxth r3,r3
 1472 0dde C7F85C33 	 str r3,[r7,#860]
 409:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 410:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[10] */
 411:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         x3 = _SIMD32_OFFSET(px + 2);
 1473              	 .loc 1 411 0
 1474 0de2 07F59A73 	 add r3,r7,#308
 1475 0de6 1B68     	 ldr r3,[r3]
 1476 0de8 5B68     	 ldr r3,[r3,#4]
 1477 0dea C7F85433 	 str r3,[r7,#852]
 412:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         px += 3u;
 1478              	 .loc 1 412 0
 1479 0dee 07F59A73 	 add r3,r7,#308
 1480 0df2 1B68     	 ldr r3,[r3]
 1481 0df4 9A1D     	 adds r2,r3,#6
 1482 0df6 07F59A73 	 add r3,r7,#308
 1483 0dfa 1A60     	 str r2,[r3]
 413:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 414:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 415:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALDX(x1, c0, acc0);
 1484              	 .loc 1 415 0
 1485 0dfc D7F88C23 	 ldr r2,[r7,#908]
 1486 0e00 D7F85C43 	 ldr r4,[r7,#860]
 1487 0e04 07F56C73 	 add r3,r7,#944
 1488 0e08 D3E90001 	 ldrd r0,[r3]
 1489 0e0c 07F5D273 	 add r3,r7,#420
 1490 0e10 1A60     	 str r2,[r3]
 1491 0e12 07F5D073 	 add r3,r7,#416
 1492 0e16 1C60     	 str r4,[r3]
 1493 0e18 07F5CC73 	 add r3,r7,#408
 1494 0e1c C3E90001 	 strd r0,[r3]
 1495              	.LBB117:
 1496              	.LBB118:
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1497              	 .loc 2 1759 0
 1498 0e20 07F1F801 	 add r1,r7,#248
 1499 0e24 07F5CC73 	 add r3,r7,#408
 1500 0e28 D3E90023 	 ldrd r2,[r3]
 1501 0e2c C1E90023 	 strd r2,[r1]
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1502              	 .loc 2 1762 0
 1503 0e30 07F1F803 	 add r3,r7,#248
 1504 0e34 1968     	 ldr r1,[r3]
 1505 0e36 07F1F803 	 add r3,r7,#248
 1506 0e3a 5A68     	 ldr r2,[r3,#4]
 1507 0e3c 07F5D273 	 add r3,r7,#420
 1508 0e40 1868     	 ldr r0,[r3]
 1509 0e42 07F5D073 	 add r3,r7,#416
 1510 0e46 1B68     	 ldr r3,[r3]
 1511              	
 1512 0e48 C0FBD312 	 smlaldx r1,r2,r0,r3
 1513              	
 1514              	 .thumb
 1515 0e4c 07F1F803 	 add r3,r7,#248
 1516 0e50 1960     	 str r1,[r3]
 1517 0e52 07F1F803 	 add r3,r7,#248
 1518 0e56 5A60     	 str r2,[r3,#4]
 1519              	 .loc 2 1767 0
 1520 0e58 07F1F803 	 add r3,r7,#248
 1521 0e5c D3E90023 	 ldrd r2,[r3]
 1522              	.LBE118:
 1523              	.LBE117:
 1524              	 .loc 1 415 0
 1525 0e60 07F56C71 	 add r1,r7,#944
 1526 0e64 C1E90023 	 strd r2,[r1]
 416:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x2, c0, acc1);
 1527              	 .loc 1 416 0
 1528 0e68 D7F85823 	 ldr r2,[r7,#856]
 1529 0e6c D7F85C43 	 ldr r4,[r7,#860]
 1530 0e70 07F56A73 	 add r3,r7,#936
 1531 0e74 D3E90001 	 ldrd r0,[r3]
 1532 0e78 07F5CA73 	 add r3,r7,#404
 1533 0e7c 1A60     	 str r2,[r3]
 1534 0e7e 07F5C873 	 add r3,r7,#400
 1535 0e82 1C60     	 str r4,[r3]
 1536 0e84 07F5C473 	 add r3,r7,#392
 1537 0e88 C3E90001 	 strd r0,[r3]
 1538              	.LBB119:
 1539              	.LBB120:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1540              	 .loc 2 1742 0
 1541 0e8c 07F58071 	 add r1,r7,#256
 1542 0e90 07F5C473 	 add r3,r7,#392
 1543 0e94 D3E90023 	 ldrd r2,[r3]
 1544 0e98 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1545              	 .loc 2 1745 0
 1546 0e9c 07F58073 	 add r3,r7,#256
 1547 0ea0 1968     	 ldr r1,[r3]
 1548 0ea2 07F58073 	 add r3,r7,#256
 1549 0ea6 5A68     	 ldr r2,[r3,#4]
 1550 0ea8 07F5CA73 	 add r3,r7,#404
 1551 0eac 1868     	 ldr r0,[r3]
 1552 0eae 07F5C873 	 add r3,r7,#400
 1553 0eb2 1B68     	 ldr r3,[r3]
 1554              	
 1555 0eb4 C0FBC312 	 smlald r1,r2,r0,r3
 1556              	
 1557              	 .thumb
 1558 0eb8 07F58073 	 add r3,r7,#256
 1559 0ebc 1960     	 str r1,[r3]
 1560 0ebe 07F58073 	 add r3,r7,#256
 1561 0ec2 5A60     	 str r2,[r3,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1562              	 .loc 2 1750 0
 1563 0ec4 07F58073 	 add r3,r7,#256
 1564 0ec8 D3E90023 	 ldrd r2,[r3]
 1565              	.LBE120:
 1566              	.LBE119:
 1567              	 .loc 1 416 0
 1568 0ecc 07F56A71 	 add r1,r7,#936
 1569 0ed0 C1E90023 	 strd r2,[r1]
 417:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALDX(x2, c0, acc2);
 1570              	 .loc 1 417 0
 1571 0ed4 D7F85823 	 ldr r2,[r7,#856]
 1572 0ed8 D7F85C43 	 ldr r4,[r7,#860]
 1573 0edc 07F56873 	 add r3,r7,#928
 1574 0ee0 D3E90001 	 ldrd r0,[r3]
 1575 0ee4 07F5C273 	 add r3,r7,#388
 1576 0ee8 1A60     	 str r2,[r3]
 1577 0eea 07F5C073 	 add r3,r7,#384
 1578 0eee 1C60     	 str r4,[r3]
 1579 0ef0 07F5BC73 	 add r3,r7,#376
 1580 0ef4 C3E90001 	 strd r0,[r3]
 1581              	.LBB121:
 1582              	.LBB122:
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1583              	 .loc 2 1759 0
 1584 0ef8 07F58471 	 add r1,r7,#264
 1585 0efc 07F5BC73 	 add r3,r7,#376
 1586 0f00 D3E90023 	 ldrd r2,[r3]
 1587 0f04 C1E90023 	 strd r2,[r1]
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1588              	 .loc 2 1762 0
 1589 0f08 07F58473 	 add r3,r7,#264
 1590 0f0c 1968     	 ldr r1,[r3]
 1591 0f0e 07F58473 	 add r3,r7,#264
 1592 0f12 5A68     	 ldr r2,[r3,#4]
 1593 0f14 07F5C273 	 add r3,r7,#388
 1594 0f18 1868     	 ldr r0,[r3]
 1595 0f1a 07F5C073 	 add r3,r7,#384
 1596 0f1e 1B68     	 ldr r3,[r3]
 1597              	
 1598 0f20 C0FBD312 	 smlaldx r1,r2,r0,r3
 1599              	
 1600              	 .thumb
 1601 0f24 07F58473 	 add r3,r7,#264
 1602 0f28 1960     	 str r1,[r3]
 1603 0f2a 07F58473 	 add r3,r7,#264
 1604 0f2e 5A60     	 str r2,[r3,#4]
 1605              	 .loc 2 1767 0
 1606 0f30 07F58473 	 add r3,r7,#264
 1607 0f34 D3E90023 	 ldrd r2,[r3]
 1608              	.LBE122:
 1609              	.LBE121:
 1610              	 .loc 1 417 0
 1611 0f38 07F56871 	 add r1,r7,#928
 1612 0f3c C1E90023 	 strd r2,[r1]
 418:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 1613              	 .loc 1 418 0
 1614 0f40 D7F85423 	 ldr r2,[r7,#852]
 1615 0f44 D7F85C43 	 ldr r4,[r7,#860]
 1616 0f48 07F56673 	 add r3,r7,#920
 1617 0f4c D3E90001 	 ldrd r0,[r3]
 1618 0f50 07F5BA73 	 add r3,r7,#372
 1619 0f54 1A60     	 str r2,[r3]
 1620 0f56 07F5B873 	 add r3,r7,#368
 1621 0f5a 1C60     	 str r4,[r3]
 1622 0f5c 07F5B473 	 add r3,r7,#360
 1623 0f60 C3E90001 	 strd r0,[r3]
 1624              	.LBB123:
 1625              	.LBB124:
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1626              	 .loc 2 1759 0
 1627 0f64 07F58871 	 add r1,r7,#272
 1628 0f68 07F5B473 	 add r3,r7,#360
 1629 0f6c D3E90023 	 ldrd r2,[r3]
 1630 0f70 C1E90023 	 strd r2,[r1]
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1631              	 .loc 2 1762 0
 1632 0f74 07F58873 	 add r3,r7,#272
 1633 0f78 1968     	 ldr r1,[r3]
 1634 0f7a 07F58873 	 add r3,r7,#272
 1635 0f7e 5A68     	 ldr r2,[r3,#4]
 1636 0f80 07F5BA73 	 add r3,r7,#372
 1637 0f84 1868     	 ldr r0,[r3]
 1638 0f86 07F5B873 	 add r3,r7,#368
 1639 0f8a 1B68     	 ldr r3,[r3]
 1640              	
 1641 0f8c C0FBD312 	 smlaldx r1,r2,r0,r3
 1642              	
 1643              	 .thumb
 1644 0f90 07F58873 	 add r3,r7,#272
 1645 0f94 1960     	 str r1,[r3]
 1646 0f96 07F58873 	 add r3,r7,#272
 1647 0f9a 5A60     	 str r2,[r3,#4]
 1648              	 .loc 2 1767 0
 1649 0f9c 07F58873 	 add r3,r7,#272
 1650 0fa0 D3E90023 	 ldrd r2,[r3]
 1651              	.LBE124:
 1652              	.LBE123:
 1653              	 .loc 1 418 0
 1654 0fa4 07F56671 	 add r1,r7,#920
 1655 0fa8 C1E90023 	 strd r2,[r1]
 1656              	.L34:
 1657              	.LBB125:
 419:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       }
 420:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 421:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 422:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc0 >> 15, 16));
 1658              	 .loc 1 422 0
 1659 0fac 07F56C73 	 add r3,r7,#944
 1660 0fb0 D3E90023 	 ldrd r2,[r3]
 1661 0fb4 D10B     	 lsrs r1,r2,#15
 1662 0fb6 B962     	 str r1,[r7,#40]
 1663 0fb8 B96A     	 ldr r1,[r7,#40]
 1664 0fba 41EA4341 	 orr r1,r1,r3,lsl#17
 1665 0fbe B962     	 str r1,[r7,#40]
 1666 0fc0 DB13     	 asrs r3,r3,#15
 1667 0fc2 FB62     	 str r3,[r7,#44]
 1668 0fc4 BB6A     	 ldr r3,[r7,#40]
 1669 0fc6 C7F85033 	 str r3,[r7,#848]
 1670 0fca D7F85033 	 ldr r3,[r7,#848]
 1671              	
 1672 0fce 03F30F03 	 ssat r3,#16,r3
 1673              	
 1674              	 .thumb
 1675 0fd2 C7F84C33 	 str r3,[r7,#844]
 1676 0fd6 D7F84C33 	 ldr r3,[r7,#844]
 1677              	.LBE125:
 1678 0fda 9BB2     	 uxth r3,r3
 1679 0fdc D7F8C423 	 ldr r2,[r7,#964]
 1680 0fe0 1380     	 strh r3,[r2]
 423:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 424:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1681              	 .loc 1 424 0
 1682 0fe2 D7F87433 	 ldr r3,[r7,#884]
 1683 0fe6 5B00     	 lsls r3,r3,#1
 1684 0fe8 D7F8C423 	 ldr r2,[r7,#964]
 1685 0fec 1344     	 add r3,r3,r2
 1686 0fee C7F8C433 	 str r3,[r7,#964]
 1687              	.LBB126:
 425:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 426:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc1 >> 15, 16));
 1688              	 .loc 1 426 0
 1689 0ff2 07F56A73 	 add r3,r7,#936
 1690 0ff6 D3E90023 	 ldrd r2,[r3]
 1691 0ffa D10B     	 lsrs r1,r2,#15
 1692 0ffc 3962     	 str r1,[r7,#32]
 1693 0ffe 396A     	 ldr r1,[r7,#32]
 1694 1000 41EA4341 	 orr r1,r1,r3,lsl#17
 1695 1004 3962     	 str r1,[r7,#32]
 1696 1006 DB13     	 asrs r3,r3,#15
 1697 1008 7B62     	 str r3,[r7,#36]
 1698 100a 3B6A     	 ldr r3,[r7,#32]
 1699 100c C7F84833 	 str r3,[r7,#840]
 1700 1010 D7F84833 	 ldr r3,[r7,#840]
 1701              	
 1702 1014 03F30F03 	 ssat r3,#16,r3
 1703              	
 1704              	 .thumb
 1705 1018 C7F84433 	 str r3,[r7,#836]
 1706 101c D7F84433 	 ldr r3,[r7,#836]
 1707              	.LBE126:
 1708 1020 9BB2     	 uxth r3,r3
 1709 1022 D7F8C423 	 ldr r2,[r7,#964]
 1710 1026 1380     	 strh r3,[r2]
 427:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1711              	 .loc 1 427 0
 1712 1028 D7F87433 	 ldr r3,[r7,#884]
 1713 102c 5B00     	 lsls r3,r3,#1
 1714 102e D7F8C423 	 ldr r2,[r7,#964]
 1715 1032 1344     	 add r3,r3,r2
 1716 1034 C7F8C433 	 str r3,[r7,#964]
 1717              	.LBB127:
 428:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 429:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc2 >> 15, 16));
 1718              	 .loc 1 429 0
 1719 1038 07F56873 	 add r3,r7,#928
 1720 103c D3E90023 	 ldrd r2,[r3]
 1721 1040 D10B     	 lsrs r1,r2,#15
 1722 1042 B961     	 str r1,[r7,#24]
 1723 1044 B969     	 ldr r1,[r7,#24]
 1724 1046 41EA4341 	 orr r1,r1,r3,lsl#17
 1725 104a B961     	 str r1,[r7,#24]
 1726 104c DB13     	 asrs r3,r3,#15
 1727 104e FB61     	 str r3,[r7,#28]
 1728 1050 BB69     	 ldr r3,[r7,#24]
 1729 1052 C7F84033 	 str r3,[r7,#832]
 1730 1056 D7F84033 	 ldr r3,[r7,#832]
 1731              	
 1732 105a 03F30F03 	 ssat r3,#16,r3
 1733              	
 1734              	 .thumb
 1735 105e C7F83C33 	 str r3,[r7,#828]
 1736 1062 D7F83C33 	 ldr r3,[r7,#828]
 1737              	.LBE127:
 1738 1066 9BB2     	 uxth r3,r3
 1739 1068 D7F8C423 	 ldr r2,[r7,#964]
 1740 106c 1380     	 strh r3,[r2]
 430:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1741              	 .loc 1 430 0
 1742 106e D7F87433 	 ldr r3,[r7,#884]
 1743 1072 5B00     	 lsls r3,r3,#1
 1744 1074 D7F8C423 	 ldr r2,[r7,#964]
 1745 1078 1344     	 add r3,r3,r2
 1746 107a C7F8C433 	 str r3,[r7,#964]
 1747              	.LBB128:
 431:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 432:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc3 >> 15, 16));
 1748              	 .loc 1 432 0
 1749 107e 07F56673 	 add r3,r7,#920
 1750 1082 D3E90023 	 ldrd r2,[r3]
 1751 1086 D10B     	 lsrs r1,r2,#15
 1752 1088 3961     	 str r1,[r7,#16]
 1753 108a 3969     	 ldr r1,[r7,#16]
 1754 108c 41EA4341 	 orr r1,r1,r3,lsl#17
 1755 1090 3961     	 str r1,[r7,#16]
 1756 1092 DB13     	 asrs r3,r3,#15
 1757 1094 7B61     	 str r3,[r7,#20]
 1758 1096 3B69     	 ldr r3,[r7,#16]
 1759 1098 C7F83833 	 str r3,[r7,#824]
 1760 109c D7F83833 	 ldr r3,[r7,#824]
 1761              	
 1762 10a0 03F30F03 	 ssat r3,#16,r3
 1763              	
 1764              	 .thumb
 1765 10a4 C7F83433 	 str r3,[r7,#820]
 1766 10a8 D7F83433 	 ldr r3,[r7,#820]
 1767              	.LBE128:
 1768 10ac 9BB2     	 uxth r3,r3
 1769 10ae D7F8C423 	 ldr r2,[r7,#964]
 1770 10b2 1380     	 strh r3,[r2]
 433:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1771              	 .loc 1 433 0
 1772 10b4 D7F87433 	 ldr r3,[r7,#884]
 1773 10b8 5B00     	 lsls r3,r3,#1
 1774 10ba D7F8C423 	 ldr r2,[r7,#964]
 1775 10be 1344     	 add r3,r3,r2
 1776 10c0 C7F8C433 	 str r3,[r7,#964]
 434:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 435:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Increment the count by 4 as 4 output values are computed */
 436:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       count += 4u;
 1777              	 .loc 1 436 0
 1778 10c4 D7F88433 	 ldr r3,[r7,#900]
 1779 10c8 0433     	 adds r3,r3,#4
 1780 10ca C7F88433 	 str r3,[r7,#900]
 437:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 438:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 439:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       px = pIn1 + count;
 1781              	 .loc 1 439 0
 1782 10ce D7F88433 	 ldr r3,[r7,#900]
 1783 10d2 5B00     	 lsls r3,r3,#1
 1784 10d4 D7F8CC23 	 ldr r2,[r7,#972]
 1785 10d8 1A44     	 add r2,r2,r3
 1786 10da 07F59A73 	 add r3,r7,#308
 1787 10de 1A60     	 str r2,[r3]
 440:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       py = pIn2;
 1788              	 .loc 1 440 0
 1789 10e0 07F59873 	 add r3,r7,#304
 1790 10e4 D7F8C823 	 ldr r2,[r7,#968]
 1791 10e8 1A60     	 str r2,[r3]
 441:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 442:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 443:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       blkCnt--;
 1792              	 .loc 1 443 0
 1793 10ea D7F88033 	 ldr r3,[r7,#896]
 1794 10ee 013B     	 subs r3,r3,#1
 1795 10f0 C7F88033 	 str r3,[r7,#896]
 1796              	.L14:
 268:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 1797              	 .loc 1 268 0
 1798 10f4 D7F88033 	 ldr r3,[r7,#896]
 1799 10f8 002B     	 cmp r3,#0
 1800 10fa 7FF460A9 	 bne .L43
 444:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     }
 445:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 446:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 447:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      ** No loop unrolling is used. */
 448:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     blkCnt = blockSize2 % 0x4u;
 1801              	 .loc 1 448 0
 1802 10fe D7F86833 	 ldr r3,[r7,#872]
 1803 1102 03F00303 	 and r3,r3,#3
 1804 1106 C7F88033 	 str r3,[r7,#896]
 449:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 450:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     while (blkCnt > 0u)
 1805              	 .loc 1 450 0
 1806 110a 36E1     	 b .L44
 1807              	.L49:
 451:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 452:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Accumulator is made zero for every iteration */
 453:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       sum = 0;
 1808              	 .loc 1 453 0
 1809 110c 4FF00002 	 mov r2,#0
 1810 1110 4FF00003 	 mov r3,#0
 1811 1114 07F56E71 	 add r1,r7,#952
 1812 1118 C1E90023 	 strd r2,[r1]
 454:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 455:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 456:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen >> 2u;
 1813              	 .loc 1 456 0
 1814 111c 07F13003 	 add r3,r7,#48
 1815 1120 1B68     	 ldr r3,[r3]
 1816 1122 9B08     	 lsrs r3,r3,#2
 1817 1124 C7F88833 	 str r3,[r7,#904]
 457:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 458:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 459:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 460:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       while (k > 0u)
 1818              	 .loc 1 460 0
 1819 1128 ACE0     	 b .L45
 1820              	.L46:
 461:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 462:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 463:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) * px++ * *py++);
 1821              	 .loc 1 463 0
 1822 112a 07F59A73 	 add r3,r7,#308
 1823 112e 1B68     	 ldr r3,[r3]
 1824 1130 991C     	 adds r1,r3,#2
 1825 1132 07F59A72 	 add r2,r7,#308
 1826 1136 1160     	 str r1,[r2]
 1827 1138 1B88     	 ldrh r3,[r3]
 1828 113a 18B2     	 sxth r0,r3
 1829 113c 4FEAE071 	 asr r1,r0,#31
 1830 1140 07F59873 	 add r3,r7,#304
 1831 1144 1B68     	 ldr r3,[r3]
 1832 1146 9C1C     	 adds r4,r3,#2
 1833 1148 07F59872 	 add r2,r7,#304
 1834 114c 1460     	 str r4,[r2]
 1835 114e 1B88     	 ldrh r3,[r3]
 1836 1150 1AB2     	 sxth r2,r3
 1837 1152 4FEAE273 	 asr r3,r2,#31
 1838 1156 02FB01F5 	 mul r5,r2,r1
 1839 115a 00FB03F4 	 mul r4,r0,r3
 1840 115e 2C44     	 add r4,r4,r5
 1841 1160 A0FB0223 	 umull r2,r3,r0,r2
 1842 1164 E118     	 adds r1,r4,r3
 1843 1166 0B46     	 mov r3,r1
 1844 1168 07F56E71 	 add r1,r7,#952
 1845 116c D1E90001 	 ldrd r0,[r1]
 1846 1170 1218     	 adds r2,r2,r0
 1847 1172 43EB0103 	 adc r3,r3,r1
 1848 1176 07F56E71 	 add r1,r7,#952
 1849 117a C1E90023 	 strd r2,[r1]
 464:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) * px++ * *py++);
 1850              	 .loc 1 464 0
 1851 117e 07F59A73 	 add r3,r7,#308
 1852 1182 1B68     	 ldr r3,[r3]
 1853 1184 991C     	 adds r1,r3,#2
 1854 1186 07F59A72 	 add r2,r7,#308
 1855 118a 1160     	 str r1,[r2]
 1856 118c 1B88     	 ldrh r3,[r3]
 1857 118e 18B2     	 sxth r0,r3
 1858 1190 4FEAE071 	 asr r1,r0,#31
 1859 1194 07F59873 	 add r3,r7,#304
 1860 1198 1B68     	 ldr r3,[r3]
 1861 119a 9C1C     	 adds r4,r3,#2
 1862 119c 07F59872 	 add r2,r7,#304
 1863 11a0 1460     	 str r4,[r2]
 1864 11a2 1B88     	 ldrh r3,[r3]
 1865 11a4 1AB2     	 sxth r2,r3
 1866 11a6 4FEAE273 	 asr r3,r2,#31
 1867 11aa 02FB01F5 	 mul r5,r2,r1
 1868 11ae 00FB03F4 	 mul r4,r0,r3
 1869 11b2 2C44     	 add r4,r4,r5
 1870 11b4 A0FB0223 	 umull r2,r3,r0,r2
 1871 11b8 E118     	 adds r1,r4,r3
 1872 11ba 0B46     	 mov r3,r1
 1873 11bc 07F56E71 	 add r1,r7,#952
 1874 11c0 D1E90001 	 ldrd r0,[r1]
 1875 11c4 1218     	 adds r2,r2,r0
 1876 11c6 43EB0103 	 adc r3,r3,r1
 1877 11ca 07F56E71 	 add r1,r7,#952
 1878 11ce C1E90023 	 strd r2,[r1]
 465:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) * px++ * *py++);
 1879              	 .loc 1 465 0
 1880 11d2 07F59A73 	 add r3,r7,#308
 1881 11d6 1B68     	 ldr r3,[r3]
 1882 11d8 991C     	 adds r1,r3,#2
 1883 11da 07F59A72 	 add r2,r7,#308
 1884 11de 1160     	 str r1,[r2]
 1885 11e0 1B88     	 ldrh r3,[r3]
 1886 11e2 18B2     	 sxth r0,r3
 1887 11e4 4FEAE071 	 asr r1,r0,#31
 1888 11e8 07F59873 	 add r3,r7,#304
 1889 11ec 1B68     	 ldr r3,[r3]
 1890 11ee 9C1C     	 adds r4,r3,#2
 1891 11f0 07F59872 	 add r2,r7,#304
 1892 11f4 1460     	 str r4,[r2]
 1893 11f6 1B88     	 ldrh r3,[r3]
 1894 11f8 1AB2     	 sxth r2,r3
 1895 11fa 4FEAE273 	 asr r3,r2,#31
 1896 11fe 02FB01F5 	 mul r5,r2,r1
 1897 1202 00FB03F4 	 mul r4,r0,r3
 1898 1206 2C44     	 add r4,r4,r5
 1899 1208 A0FB0223 	 umull r2,r3,r0,r2
 1900 120c E118     	 adds r1,r4,r3
 1901 120e 0B46     	 mov r3,r1
 1902 1210 07F56E71 	 add r1,r7,#952
 1903 1214 D1E90001 	 ldrd r0,[r1]
 1904 1218 1218     	 adds r2,r2,r0
 1905 121a 43EB0103 	 adc r3,r3,r1
 1906 121e 07F56E71 	 add r1,r7,#952
 1907 1222 C1E90023 	 strd r2,[r1]
 466:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) * px++ * *py++);
 1908              	 .loc 1 466 0
 1909 1226 07F59A73 	 add r3,r7,#308
 1910 122a 1B68     	 ldr r3,[r3]
 1911 122c 991C     	 adds r1,r3,#2
 1912 122e 07F59A72 	 add r2,r7,#308
 1913 1232 1160     	 str r1,[r2]
 1914 1234 1B88     	 ldrh r3,[r3]
 1915 1236 18B2     	 sxth r0,r3
 1916 1238 4FEAE071 	 asr r1,r0,#31
 1917 123c 07F59873 	 add r3,r7,#304
 1918 1240 1B68     	 ldr r3,[r3]
 1919 1242 9C1C     	 adds r4,r3,#2
 1920 1244 07F59872 	 add r2,r7,#304
 1921 1248 1460     	 str r4,[r2]
 1922 124a 1B88     	 ldrh r3,[r3]
 1923 124c 1AB2     	 sxth r2,r3
 1924 124e 4FEAE273 	 asr r3,r2,#31
 1925 1252 02FB01F5 	 mul r5,r2,r1
 1926 1256 00FB03F4 	 mul r4,r0,r3
 1927 125a 2C44     	 add r4,r4,r5
 1928 125c A0FB0223 	 umull r2,r3,r0,r2
 1929 1260 E118     	 adds r1,r4,r3
 1930 1262 0B46     	 mov r3,r1
 1931 1264 07F56E71 	 add r1,r7,#952
 1932 1268 D1E90001 	 ldrd r0,[r1]
 1933 126c 1218     	 adds r2,r2,r0
 1934 126e 43EB0103 	 adc r3,r3,r1
 1935 1272 07F56E71 	 add r1,r7,#952
 1936 1276 C1E90023 	 strd r2,[r1]
 467:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 468:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Decrement the loop counter */
 469:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         k--;
 1937              	 .loc 1 469 0
 1938 127a D7F88833 	 ldr r3,[r7,#904]
 1939 127e 013B     	 subs r3,r3,#1
 1940 1280 C7F88833 	 str r3,[r7,#904]
 1941              	.L45:
 460:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 1942              	 .loc 1 460 0
 1943 1284 D7F88833 	 ldr r3,[r7,#904]
 1944 1288 002B     	 cmp r3,#0
 1945 128a 7FF44EAF 	 bne .L46
 470:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       }
 471:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 472:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 473:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****        ** No loop unrolling is used. */
 474:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen % 0x4u;
 1946              	 .loc 1 474 0
 1947 128e 07F13003 	 add r3,r7,#48
 1948 1292 1B68     	 ldr r3,[r3]
 1949 1294 03F00303 	 and r3,r3,#3
 1950 1298 C7F88833 	 str r3,[r7,#904]
 475:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 476:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       while (k > 0u)
 1951              	 .loc 1 476 0
 1952 129c 2EE0     	 b .L47
 1953              	.L48:
 477:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 478:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 479:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) * px++ * *py++);
 1954              	 .loc 1 479 0
 1955 129e 07F59A73 	 add r3,r7,#308
 1956 12a2 1B68     	 ldr r3,[r3]
 1957 12a4 991C     	 adds r1,r3,#2
 1958 12a6 07F59A72 	 add r2,r7,#308
 1959 12aa 1160     	 str r1,[r2]
 1960 12ac 1B88     	 ldrh r3,[r3]
 1961 12ae 18B2     	 sxth r0,r3
 1962 12b0 4FEAE071 	 asr r1,r0,#31
 1963 12b4 07F59873 	 add r3,r7,#304
 1964 12b8 1B68     	 ldr r3,[r3]
 1965 12ba 9C1C     	 adds r4,r3,#2
 1966 12bc 07F59872 	 add r2,r7,#304
 1967 12c0 1460     	 str r4,[r2]
 1968 12c2 1B88     	 ldrh r3,[r3]
 1969 12c4 1AB2     	 sxth r2,r3
 1970 12c6 4FEAE273 	 asr r3,r2,#31
 1971 12ca 02FB01F5 	 mul r5,r2,r1
 1972 12ce 00FB03F4 	 mul r4,r0,r3
 1973 12d2 2C44     	 add r4,r4,r5
 1974 12d4 A0FB0223 	 umull r2,r3,r0,r2
 1975 12d8 E118     	 adds r1,r4,r3
 1976 12da 0B46     	 mov r3,r1
 1977 12dc 07F56E71 	 add r1,r7,#952
 1978 12e0 D1E90001 	 ldrd r0,[r1]
 1979 12e4 1218     	 adds r2,r2,r0
 1980 12e6 43EB0103 	 adc r3,r3,r1
 1981 12ea 07F56E71 	 add r1,r7,#952
 1982 12ee C1E90023 	 strd r2,[r1]
 480:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 481:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Decrement the loop counter */
 482:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         k--;
 1983              	 .loc 1 482 0
 1984 12f2 D7F88833 	 ldr r3,[r7,#904]
 1985 12f6 013B     	 subs r3,r3,#1
 1986 12f8 C7F88833 	 str r3,[r7,#904]
 1987              	.L47:
 476:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 1988              	 .loc 1 476 0
 1989 12fc D7F88833 	 ldr r3,[r7,#904]
 1990 1300 002B     	 cmp r3,#0
 1991 1302 CCD1     	 bne .L48
 1992              	.LBB129:
 483:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       }
 484:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 485:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 486:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(sum >> 15, 16));
 1993              	 .loc 1 486 0
 1994 1304 07F56E73 	 add r3,r7,#952
 1995 1308 D3E90023 	 ldrd r2,[r3]
 1996 130c D10B     	 lsrs r1,r2,#15
 1997 130e B960     	 str r1,[r7,#8]
 1998 1310 B968     	 ldr r1,[r7,#8]
 1999 1312 41EA4341 	 orr r1,r1,r3,lsl#17
 2000 1316 B960     	 str r1,[r7,#8]
 2001 1318 DB13     	 asrs r3,r3,#15
 2002 131a FB60     	 str r3,[r7,#12]
 2003 131c BB68     	 ldr r3,[r7,#8]
 2004 131e C7F83033 	 str r3,[r7,#816]
 2005 1322 D7F83033 	 ldr r3,[r7,#816]
 2006              	
 2007 1326 03F30F03 	 ssat r3,#16,r3
 2008              	
 2009              	 .thumb
 2010 132a C7F82C33 	 str r3,[r7,#812]
 2011 132e D7F82C33 	 ldr r3,[r7,#812]
 2012              	.LBE129:
 2013 1332 9AB2     	 uxth r2,r3
 2014 1334 D7F8C433 	 ldr r3,[r7,#964]
 2015 1338 1A80     	 strh r2,[r3]
 487:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 488:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 2016              	 .loc 1 488 0
 2017 133a D7F87433 	 ldr r3,[r7,#884]
 2018 133e 5B00     	 lsls r3,r3,#1
 2019 1340 D7F8C423 	 ldr r2,[r7,#964]
 2020 1344 1344     	 add r3,r3,r2
 2021 1346 C7F8C433 	 str r3,[r7,#964]
 489:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 490:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Increment count by 1, as one output value is computed */
 491:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       count++;
 2022              	 .loc 1 491 0
 2023 134a D7F88433 	 ldr r3,[r7,#900]
 2024 134e 0133     	 adds r3,r3,#1
 2025 1350 C7F88433 	 str r3,[r7,#900]
 492:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 493:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 494:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       px = pIn1 + count;
 2026              	 .loc 1 494 0
 2027 1354 D7F88433 	 ldr r3,[r7,#900]
 2028 1358 5B00     	 lsls r3,r3,#1
 2029 135a D7F8CC23 	 ldr r2,[r7,#972]
 2030 135e 1A44     	 add r2,r2,r3
 2031 1360 07F59A73 	 add r3,r7,#308
 2032 1364 1A60     	 str r2,[r3]
 495:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       py = pIn2;
 2033              	 .loc 1 495 0
 2034 1366 07F59873 	 add r3,r7,#304
 2035 136a D7F8C823 	 ldr r2,[r7,#968]
 2036 136e 1A60     	 str r2,[r3]
 496:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 497:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 498:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       blkCnt--;
 2037              	 .loc 1 498 0
 2038 1370 D7F88033 	 ldr r3,[r7,#896]
 2039 1374 013B     	 subs r3,r3,#1
 2040 1376 C7F88033 	 str r3,[r7,#896]
 2041              	.L44:
 450:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 2042              	 .loc 1 450 0
 2043 137a D7F88033 	 ldr r3,[r7,#896]
 2044 137e 002B     	 cmp r3,#0
 2045 1380 7FF4C4AE 	 bne .L49
 2046 1384 82E0     	 b .L50
 2047              	.L13:
 499:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     }
 500:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   }
 501:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   else
 502:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 503:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* If the srcBLen is not a multiple of 4,
 504:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      * the blockSize2 loop cannot be unrolled by 4 */
 505:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     blkCnt = blockSize2;
 2048              	 .loc 1 505 0
 2049 1386 D7F86833 	 ldr r3,[r7,#872]
 2050 138a C7F88033 	 str r3,[r7,#896]
 506:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 507:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     while (blkCnt > 0u)
 2051              	 .loc 1 507 0
 2052 138e 79E0     	 b .L51
 2053              	.L54:
 508:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 509:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Accumulator is made zero for every iteration */
 510:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       sum = 0;
 2054              	 .loc 1 510 0
 2055 1390 4FF00002 	 mov r2,#0
 2056 1394 4FF00003 	 mov r3,#0
 2057 1398 07F56E71 	 add r1,r7,#952
 2058 139c C1E90023 	 strd r2,[r1]
 511:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 512:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Loop over srcBLen */
 513:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen;
 2059              	 .loc 1 513 0
 2060 13a0 07F13003 	 add r3,r7,#48
 2061 13a4 1B68     	 ldr r3,[r3]
 2062 13a6 C7F88833 	 str r3,[r7,#904]
 514:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 515:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       while (k > 0u)
 2063              	 .loc 1 515 0
 2064 13aa 2EE0     	 b .L52
 2065              	.L53:
 516:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 517:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulate */
 518:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) * px++ * *py++);
 2066              	 .loc 1 518 0
 2067 13ac 07F59A73 	 add r3,r7,#308
 2068 13b0 1B68     	 ldr r3,[r3]
 2069 13b2 991C     	 adds r1,r3,#2
 2070 13b4 07F59A72 	 add r2,r7,#308
 2071 13b8 1160     	 str r1,[r2]
 2072 13ba 1B88     	 ldrh r3,[r3]
 2073 13bc 18B2     	 sxth r0,r3
 2074 13be 4FEAE071 	 asr r1,r0,#31
 2075 13c2 07F59873 	 add r3,r7,#304
 2076 13c6 1B68     	 ldr r3,[r3]
 2077 13c8 9C1C     	 adds r4,r3,#2
 2078 13ca 07F59872 	 add r2,r7,#304
 2079 13ce 1460     	 str r4,[r2]
 2080 13d0 1B88     	 ldrh r3,[r3]
 2081 13d2 1AB2     	 sxth r2,r3
 2082 13d4 4FEAE273 	 asr r3,r2,#31
 2083 13d8 02FB01F5 	 mul r5,r2,r1
 2084 13dc 00FB03F4 	 mul r4,r0,r3
 2085 13e0 2C44     	 add r4,r4,r5
 2086 13e2 A0FB0223 	 umull r2,r3,r0,r2
 2087 13e6 E118     	 adds r1,r4,r3
 2088 13e8 0B46     	 mov r3,r1
 2089 13ea 07F56E71 	 add r1,r7,#952
 2090 13ee D1E90001 	 ldrd r0,[r1]
 2091 13f2 1218     	 adds r2,r2,r0
 2092 13f4 43EB0103 	 adc r3,r3,r1
 2093 13f8 07F56E71 	 add r1,r7,#952
 2094 13fc C1E90023 	 strd r2,[r1]
 519:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 520:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* Decrement the loop counter */
 521:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         k--;
 2095              	 .loc 1 521 0
 2096 1400 D7F88833 	 ldr r3,[r7,#904]
 2097 1404 013B     	 subs r3,r3,#1
 2098 1406 C7F88833 	 str r3,[r7,#904]
 2099              	.L52:
 515:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 2100              	 .loc 1 515 0
 2101 140a D7F88833 	 ldr r3,[r7,#904]
 2102 140e 002B     	 cmp r3,#0
 2103 1410 CCD1     	 bne .L53
 2104              	.LBB130:
 522:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       }
 523:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 524:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 525:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(sum >> 15, 16));
 2105              	 .loc 1 525 0
 2106 1412 07F56E73 	 add r3,r7,#952
 2107 1416 D3E90023 	 ldrd r2,[r3]
 2108 141a 4FEAD238 	 lsr r8,r2,#15
 2109 141e 48EA4348 	 orr r8,r8,r3,lsl#17
 2110 1422 4FEAE339 	 asr r9,r3,#15
 2111 1426 4346     	 mov r3,r8
 2112 1428 C7F82833 	 str r3,[r7,#808]
 2113 142c D7F82833 	 ldr r3,[r7,#808]
 2114              	
 2115 1430 03F30F03 	 ssat r3,#16,r3
 2116              	
 2117              	 .thumb
 2118 1434 C7F82433 	 str r3,[r7,#804]
 2119 1438 D7F82433 	 ldr r3,[r7,#804]
 2120              	.LBE130:
 2121 143c 9AB2     	 uxth r2,r3
 2122 143e D7F8C433 	 ldr r3,[r7,#964]
 2123 1442 1A80     	 strh r2,[r3]
 526:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 527:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 2124              	 .loc 1 527 0
 2125 1444 D7F87433 	 ldr r3,[r7,#884]
 2126 1448 5B00     	 lsls r3,r3,#1
 2127 144a D7F8C423 	 ldr r2,[r7,#964]
 2128 144e 1344     	 add r3,r3,r2
 2129 1450 C7F8C433 	 str r3,[r7,#964]
 528:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 529:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Increment the MAC count */
 530:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       count++;
 2130              	 .loc 1 530 0
 2131 1454 D7F88433 	 ldr r3,[r7,#900]
 2132 1458 0133     	 adds r3,r3,#1
 2133 145a C7F88433 	 str r3,[r7,#900]
 531:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 532:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 533:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       px = pIn1 + count;
 2134              	 .loc 1 533 0
 2135 145e D7F88433 	 ldr r3,[r7,#900]
 2136 1462 5B00     	 lsls r3,r3,#1
 2137 1464 D7F8CC23 	 ldr r2,[r7,#972]
 2138 1468 1A44     	 add r2,r2,r3
 2139 146a 07F59A73 	 add r3,r7,#308
 2140 146e 1A60     	 str r2,[r3]
 534:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       py = pIn2;
 2141              	 .loc 1 534 0
 2142 1470 07F59873 	 add r3,r7,#304
 2143 1474 D7F8C823 	 ldr r2,[r7,#968]
 2144 1478 1A60     	 str r2,[r3]
 535:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 536:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 537:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       blkCnt--;
 2145              	 .loc 1 537 0
 2146 147a D7F88033 	 ldr r3,[r7,#896]
 2147 147e 013B     	 subs r3,r3,#1
 2148 1480 C7F88033 	 str r3,[r7,#896]
 2149              	.L51:
 507:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 2150              	 .loc 1 507 0
 2151 1484 D7F88033 	 ldr r3,[r7,#896]
 2152 1488 002B     	 cmp r3,#0
 2153 148a 81D1     	 bne .L54
 2154              	.L50:
 538:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     }
 539:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   }
 540:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 541:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* --------------------------
 542:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * Initializations of stage3
 543:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * -------------------------*/
 544:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 545:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLe
 546:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLe
 547:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * ....
 548:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
 549:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * sum +=  x[srcALen-1] * y[0]
 550:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    */
 551:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 552:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
 553:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      The count variable holds the number of MAC operations performed */
 554:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   count = srcBLen - 1u;
 2155              	 .loc 1 554 0
 2156 148c 07F13003 	 add r3,r7,#48
 2157 1490 1B68     	 ldr r3,[r3]
 2158 1492 013B     	 subs r3,r3,#1
 2159 1494 C7F88433 	 str r3,[r7,#900]
 555:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 556:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputA */
 557:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   pSrc1 = (pIn1 + srcALen) - (srcBLen - 1u);
 2160              	 .loc 1 557 0
 2161 1498 07F13802 	 add r2,r7,#56
 2162 149c 07F13003 	 add r3,r7,#48
 2163 14a0 1268     	 ldr r2,[r2]
 2164 14a2 1B68     	 ldr r3,[r3]
 2165 14a4 D31A     	 subs r3,r2,r3
 2166 14a6 0133     	 adds r3,r3,#1
 2167 14a8 5B00     	 lsls r3,r3,#1
 2168 14aa D7F8CC23 	 ldr r2,[r7,#972]
 2169 14ae 1344     	 add r3,r3,r2
 2170 14b0 C7F89433 	 str r3,[r7,#916]
 558:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   px = pSrc1;
 2171              	 .loc 1 558 0
 2172 14b4 07F59A73 	 add r3,r7,#308
 2173 14b8 D7F89423 	 ldr r2,[r7,#916]
 2174 14bc 1A60     	 str r2,[r3]
 559:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 560:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputB */
 561:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   py = pIn2;
 2175              	 .loc 1 561 0
 2176 14be 07F59873 	 add r3,r7,#304
 2177 14c2 D7F8C823 	 ldr r2,[r7,#968]
 2178 14c6 1A60     	 str r2,[r3]
 562:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 563:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* -------------------
 564:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * Stage3 process
 565:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * ------------------*/
 566:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 567:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   while (blockSize3 > 0u)
 2179              	 .loc 1 567 0
 2180 14c8 2AE1     	 b .L55
 2181              	.L63:
 568:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 569:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Accumulator is made zero for every iteration */
 570:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     sum = 0;
 2182              	 .loc 1 570 0
 2183 14ca 4FF00002 	 mov r2,#0
 2184 14ce 4FF00003 	 mov r3,#0
 2185 14d2 07F56E71 	 add r1,r7,#952
 2186 14d6 C1E90023 	 strd r2,[r1]
 571:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 572:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 573:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     k = count >> 2u;
 2187              	 .loc 1 573 0
 2188 14da D7F88433 	 ldr r3,[r7,#900]
 2189 14de 9B08     	 lsrs r3,r3,#2
 2190 14e0 C7F88833 	 str r3,[r7,#904]
 574:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 575:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 576:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 577:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0u)
 2191              	 .loc 1 577 0
 2192 14e4 86E0     	 b .L56
 2193              	.L59:
 578:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 579:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulates */
 580:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* sum += x[srcALen - srcBLen + 4] * y[3] , sum += x[srcALen - srcBLen + 3] * y[2] */
 581:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(*__SIMD32(px)++, *__SIMD32(py)++, sum);
 2194              	 .loc 1 581 0
 2195 14e6 07F59A72 	 add r2,r7,#308
 2196 14ea 1368     	 ldr r3,[r2]
 2197 14ec 191D     	 adds r1,r3,#4
 2198 14ee 1160     	 str r1,[r2]
 2199 14f0 1B68     	 ldr r3,[r3]
 2200 14f2 1C46     	 mov r4,r3
 2201 14f4 07F59872 	 add r2,r7,#304
 2202 14f8 1368     	 ldr r3,[r2]
 2203 14fa 191D     	 adds r1,r3,#4
 2204 14fc 1160     	 str r1,[r2]
 2205 14fe 1B68     	 ldr r3,[r3]
 2206 1500 1846     	 mov r0,r3
 2207 1502 07F56E73 	 add r3,r7,#952
 2208 1506 D3E90023 	 ldrd r2,[r3]
 2209 150a 07F5B271 	 add r1,r7,#356
 2210 150e 0C60     	 str r4,[r1]
 2211 1510 07F5B071 	 add r1,r7,#352
 2212 1514 0860     	 str r0,[r1]
 2213 1516 07F5AC71 	 add r1,r7,#344
 2214 151a C1E90023 	 strd r2,[r1]
 2215              	.LBB131:
 2216              	.LBB132:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 2217              	 .loc 2 1742 0
 2218 151e 07F58C71 	 add r1,r7,#280
 2219 1522 07F5AC73 	 add r3,r7,#344
 2220 1526 D3E90023 	 ldrd r2,[r3]
 2221 152a C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 2222              	 .loc 2 1745 0
 2223 152e 07F58C73 	 add r3,r7,#280
 2224 1532 1A68     	 ldr r2,[r3]
 2225 1534 07F58C73 	 add r3,r7,#280
 2226 1538 5C68     	 ldr r4,[r3,#4]
 2227 153a 07F5B273 	 add r3,r7,#356
 2228 153e 1968     	 ldr r1,[r3]
 2229 1540 07F5B073 	 add r3,r7,#352
 2230 1544 1868     	 ldr r0,[r3]
 2231 1546 2346     	 mov r3,r4
 2232              	
 2233 1548 C1FBC023 	 smlald r2,r3,r1,r0
 2234              	
 2235              	 .thumb
 2236 154c 07F58C71 	 add r1,r7,#280
 2237 1550 0A60     	 str r2,[r1]
 2238 1552 07F58C72 	 add r2,r7,#280
 2239 1556 5360     	 str r3,[r2,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2240              	 .loc 2 1750 0
 2241 1558 07F58C73 	 add r3,r7,#280
 2242 155c D3E90023 	 ldrd r2,[r3]
 2243              	.LBE132:
 2244              	.LBE131:
 2245              	 .loc 1 581 0
 2246 1560 07F56E71 	 add r1,r7,#952
 2247 1564 C1E90023 	 strd r2,[r1]
 582:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* sum += x[srcALen - srcBLen + 2] * y[1] , sum += x[srcALen - srcBLen + 1] * y[0] */
 583:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(*__SIMD32(px)++, *__SIMD32(py)++, sum);
 2248              	 .loc 1 583 0
 2249 1568 07F59A72 	 add r2,r7,#308
 2250 156c 1368     	 ldr r3,[r2]
 2251 156e 191D     	 adds r1,r3,#4
 2252 1570 1160     	 str r1,[r2]
 2253 1572 1B68     	 ldr r3,[r3]
 2254 1574 1C46     	 mov r4,r3
 2255 1576 07F59872 	 add r2,r7,#304
 2256 157a 1368     	 ldr r3,[r2]
 2257 157c 191D     	 adds r1,r3,#4
 2258 157e 1160     	 str r1,[r2]
 2259 1580 1B68     	 ldr r3,[r3]
 2260 1582 1846     	 mov r0,r3
 2261 1584 07F56E73 	 add r3,r7,#952
 2262 1588 D3E90023 	 ldrd r2,[r3]
 2263 158c 07F5AA71 	 add r1,r7,#340
 2264 1590 0C60     	 str r4,[r1]
 2265 1592 07F5A871 	 add r1,r7,#336
 2266 1596 0860     	 str r0,[r1]
 2267 1598 07F5A471 	 add r1,r7,#328
 2268 159c C1E90023 	 strd r2,[r1]
 2269              	.LBB133:
 2270              	.LBB134:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 2271              	 .loc 2 1742 0
 2272 15a0 07F59071 	 add r1,r7,#288
 2273 15a4 07F5A473 	 add r3,r7,#328
 2274 15a8 D3E90023 	 ldrd r2,[r3]
 2275 15ac C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 2276              	 .loc 2 1745 0
 2277 15b0 07F59073 	 add r3,r7,#288
 2278 15b4 1A68     	 ldr r2,[r3]
 2279 15b6 07F59073 	 add r3,r7,#288
 2280 15ba 5C68     	 ldr r4,[r3,#4]
 2281 15bc 07F5AA73 	 add r3,r7,#340
 2282 15c0 1968     	 ldr r1,[r3]
 2283 15c2 07F5A873 	 add r3,r7,#336
 2284 15c6 1868     	 ldr r0,[r3]
 2285 15c8 2346     	 mov r3,r4
 2286              	
 2287 15ca C1FBC023 	 smlald r2,r3,r1,r0
 2288              	
 2289              	 .thumb
 2290 15ce 07F59071 	 add r1,r7,#288
 2291 15d2 0A60     	 str r2,[r1]
 2292 15d4 07F59072 	 add r2,r7,#288
 2293 15d8 5360     	 str r3,[r2,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2294              	 .loc 2 1750 0
 2295 15da 07F59073 	 add r3,r7,#288
 2296 15de D3E90023 	 ldrd r2,[r3]
 2297              	.LBE134:
 2298              	.LBE133:
 2299              	 .loc 1 583 0
 2300 15e2 07F56E71 	 add r1,r7,#952
 2301 15e6 C1E90023 	 strd r2,[r1]
 584:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 585:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 586:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       k--;
 2302              	 .loc 1 586 0
 2303 15ea D7F88833 	 ldr r3,[r7,#904]
 2304 15ee 013B     	 subs r3,r3,#1
 2305 15f0 C7F88833 	 str r3,[r7,#904]
 2306              	.L56:
 577:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 2307              	 .loc 1 577 0
 2308 15f4 D7F88833 	 ldr r3,[r7,#904]
 2309 15f8 002B     	 cmp r3,#0
 2310 15fa 7FF474AF 	 bne .L59
 587:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     }
 588:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 589:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 590:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****      ** No loop unrolling is used. */
 591:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     k = count % 0x4u;
 2311              	 .loc 1 591 0
 2312 15fe D7F88433 	 ldr r3,[r7,#900]
 2313 1602 03F00303 	 and r3,r3,#3
 2314 1606 C7F88833 	 str r3,[r7,#904]
 592:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 593:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0u)
 2315              	 .loc 1 593 0
 2316 160a 49E0     	 b .L60
 2317              	.L62:
 594:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 595:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulates */
 596:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(*px++, *py++, sum);
 2318              	 .loc 1 596 0
 2319 160c 07F59A73 	 add r3,r7,#308
 2320 1610 1B68     	 ldr r3,[r3]
 2321 1612 991C     	 adds r1,r3,#2
 2322 1614 07F59A72 	 add r2,r7,#308
 2323 1618 1160     	 str r1,[r2]
 2324 161a 1B88     	 ldrh r3,[r3]
 2325 161c 1CB2     	 sxth r4,r3
 2326 161e 07F59873 	 add r3,r7,#304
 2327 1622 1B68     	 ldr r3,[r3]
 2328 1624 991C     	 adds r1,r3,#2
 2329 1626 07F59872 	 add r2,r7,#304
 2330 162a 1160     	 str r1,[r2]
 2331 162c 1B88     	 ldrh r3,[r3]
 2332 162e 18B2     	 sxth r0,r3
 2333 1630 07F56E73 	 add r3,r7,#952
 2334 1634 D3E90023 	 ldrd r2,[r3]
 2335 1638 07F5A271 	 add r1,r7,#324
 2336 163c 0C60     	 str r4,[r1]
 2337 163e 07F5A071 	 add r1,r7,#320
 2338 1642 0860     	 str r0,[r1]
 2339 1644 07F59C71 	 add r1,r7,#312
 2340 1648 C1E90023 	 strd r2,[r1]
 2341              	.LBB135:
 2342              	.LBB136:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 2343              	 .loc 2 1742 0
 2344 164c 07F59471 	 add r1,r7,#296
 2345 1650 07F59C73 	 add r3,r7,#312
 2346 1654 D3E90023 	 ldrd r2,[r3]
 2347 1658 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 2348              	 .loc 2 1745 0
 2349 165c 07F59473 	 add r3,r7,#296
 2350 1660 1A68     	 ldr r2,[r3]
 2351 1662 07F59473 	 add r3,r7,#296
 2352 1666 5C68     	 ldr r4,[r3,#4]
 2353 1668 07F5A273 	 add r3,r7,#324
 2354 166c 1968     	 ldr r1,[r3]
 2355 166e 07F5A073 	 add r3,r7,#320
 2356 1672 1868     	 ldr r0,[r3]
 2357 1674 2346     	 mov r3,r4
 2358              	
 2359 1676 C1FBC023 	 smlald r2,r3,r1,r0
 2360              	
 2361              	 .thumb
 2362 167a 07F59471 	 add r1,r7,#296
 2363 167e 0A60     	 str r2,[r1]
 2364 1680 07F59472 	 add r2,r7,#296
 2365 1684 5360     	 str r3,[r2,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2366              	 .loc 2 1750 0
 2367 1686 07F59473 	 add r3,r7,#296
 2368 168a D3E90023 	 ldrd r2,[r3]
 2369              	.LBE136:
 2370              	.LBE135:
 2371              	 .loc 1 596 0
 2372 168e 07F56E71 	 add r1,r7,#952
 2373 1692 C1E90023 	 strd r2,[r1]
 597:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 598:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 599:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       k--;
 2374              	 .loc 1 599 0
 2375 1696 D7F88833 	 ldr r3,[r7,#904]
 2376 169a 013B     	 subs r3,r3,#1
 2377 169c C7F88833 	 str r3,[r7,#904]
 2378              	.L60:
 593:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 2379              	 .loc 1 593 0
 2380 16a0 D7F88833 	 ldr r3,[r7,#904]
 2381 16a4 002B     	 cmp r3,#0
 2382 16a6 B1D1     	 bne .L62
 2383              	.LBB137:
 600:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     }
 601:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 602:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 603:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     *pOut = (q15_t) (__SSAT((sum >> 15), 16));
 2384              	 .loc 1 603 0
 2385 16a8 07F56E73 	 add r3,r7,#952
 2386 16ac D3E90023 	 ldrd r2,[r3]
 2387 16b0 D10B     	 lsrs r1,r2,#15
 2388 16b2 3960     	 str r1,[r7]
 2389 16b4 3968     	 ldr r1,[r7]
 2390 16b6 41EA4341 	 orr r1,r1,r3,lsl#17
 2391 16ba 3960     	 str r1,[r7]
 2392 16bc DB13     	 asrs r3,r3,#15
 2393 16be 7B60     	 str r3,[r7,#4]
 2394 16c0 3B68     	 ldr r3,[r7]
 2395 16c2 C7F82033 	 str r3,[r7,#800]
 2396 16c6 D7F82033 	 ldr r3,[r7,#800]
 2397              	
 2398 16ca 03F30F03 	 ssat r3,#16,r3
 2399              	
 2400              	 .thumb
 2401 16ce C7F81C33 	 str r3,[r7,#796]
 2402 16d2 D7F81C33 	 ldr r3,[r7,#796]
 2403              	.LBE137:
 2404 16d6 9AB2     	 uxth r2,r3
 2405 16d8 D7F8C433 	 ldr r3,[r7,#964]
 2406 16dc 1A80     	 strh r2,[r3]
 604:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 605:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pOut += inc;
 2407              	 .loc 1 605 0
 2408 16de D7F87433 	 ldr r3,[r7,#884]
 2409 16e2 5B00     	 lsls r3,r3,#1
 2410 16e4 D7F8C423 	 ldr r2,[r7,#964]
 2411 16e8 1344     	 add r3,r3,r2
 2412 16ea C7F8C433 	 str r3,[r7,#964]
 606:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 607:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 608:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     px = ++pSrc1;
 2413              	 .loc 1 608 0
 2414 16ee D7F89433 	 ldr r3,[r7,#916]
 2415 16f2 0233     	 adds r3,r3,#2
 2416 16f4 C7F89433 	 str r3,[r7,#916]
 2417 16f8 07F59A73 	 add r3,r7,#308
 2418 16fc D7F89423 	 ldr r2,[r7,#916]
 2419 1700 1A60     	 str r2,[r3]
 609:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     py = pIn2;
 2420              	 .loc 1 609 0
 2421 1702 07F59873 	 add r3,r7,#304
 2422 1706 D7F8C823 	 ldr r2,[r7,#968]
 2423 170a 1A60     	 str r2,[r3]
 610:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 611:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Decrement the MAC count */
 612:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     count--;
 2424              	 .loc 1 612 0
 2425 170c D7F88433 	 ldr r3,[r7,#900]
 2426 1710 013B     	 subs r3,r3,#1
 2427 1712 C7F88433 	 str r3,[r7,#900]
 613:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 614:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Decrement the loop counter */
 615:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     blockSize3--;
 2428              	 .loc 1 615 0
 2429 1716 D7F87833 	 ldr r3,[r7,#888]
 2430 171a 013B     	 subs r3,r3,#1
 2431 171c C7F87833 	 str r3,[r7,#888]
 2432              	.L55:
 567:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 2433              	 .loc 1 567 0
 2434 1720 D7F87833 	 ldr r3,[r7,#888]
 2435 1724 002B     	 cmp r3,#0
 2436 1726 7FF4D0AE 	 bne .L63
 616:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   }
 617:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 618:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** #else
 619:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 620:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** /* Run the below code for Cortex-M0 */
 621:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 622:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t *pIn1 = pSrcA;                           /* inputA pointer               */
 623:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q15_t *pIn2 = pSrcB + (srcBLen - 1u);          /* inputB pointer               */
 624:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   q63_t sum;                                     /* Accumulators                  */
 625:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   uint32_t i = 0u, j;                            /* loop counters */
 626:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   uint32_t inv = 0u;                             /* Reverse order flag */
 627:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   uint32_t tot = 0u;                             /* Length */
 628:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 629:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
 630:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* srcB is always made to slide across srcA. */
 631:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
 632:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
 633:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
 634:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* and a varaible, inv is set to 1 */
 635:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* If lengths are not equal then zero pad has to be done to  make the two
 636:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * inputs of same length. But to improve the performance, we include zeroes
 637:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * in the output instead of zero padding either of the the inputs*/
 638:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen > srcBLen, (srcALen - srcBLen) zeroes has to included in the
 639:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * starting of the output buffer */
 640:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen < srcBLen, (srcALen - srcBLen) zeroes has to included in the
 641:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * ending of the output buffer */
 642:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Once the zero padding is done the remaining of the output is calcualted
 643:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****    * using convolution but with the shorter signal time shifted. */
 644:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 645:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Calculate the length of the remaining sequence */
 646:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   tot = ((srcALen + srcBLen) - 2u);
 647:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 648:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   if (srcALen > srcBLen)
 649:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 650:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Calculating the number of zeros to be padded to the output */
 651:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     j = srcALen - srcBLen;
 652:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 653:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Initialise the pointer after zero padding */
 654:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pDst += j;
 655:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   }
 656:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 657:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   else if (srcALen < srcBLen)
 658:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 659:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization to inputB pointer */
 660:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pIn1 = pSrcB;
 661:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 662:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization to the end of inputA pointer */
 663:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pIn2 = pSrcA + (srcALen - 1u);
 664:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 665:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Initialisation of the pointer after zero padding */
 666:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     pDst = pDst + tot;
 667:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 668:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Swapping the lengths */
 669:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     j = srcALen;
 670:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     srcALen = srcBLen;
 671:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     srcBLen = j;
 672:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 673:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Setting the reverse flag */
 674:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     inv = 1;
 675:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 676:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   }
 677:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 678:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   /* Loop to calculate convolution for output length number of times */
 679:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   for (i = 0u; i <= tot; i++)
 680:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   {
 681:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Initialize sum with zero to carry on MAC operations */
 682:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     sum = 0;
 683:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 684:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Loop to perform MAC operations according to convolution equation */
 685:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     for (j = 0u; j <= i; j++)
 686:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     {
 687:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       /* Check the array limitations */
 688:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       if ((((i - j) < srcBLen) && (j < srcALen)))
 689:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       {
 690:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         /* z[i] += x[i-j] * y[j] */
 691:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q31_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
 692:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       }
 693:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     }
 694:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     /* Store the output in the destination buffer */
 695:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     if (inv == 1)
 696:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       *pDst-- = (q15_t) __SSAT((sum >> 15u), 16u);
 697:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****     else
 698:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****       *pDst++ = (q15_t) __SSAT((sum >> 15u), 16u);
 699:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c ****   }
 700:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 701:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** #endif /* #if (defined(ARM_MATH_CM7) || defined(ARM_MATH_CM4) || defined(ARM_MATH_CM3)) && !defined
 702:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** 
 703:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q15.c **** }
 2437              	 .loc 1 703 0
 2438 172a 07F57577 	 add r7,r7,#980
 2439              	.LCFI3:
 2440              	 .cfi_def_cfa_offset 28
 2441 172e BD46     	 mov sp,r7
 2442              	.LCFI4:
 2443              	 .cfi_def_cfa_register 13
 2444              	 
 2445 1730 BDE8B00F 	 pop {r4,r5,r7,r8,r9,r10,fp}
 2446              	.LCFI5:
 2447              	 .cfi_restore 11
 2448              	 .cfi_restore 10
 2449              	 .cfi_restore 9
 2450              	 .cfi_restore 8
 2451              	 .cfi_restore 7
 2452              	 .cfi_restore 5
 2453              	 .cfi_restore 4
 2454              	 .cfi_def_cfa_offset 0
 2455 1734 7047     	 bx lr
 2456              	 .cfi_endproc
 2457              	.LFE135:
 2459 1736 00BF     	 .text
 2460              	.Letext0:
 2461              	 .file 3 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 2462              	 .file 4 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 2463              	 .file 5 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Dave/Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_correlate_q15.c
    {standard input}:20     .text.arm_correlate_q15:00000000 $t
    {standard input}:25     .text.arm_correlate_q15:00000000 arm_correlate_q15
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
