$date
	Mon Dec 09 01:23:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dp_mem_dbi $end
$var wire 8 ! r_data [7:0] $end
$var reg 1 " burst $end
$var reg 1 # clk $end
$var reg 1 $ enb $end
$var reg 5 % r_addr [4:0] $end
$var reg 1 & ram_passed $end
$var reg 1 ' rd $end
$var reg 1 ( rst $end
$var reg 5 ) w_addr [4:0] $end
$var reg 8 * w_data [7:0] $end
$var reg 1 + wr $end
$scope module uut $end
$var wire 1 " burst $end
$var wire 1 # clk $end
$var wire 1 $ enb $end
$var wire 5 , r_addr [4:0] $end
$var wire 1 ' rd $end
$var wire 1 ( rst $end
$var wire 5 - w_addr [4:0] $end
$var wire 8 . w_data [7:0] $end
$var wire 1 + wr $end
$var reg 1 / error_corrected $end
$var reg 8 0 r_data [7:0] $end
$var integer 32 1 i [31:0] $end
$scope function count_ones $end
$var reg 8 2 data [7:0] $end
$var integer 32 3 j [31:0] $end
$upscope $end
$scope function decode_hamming $end
$var reg 12 4 code [11:0] $end
$var reg 8 5 data [7:0] $end
$var reg 4 6 p [3:0] $end
$var reg 4 7 p_calc [3:0] $end
$var reg 4 8 syndrome [3:0] $end
$upscope $end
$scope function encode_hamming $end
$var reg 8 9 data [7:0] $end
$var reg 4 : p [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
b1000 1
b0 0
0/
b0 .
b0 -
b0 ,
0+
b0 *
b0 )
1(
0'
1&
b0 %
0$
0#
0"
b0 !
$end
#5
b1000 1
1#
#10
0#
0(
#15
1#
#20
0#
b10101010 *
b10101010 .
b1 )
b1 -
1+
1$
#25
b100 :
b10101010 9
b1000 3
b10101010 2
1#
#30
0#
b1 %
b1 ,
1'
0+
#35
b10101010 !
b10101010 0
b0 8
b100 7
b10101010 5
b100 6
b10010101010 4
1#
#40
0#
b11110000 *
b11110000 .
b10001 )
b10001 -
1+
0'
#45
b11110000 9
b1000 3
b11110000 2
1#
#50
0#
b10001 %
b10001 ,
1'
0+
#55
b11110000 !
b11110000 0
b11110000 5
b10011110000 4
1#
#60
0#
b10101010 *
b10101010 .
b0 )
b0 -
1"
1+
0'
#65
b111 :
b1010010 9
b1000 3
b10101101 2
b100 1
1#
#70
0#
b0 %
b0 ,
1'
0+
1"
#75
b111 7
b111 6
b1010010 5
b11101010010 4
b100 1
1#
#80
0#
#85
b111 7
b1010010 5
b111 6
b11101010010 4
b100 1
1#
#90
0#
#95
b111 7
b1010010 5
b111 6
b11101010010 4
b100 1
1#
#100
0#
#105
b111 7
b1010010 5
b111 6
b11101010010 4
b100 1
1#
#110
0#
b11001100 *
b11001100 .
b10000 )
b10000 -
1+
1"
0'
#115
b11 :
b110000 9
b1000 3
b11001111 2
b100 1
1#
#120
0#
b10000 %
b10000 ,
1'
0+
1"
#125
b11 7
b110000 5
b11 6
b1100110000 4
b100 1
1#
#130
0#
#135
b11 7
b110000 5
b11 6
b1100110000 4
b100 1
1#
#140
0#
#145
b11 7
b110000 5
b11 6
b1100110000 4
b100 1
1#
#150
0#
#155
b11 7
b110000 5
b11 6
b1100110000 4
b100 1
1#
#160
0#
b11111111 *
b11111111 .
b1 )
b1 -
1+
0"
0'
#165
b0 :
b0 9
b1000 3
b11111111 2
1#
#170
0#
b1 %
b1 ,
1'
0+
#175
b100100 !
b100100 0
b110 8
b110 7
b100100 5
b0 6
b100 4
1#
#180
0#
0'
#185
1#
#190
0#
#195
1#
#200
0#
