Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 16 16:49:12 2023
| Host         : DESKTOP-52MIN3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file control_timing_summary_routed.rpt -pb control_timing_summary_routed.pb -rpx control_timing_summary_routed.rpx -warn_on_violation
| Design       : control
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    25          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (12)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: s1/custom_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.161        0.000                      0                   83        0.238        0.000                      0                   83        3.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.161        0.000                      0                   83        0.238        0.000                      0                   83        3.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 spk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 2.054ns (42.476%)  route 2.782ns (57.524%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.414ns = ( 13.414 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[4]/Q
                         net (fo=3, routed)           1.104     7.467    spk1/counter_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  spk1/_carry__3_i_7/O
                         net (fo=3, routed)           0.716     8.307    spk1/_carry__3_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.961     9.392    spk1/counter[0]_i_2_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  spk1/_carry_i_8/O
                         net (fo=1, routed)           0.000     9.516    spk1/_carry_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.066 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.066    spk1/_carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.180    spk1/_carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.294 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.294    spk1/_carry__1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.408 r  spk1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.408    spk1/_carry__2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.742 r  spk1/_carry__3/O[1]
                         net (fo=1, routed)           0.000    10.742    spk1/counter[18]
    SLICE_X3Y18          FDRE                                         r  spk1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.649    13.414    spk1/CLK
    SLICE_X3Y18          FDRE                                         r  spk1/counter_reg[18]/C
                         clock pessimism              0.463    13.877    
                         clock uncertainty           -0.035    13.841    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.062    13.903    spk1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 spk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 1.943ns (41.124%)  route 2.782ns (58.876%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.414ns = ( 13.414 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[4]/Q
                         net (fo=3, routed)           1.104     7.467    spk1/counter_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  spk1/_carry__3_i_7/O
                         net (fo=3, routed)           0.716     8.307    spk1/_carry__3_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.961     9.392    spk1/counter[0]_i_2_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  spk1/_carry_i_8/O
                         net (fo=1, routed)           0.000     9.516    spk1/_carry_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.066 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.066    spk1/_carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.180    spk1/_carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.294 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.294    spk1/_carry__1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.408 r  spk1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.408    spk1/_carry__2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.631 r  spk1/_carry__3/O[0]
                         net (fo=1, routed)           0.000    10.631    spk1/counter[17]
    SLICE_X3Y18          FDRE                                         r  spk1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.649    13.414    spk1/CLK
    SLICE_X3Y18          FDRE                                         r  spk1/counter_reg[17]/C
                         clock pessimism              0.463    13.877    
                         clock uncertainty           -0.035    13.841    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.062    13.903    spk1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 spk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.940ns (41.087%)  route 2.782ns (58.913%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[4]/Q
                         net (fo=3, routed)           1.104     7.467    spk1/counter_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  spk1/_carry__3_i_7/O
                         net (fo=3, routed)           0.716     8.307    spk1/_carry__3_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.961     9.392    spk1/counter[0]_i_2_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  spk1/_carry_i_8/O
                         net (fo=1, routed)           0.000     9.516    spk1/_carry_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.066 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.066    spk1/_carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.180    spk1/_carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.294 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.294    spk1/_carry__1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.628 r  spk1/_carry__2/O[1]
                         net (fo=1, routed)           0.000    10.628    spk1/counter[14]
    SLICE_X3Y17          FDRE                                         r  spk1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.651    13.416    spk1/CLK
    SLICE_X3Y17          FDRE                                         r  spk1/counter_reg[14]/C
                         clock pessimism              0.463    13.879    
                         clock uncertainty           -0.035    13.843    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)        0.062    13.905    spk1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 spk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.919ns (40.824%)  route 2.782ns (59.176%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[4]/Q
                         net (fo=3, routed)           1.104     7.467    spk1/counter_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  spk1/_carry__3_i_7/O
                         net (fo=3, routed)           0.716     8.307    spk1/_carry__3_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.961     9.392    spk1/counter[0]_i_2_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  spk1/_carry_i_8/O
                         net (fo=1, routed)           0.000     9.516    spk1/_carry_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.066 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.066    spk1/_carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.180    spk1/_carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.294 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.294    spk1/_carry__1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.607 r  spk1/_carry__2/O[3]
                         net (fo=1, routed)           0.000    10.607    spk1/counter[16]
    SLICE_X3Y17          FDRE                                         r  spk1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.651    13.416    spk1/CLK
    SLICE_X3Y17          FDRE                                         r  spk1/counter_reg[16]/C
                         clock pessimism              0.463    13.879    
                         clock uncertainty           -0.035    13.843    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)        0.062    13.905    spk1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 spk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.845ns (39.877%)  route 2.782ns (60.123%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[4]/Q
                         net (fo=3, routed)           1.104     7.467    spk1/counter_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  spk1/_carry__3_i_7/O
                         net (fo=3, routed)           0.716     8.307    spk1/_carry__3_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.961     9.392    spk1/counter[0]_i_2_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  spk1/_carry_i_8/O
                         net (fo=1, routed)           0.000     9.516    spk1/_carry_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.066 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.066    spk1/_carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.180    spk1/_carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.294 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.294    spk1/_carry__1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.533 r  spk1/_carry__2/O[2]
                         net (fo=1, routed)           0.000    10.533    spk1/counter[15]
    SLICE_X3Y17          FDRE                                         r  spk1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.651    13.416    spk1/CLK
    SLICE_X3Y17          FDRE                                         r  spk1/counter_reg[15]/C
                         clock pessimism              0.463    13.879    
                         clock uncertainty           -0.035    13.843    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)        0.062    13.905    spk1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 spk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.829ns (39.668%)  route 2.782ns (60.332%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[4]/Q
                         net (fo=3, routed)           1.104     7.467    spk1/counter_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  spk1/_carry__3_i_7/O
                         net (fo=3, routed)           0.716     8.307    spk1/_carry__3_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.961     9.392    spk1/counter[0]_i_2_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  spk1/_carry_i_8/O
                         net (fo=1, routed)           0.000     9.516    spk1/_carry_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.066 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.066    spk1/_carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.180    spk1/_carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.294 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.294    spk1/_carry__1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.517 r  spk1/_carry__2/O[0]
                         net (fo=1, routed)           0.000    10.517    spk1/counter[13]
    SLICE_X3Y17          FDRE                                         r  spk1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.651    13.416    spk1/CLK
    SLICE_X3Y17          FDRE                                         r  spk1/counter_reg[13]/C
                         clock pessimism              0.463    13.879    
                         clock uncertainty           -0.035    13.843    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)        0.062    13.905    spk1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 spk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.826ns (39.629%)  route 2.782ns (60.371%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[4]/Q
                         net (fo=3, routed)           1.104     7.467    spk1/counter_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  spk1/_carry__3_i_7/O
                         net (fo=3, routed)           0.716     8.307    spk1/_carry__3_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.961     9.392    spk1/counter[0]_i_2_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  spk1/_carry_i_8/O
                         net (fo=1, routed)           0.000     9.516    spk1/_carry_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.066 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.066    spk1/_carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.180    spk1/_carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 r  spk1/_carry__1/O[1]
                         net (fo=1, routed)           0.000    10.514    spk1/counter[10]
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652    13.417    spk1/CLK
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[10]/C
                         clock pessimism              0.463    13.880    
                         clock uncertainty           -0.035    13.844    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.062    13.906    spk1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 spk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.805ns (39.353%)  route 2.782ns (60.647%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[4]/Q
                         net (fo=3, routed)           1.104     7.467    spk1/counter_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  spk1/_carry__3_i_7/O
                         net (fo=3, routed)           0.716     8.307    spk1/_carry__3_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.961     9.392    spk1/counter[0]_i_2_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  spk1/_carry_i_8/O
                         net (fo=1, routed)           0.000     9.516    spk1/_carry_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.066 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.066    spk1/_carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.180    spk1/_carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.493 r  spk1/_carry__1/O[3]
                         net (fo=1, routed)           0.000    10.493    spk1/counter[12]
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652    13.417    spk1/CLK
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[12]/C
                         clock pessimism              0.463    13.880    
                         clock uncertainty           -0.035    13.844    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.062    13.906    spk1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 spk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.731ns (38.358%)  route 2.782ns (61.642%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[4]/Q
                         net (fo=3, routed)           1.104     7.467    spk1/counter_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  spk1/_carry__3_i_7/O
                         net (fo=3, routed)           0.716     8.307    spk1/_carry__3_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.961     9.392    spk1/counter[0]_i_2_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  spk1/_carry_i_8/O
                         net (fo=1, routed)           0.000     9.516    spk1/_carry_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.066 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.066    spk1/_carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.180    spk1/_carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.419 r  spk1/_carry__1/O[2]
                         net (fo=1, routed)           0.000    10.419    spk1/counter[11]
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652    13.417    spk1/CLK
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[11]/C
                         clock pessimism              0.463    13.880    
                         clock uncertainty           -0.035    13.844    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.062    13.906    spk1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 spk1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.715ns (38.139%)  route 2.782ns (61.861%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[4]/Q
                         net (fo=3, routed)           1.104     7.467    spk1/counter_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  spk1/_carry__3_i_7/O
                         net (fo=3, routed)           0.716     8.307    spk1/_carry__3_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.961     9.392    spk1/counter[0]_i_2_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     9.516 r  spk1/_carry_i_8/O
                         net (fo=1, routed)           0.000     9.516    spk1/_carry_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.066 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.066    spk1/_carry_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.180    spk1/_carry__0_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.403 r  spk1/_carry__1/O[0]
                         net (fo=1, routed)           0.000    10.403    spk1/counter[9]
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652    13.417    spk1/CLK
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[9]/C
                         clock pessimism              0.463    13.880    
                         clock uncertainty           -0.035    13.844    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.062    13.906    spk1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  3.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.619     1.705    s1/CLK
    SLICE_X5Y17          FDRE                                         r  s1/counter_note_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.846 r  s1/counter_note_reg[25]/Q
                         net (fo=3, routed)           0.078     1.924    s1/counter_note[25]
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.048 r  s1/counter_note0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.048    s1/counter_note0[26]
    SLICE_X5Y17          FDRE                                         r  s1/counter_note_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.886     2.228    s1/CLK
    SLICE_X5Y17          FDRE                                         r  s1/counter_note_reg[26]/C
                         clock pessimism             -0.523     1.705    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.105     1.810    s1/counter_note_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X5Y13          FDSE                                         r  s1/counter_note_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.141     1.848 r  s1/counter_note_reg[9]/Q
                         net (fo=3, routed)           0.078     1.926    s1/counter_note[9]
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.050 r  s1/counter_note0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.050    s1/counter_note0[10]
    SLICE_X5Y13          FDSE                                         r  s1/counter_note_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    s1/CLK
    SLICE_X5Y13          FDSE                                         r  s1/counter_note_reg[10]/C
                         clock pessimism             -0.524     1.707    
    SLICE_X5Y13          FDSE (Hold_fdse_C_D)         0.105     1.812    s1/counter_note_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X5Y14          FDRE                                         r  s1/counter_note_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.848 r  s1/counter_note_reg[13]/Q
                         net (fo=3, routed)           0.078     1.926    s1/counter_note[13]
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.050 r  s1/counter_note0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.050    s1/counter_note0[14]
    SLICE_X5Y14          FDRE                                         r  s1/counter_note_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    s1/CLK
    SLICE_X5Y14          FDRE                                         r  s1/counter_note_reg[14]/C
                         clock pessimism             -0.524     1.707    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.105     1.812    s1/counter_note_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.620     1.706    s1/CLK
    SLICE_X5Y16          FDRE                                         r  s1/counter_note_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.847 r  s1/counter_note_reg[21]/Q
                         net (fo=3, routed)           0.078     1.925    s1/counter_note[21]
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.049 r  s1/counter_note0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.049    s1/counter_note0[22]
    SLICE_X5Y16          FDRE                                         r  s1/counter_note_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.887     2.229    s1/CLK
    SLICE_X5Y16          FDRE                                         r  s1/counter_note_reg[22]/C
                         clock pessimism             -0.523     1.706    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.105     1.811    s1/counter_note_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X5Y15          FDRE                                         r  s1/counter_note_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.848 r  s1/counter_note_reg[17]/Q
                         net (fo=3, routed)           0.079     1.927    s1/counter_note[17]
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.051 r  s1/counter_note0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.051    s1/counter_note0[18]
    SLICE_X5Y15          FDRE                                         r  s1/counter_note_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.888     2.230    s1/CLK
    SLICE_X5Y15          FDRE                                         r  s1/counter_note_reg[18]/C
                         clock pessimism             -0.523     1.707    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.105     1.812    s1/counter_note_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     1.708    s1/CLK
    SLICE_X5Y12          FDRE                                         r  s1/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.849 r  s1/counter_note_reg[5]/Q
                         net (fo=3, routed)           0.079     1.928    s1/counter_note[5]
    SLICE_X5Y12          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.052 r  s1/counter_note0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.052    s1/counter_note0[6]
    SLICE_X5Y12          FDRE                                         r  s1/counter_note_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.890     2.232    s1/CLK
    SLICE_X5Y12          FDRE                                         r  s1/counter_note_reg[6]/C
                         clock pessimism             -0.524     1.708    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.105     1.813    s1/counter_note_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.618     1.704    s1/CLK
    SLICE_X5Y18          FDRE                                         r  s1/counter_note_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.845 r  s1/counter_note_reg[29]/Q
                         net (fo=3, routed)           0.079     1.924    s1/counter_note[29]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.048 r  s1/counter_note0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.048    s1/counter_note0[30]
    SLICE_X5Y18          FDRE                                         r  s1/counter_note_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.885     2.227    s1/CLK
    SLICE_X5Y18          FDRE                                         r  s1/counter_note_reg[30]/C
                         clock pessimism             -0.523     1.704    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.105     1.809    s1/counter_note_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.619     1.705    s1/CLK
    SLICE_X5Y17          FDRE                                         r  s1/counter_note_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.846 r  s1/counter_note_reg[27]/Q
                         net (fo=3, routed)           0.078     1.924    s1/counter_note[27]
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.051 r  s1/counter_note0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.051    s1/counter_note0[28]
    SLICE_X5Y17          FDRE                                         r  s1/counter_note_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.886     2.228    s1/CLK
    SLICE_X5Y17          FDRE                                         r  s1/counter_note_reg[28]/C
                         clock pessimism             -0.523     1.705    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.105     1.810    s1/counter_note_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X5Y13          FDRE                                         r  s1/counter_note_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.848 r  s1/counter_note_reg[11]/Q
                         net (fo=3, routed)           0.078     1.926    s1/counter_note[11]
    SLICE_X5Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.053 r  s1/counter_note0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.053    s1/counter_note0[12]
    SLICE_X5Y13          FDSE                                         r  s1/counter_note_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    s1/CLK
    SLICE_X5Y13          FDSE                                         r  s1/counter_note_reg[12]/C
                         clock pessimism             -0.524     1.707    
    SLICE_X5Y13          FDSE (Hold_fdse_C_D)         0.105     1.812    s1/counter_note_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X5Y14          FDSE                                         r  s1/counter_note_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDSE (Prop_fdse_C_Q)         0.141     1.848 r  s1/counter_note_reg[15]/Q
                         net (fo=3, routed)           0.078     1.926    s1/counter_note[15]
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.053 r  s1/counter_note0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.053    s1/counter_note0[16]
    SLICE_X5Y14          FDRE                                         r  s1/counter_note_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    s1/CLK
    SLICE_X5Y14          FDRE                                         r  s1/counter_note_reg[16]/C
                         clock pessimism             -0.524     1.707    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.105     1.812    s1/counter_note_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y14     clkdivider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y15     clkdivider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X6Y16     clkdivider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y16     clkdivider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y18     clkdivider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y14     clkdivider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X6Y16     clkdivider_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y16     clkdivider_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y14     clkdivider_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y14     clkdivider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y14     clkdivider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y15     clkdivider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y15     clkdivider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y16     clkdivider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y16     clkdivider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y16     clkdivider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y16     clkdivider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y18     clkdivider_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y18     clkdivider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y14     clkdivider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y14     clkdivider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y15     clkdivider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y15     clkdivider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y16     clkdivider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y16     clkdivider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y16     clkdivider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y16     clkdivider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y18     clkdivider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y18     clkdivider_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.378ns  (logic 0.892ns (26.405%)  route 2.486ns (73.595%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  s1/note_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  s1/note_reg[4]/Q
                         net (fo=22, routed)          0.725     1.203    s1/note_reg[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.295     1.498 r  s1/clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     1.971    s1/clkdivider[15]_i_3_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.119     2.090 r  s1/clkdivider[15]_i_1/O
                         net (fo=17, routed)          1.288     3.378    s1/clkdivider[15]_i_1_n_0
    SLICE_X7Y15          FDRE                                         r  s1/clkdivider_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.378ns  (logic 0.892ns (26.405%)  route 2.486ns (73.595%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  s1/note_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  s1/note_reg[4]/Q
                         net (fo=22, routed)          0.725     1.203    s1/note_reg[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.295     1.498 r  s1/clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     1.971    s1/clkdivider[15]_i_3_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.119     2.090 r  s1/clkdivider[15]_i_1/O
                         net (fo=17, routed)          1.288     3.378    s1/clkdivider[15]_i_1_n_0
    SLICE_X7Y15          FDRE                                         r  s1/clkdivider_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.237ns  (logic 0.892ns (27.555%)  route 2.345ns (72.445%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  s1/note_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  s1/note_reg[4]/Q
                         net (fo=22, routed)          0.725     1.203    s1/note_reg[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.295     1.498 r  s1/clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     1.971    s1/clkdivider[15]_i_3_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.119     2.090 r  s1/clkdivider[15]_i_1/O
                         net (fo=17, routed)          1.147     3.237    s1/clkdivider[15]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  s1/clkdivider_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.237ns  (logic 0.892ns (27.555%)  route 2.345ns (72.445%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  s1/note_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  s1/note_reg[4]/Q
                         net (fo=22, routed)          0.725     1.203    s1/note_reg[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.295     1.498 r  s1/clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     1.971    s1/clkdivider[15]_i_3_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.119     2.090 r  s1/clkdivider[15]_i_1/O
                         net (fo=17, routed)          1.147     3.237    s1/clkdivider[15]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  s1/clkdivider_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.028ns  (logic 0.892ns (29.457%)  route 2.136ns (70.543%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  s1/note_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  s1/note_reg[4]/Q
                         net (fo=22, routed)          0.725     1.203    s1/note_reg[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.295     1.498 r  s1/clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     1.971    s1/clkdivider[15]_i_3_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.119     2.090 r  s1/clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.938     3.028    s1/clkdivider[15]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  s1/clkdivider_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.028ns  (logic 0.892ns (29.457%)  route 2.136ns (70.543%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  s1/note_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  s1/note_reg[4]/Q
                         net (fo=22, routed)          0.725     1.203    s1/note_reg[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.295     1.498 r  s1/clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     1.971    s1/clkdivider[15]_i_3_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.119     2.090 r  s1/clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.938     3.028    s1/clkdivider[15]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  s1/clkdivider_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.028ns  (logic 0.892ns (29.457%)  route 2.136ns (70.543%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  s1/note_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  s1/note_reg[4]/Q
                         net (fo=22, routed)          0.725     1.203    s1/note_reg[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.295     1.498 r  s1/clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     1.971    s1/clkdivider[15]_i_3_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.119     2.090 r  s1/clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.938     3.028    s1/clkdivider[15]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  s1/clkdivider_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.028ns  (logic 0.892ns (29.457%)  route 2.136ns (70.543%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  s1/note_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  s1/note_reg[4]/Q
                         net (fo=22, routed)          0.725     1.203    s1/note_reg[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.295     1.498 r  s1/clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     1.971    s1/clkdivider[15]_i_3_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.119     2.090 r  s1/clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.938     3.028    s1/clkdivider[15]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  s1/clkdivider_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.762ns  (logic 0.746ns (27.011%)  route 2.016ns (72.989%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  s1/note_reg[1]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  s1/note_reg[1]/Q
                         net (fo=25, routed)          1.372     1.791    s1/note_reg[1]
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.327     2.118 r  s1/note[2]_i_1/O
                         net (fo=1, routed)           0.644     2.762    s1/p_0_in[2]
    SLICE_X1Y15          FDRE                                         r  s1/note_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.755ns  (logic 0.892ns (32.373%)  route 1.863ns (67.627%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  s1/note_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  s1/note_reg[4]/Q
                         net (fo=22, routed)          0.725     1.203    s1/note_reg[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.295     1.498 r  s1/clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     1.971    s1/clkdivider[15]_i_3_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.119     2.090 r  s1/clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.665     2.755    s1/clkdivider[15]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  s1/clkdivider_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  s1/note_reg[0]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[0]/Q
                         net (fo=25, routed)          0.122     0.263    s1/note_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.045     0.308 r  s1/note[3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    s1/p_0_in[3]
    SLICE_X0Y17          FDRE                                         r  s1/note_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  s1/note_reg[0]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[0]/Q
                         net (fo=25, routed)          0.122     0.263    s1/note_reg[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.048     0.311 r  s1/note[4]_i_1/O
                         net (fo=1, routed)           0.000     0.311    s1/p_0_in[4]
    SLICE_X0Y17          FDRE                                         r  s1/note_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.798%)  route 0.153ns (45.202%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  s1/note_reg[0]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[0]/Q
                         net (fo=25, routed)          0.153     0.294    s1/note_reg[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.339 r  s1/clkdivider[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.339    s1/clkdivider[13]_i_1__0_n_0
    SLICE_X2Y17          FDRE                                         r  s1/clkdivider_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.227ns (66.480%)  route 0.114ns (33.520%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  s1/note_reg[2]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  s1/note_reg[2]/Q
                         net (fo=24, routed)          0.114     0.242    s1/note_reg[2]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.099     0.341 r  s1/note[6]_i_1/O
                         net (fo=1, routed)           0.000     0.341    s1/p_0_in[6]
    SLICE_X1Y15          FDRE                                         r  s1/note_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.247%)  route 0.163ns (46.753%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  s1/note_reg[6]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[6]/Q
                         net (fo=4, routed)           0.163     0.304    s1/note_reg__0[6]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.045     0.349 r  s1/note[7]_i_1/O
                         net (fo=1, routed)           0.000     0.349    s1/p_0_in[7]
    SLICE_X0Y16          FDRE                                         r  s1/note_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (49.939%)  route 0.186ns (50.061%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  s1/note_reg[5]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[5]/Q
                         net (fo=16, routed)          0.186     0.327    s1/note_reg[5]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.045     0.372 r  s1/clkdivider[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.372    s1/clkdivider[0]_i_1__0_n_0
    SLICE_X2Y15          FDRE                                         r  s1/clkdivider_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  s1/note_reg[0]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[0]/Q
                         net (fo=25, routed)          0.191     0.332    s1/note_reg[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.042     0.374 r  s1/note[1]_i_1/O
                         net (fo=1, routed)           0.000     0.374    s1/note[1]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  s1/note_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  s1/note_reg[0]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  s1/note_reg[0]/Q
                         net (fo=25, routed)          0.191     0.332    s1/note_reg[0]
    SLICE_X1Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.377 r  s1/note[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    s1/p_0_in[0]
    SLICE_X1Y17          FDRE                                         r  s1/note_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.761%)  route 0.195ns (51.239%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  s1/note_reg[5]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  s1/note_reg[5]/Q
                         net (fo=16, routed)          0.195     0.336    s1/note_reg[5]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.045     0.381 r  s1/clkdivider[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.381    s1/clkdivider[3]_i_1__0_n_0
    SLICE_X2Y15          FDRE                                         r  s1/clkdivider_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.186ns (43.722%)  route 0.239ns (56.278%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  s1/note_reg[0]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[0]/Q
                         net (fo=25, routed)          0.239     0.380    s1/note_reg[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.425 r  s1/note[5]_i_1/O
                         net (fo=1, routed)           0.000     0.425    s1/p_0_in[5]
    SLICE_X1Y15          FDRE                                         r  s1/note_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spk1/speaker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 4.237ns (71.617%)  route 1.679ns (28.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X2Y13          FDRE                                         r  spk1/speaker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.478     6.385 r  spk1/speaker_reg/Q
                         net (fo=2, routed)           1.679     8.064    speaker_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.759    11.823 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000    11.823    speaker
    Y11                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spk1/speaker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.489ns (81.228%)  route 0.344ns (18.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    spk1/CLK
    SLICE_X2Y13          FDRE                                         r  spk1/speaker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.148     1.855 r  spk1/speaker_reg/Q
                         net (fo=2, routed)           0.344     2.199    speaker_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.341     3.541 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000     3.541    speaker
    Y11                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            clkdivider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.755ns  (logic 2.127ns (19.778%)  route 8.628ns (80.222%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  btn_IBUF[2]_inst/O
                         net (fo=19, routed)          6.779     8.283    btn_IBUF[2]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.152     8.435 r  clkdivider[2]_i_4/O
                         net (fo=1, routed)           0.812     9.247    clkdivider[2]_i_4_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.348     9.595 r  clkdivider[2]_i_3/O
                         net (fo=1, routed)           1.037    10.631    s1/clkdivider_reg[2]_1
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  s1/clkdivider[2]_i_1/O
                         net (fo=1, routed)           0.000    10.755    s1_n_14
    SLICE_X2Y14          FDRE                                         r  clkdivider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.654     5.419    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  clkdivider_reg[2]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            clkdivider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.178ns  (logic 1.712ns (16.820%)  route 8.466ns (83.180%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[1]_inst/O
                         net (fo=2, routed)           6.812     8.276    BTN_IBUF[1]
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.124     8.400 r  clkdivider[16]_i_3/O
                         net (fo=16, routed)          1.654    10.054    s1/clkdivider_reg[0]_1
    SLICE_X6Y16          LUT6 (Prop_lut6_I4_O)        0.124    10.178 r  s1/clkdivider[15]_i_1__0/O
                         net (fo=1, routed)           0.000    10.178    s1_n_1
    SLICE_X6Y16          FDRE                                         r  clkdivider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.651     5.416    clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  clkdivider_reg[15]/C

Slack:                    inf
  Source:                 btn[5]
                            (input port)
  Destination:            clkdivider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.081ns  (logic 2.171ns (21.537%)  route 7.910ns (78.463%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[5] (IN)
                         net (fo=0)                   0.000     0.000    btn[5]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_IBUF[5]_inst/O
                         net (fo=18, routed)          7.094     8.663    btn_IBUF[5]
    SLICE_X4Y16          LUT3 (Prop_lut3_I1_O)        0.150     8.813 f  clkdivider[5]_i_3/O
                         net (fo=1, routed)           0.312     9.125    clkdivider[5]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.328     9.453 r  clkdivider[5]_i_2/O
                         net (fo=1, routed)           0.505     9.957    s1/clkdivider__157[0]
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124    10.081 r  s1/clkdivider[5]_i_1/O
                         net (fo=1, routed)           0.000    10.081    s1_n_11
    SLICE_X5Y19          FDRE                                         r  clkdivider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.647     5.412    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  clkdivider_reg[5]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            clkdivider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.902ns  (logic 1.712ns (17.289%)  route 8.190ns (82.711%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[1]_inst/O
                         net (fo=2, routed)           6.812     8.276    BTN_IBUF[1]
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.124     8.400 r  clkdivider[16]_i_3/O
                         net (fo=16, routed)          1.378     9.778    s1/clkdivider_reg[0]_1
    SLICE_X6Y16          LUT6 (Prop_lut6_I4_O)        0.124     9.902 r  s1/clkdivider[11]_i_1/O
                         net (fo=1, routed)           0.000     9.902    s1_n_5
    SLICE_X6Y16          FDRE                                         r  clkdivider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.651     5.416    clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  clkdivider_reg[11]/C

Slack:                    inf
  Source:                 btn[5]
                            (input port)
  Destination:            clkdivider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.884ns  (logic 1.817ns (18.384%)  route 8.067ns (81.616%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[5] (IN)
                         net (fo=0)                   0.000     0.000    btn[5]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_IBUF[5]_inst/O
                         net (fo=18, routed)          7.094     8.663    btn_IBUF[5]
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     8.787 r  clkdivider[6]_i_2/O
                         net (fo=1, routed)           0.974     9.760    s1/clkdivider_reg[6]_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     9.884 r  s1/clkdivider[6]_i_1/O
                         net (fo=1, routed)           0.000     9.884    s1_n_10
    SLICE_X2Y16          FDRE                                         r  clkdivider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652     5.417    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  clkdivider_reg[6]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            clkdivider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.823ns  (logic 1.712ns (17.427%)  route 8.111ns (82.573%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[1]_inst/O
                         net (fo=2, routed)           6.812     8.276    BTN_IBUF[1]
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.124     8.400 r  clkdivider[16]_i_3/O
                         net (fo=16, routed)          1.299     9.699    s1/clkdivider_reg[0]_1
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.124     9.823 r  s1/clkdivider[1]_i_1/O
                         net (fo=1, routed)           0.000     9.823    s1_n_15
    SLICE_X1Y14          FDRE                                         r  clkdivider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.654     5.419    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  clkdivider_reg[1]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            clkdivider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.753ns  (logic 1.712ns (17.553%)  route 8.041ns (82.447%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[1]_inst/O
                         net (fo=2, routed)           6.812     8.276    BTN_IBUF[1]
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.124     8.400 r  clkdivider[16]_i_3/O
                         net (fo=16, routed)          1.229     9.629    s1/clkdivider_reg[0]_1
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.124     9.753 r  s1/clkdivider[4]_i_1/O
                         net (fo=1, routed)           0.000     9.753    s1_n_12
    SLICE_X6Y15          FDRE                                         r  clkdivider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652     5.417    clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  clkdivider_reg[4]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            clkdivider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.751ns  (logic 1.712ns (17.557%)  route 8.039ns (82.443%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[1]_inst/O
                         net (fo=2, routed)           6.812     8.276    BTN_IBUF[1]
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.124     8.400 r  clkdivider[16]_i_3/O
                         net (fo=16, routed)          1.227     9.627    s1/clkdivider_reg[0]_1
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.124     9.751 r  s1/clkdivider[8]_i_1/O
                         net (fo=1, routed)           0.000     9.751    s1_n_8
    SLICE_X6Y15          FDRE                                         r  clkdivider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652     5.417    clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  clkdivider_reg[8]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            clkdivider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.741ns  (logic 1.712ns (17.575%)  route 8.029ns (82.425%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[1]_inst/O
                         net (fo=2, routed)           6.812     8.276    BTN_IBUF[1]
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.124     8.400 r  clkdivider[16]_i_3/O
                         net (fo=16, routed)          1.217     9.617    s1/clkdivider_reg[0]_1
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.741 r  s1/clkdivider[10]_i_1/O
                         net (fo=1, routed)           0.000     9.741    s1_n_6
    SLICE_X4Y15          FDRE                                         r  clkdivider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652     5.417    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  clkdivider_reg[10]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            clkdivider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.733ns  (logic 1.712ns (17.589%)  route 8.021ns (82.411%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[1]_inst/O
                         net (fo=2, routed)           6.812     8.276    BTN_IBUF[1]
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.124     8.400 r  clkdivider[16]_i_3/O
                         net (fo=16, routed)          1.209     9.609    s1/clkdivider_reg[0]_1
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.733 r  s1/clkdivider[7]_i_1/O
                         net (fo=1, routed)           0.000     9.733    s1_n_9
    SLICE_X4Y15          FDRE                                         r  clkdivider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652     5.417    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  clkdivider_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/clkdivider_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  s1/clkdivider_reg[15]/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/clkdivider_reg[15]/Q
                         net (fo=1, routed)           0.054     0.195    s1/clkdivider[15]
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.240 r  s1/clkdivider[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    s1_n_1
    SLICE_X6Y16          FDRE                                         r  clkdivider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.887     2.229    clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  clkdivider_reg[15]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE                         0.000     0.000 r  s1/clkdivider_reg[4]/C
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/clkdivider_reg[4]/Q
                         net (fo=1, routed)           0.087     0.228    s1/clkdivider[4]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.273 r  s1/clkdivider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.273    s1_n_12
    SLICE_X6Y15          FDRE                                         r  clkdivider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  clkdivider_reg[4]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  s1/clkdivider_reg[11]/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/clkdivider_reg[11]/Q
                         net (fo=1, routed)           0.091     0.232    s1/clkdivider[11]
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.277 r  s1/clkdivider[11]_i_1/O
                         net (fo=1, routed)           0.000     0.277    s1_n_5
    SLICE_X6Y16          FDRE                                         r  clkdivider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.887     2.229    clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  clkdivider_reg[11]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  s1/clkdivider_reg[16]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/clkdivider_reg[16]/Q
                         net (fo=1, routed)           0.100     0.241    s1/clkdivider[16]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.286 r  s1/clkdivider[16]_i_1/O
                         net (fo=1, routed)           0.000     0.286    s1_n_0
    SLICE_X2Y16          FDRE                                         r  clkdivider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  clkdivider_reg[16]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  s1/clkdivider_reg[7]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  s1/clkdivider_reg[7]/Q
                         net (fo=1, routed)           0.108     0.272    s1/clkdivider[7]
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.317 r  s1/clkdivider[7]_i_1/O
                         net (fo=1, routed)           0.000     0.317    s1_n_9
    SLICE_X4Y15          FDRE                                         r  clkdivider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  clkdivider_reg[7]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  s1/clkdivider_reg[14]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  s1/clkdivider_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    s1/clkdivider[14]
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  s1/clkdivider[14]_i_1/O
                         net (fo=1, routed)           0.000     0.323    s1_n_2
    SLICE_X4Y14          FDRE                                         r  clkdivider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  clkdivider_reg[14]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE                         0.000     0.000 r  s1/clkdivider_reg[8]/C
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/clkdivider_reg[8]/Q
                         net (fo=1, routed)           0.139     0.280    s1/clkdivider[8]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.325 r  s1/clkdivider[8]_i_1/O
                         net (fo=1, routed)           0.000     0.325    s1_n_8
    SLICE_X6Y15          FDRE                                         r  clkdivider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  clkdivider_reg[8]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.106%)  route 0.117ns (35.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  s1/clkdivider_reg[10]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  s1/clkdivider_reg[10]/Q
                         net (fo=1, routed)           0.117     0.281    s1/clkdivider[10]
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.326 r  s1/clkdivider[10]_i_1/O
                         net (fo=1, routed)           0.000     0.326    s1_n_6
    SLICE_X4Y15          FDRE                                         r  clkdivider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  clkdivider_reg[10]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.058%)  route 0.139ns (37.942%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  s1/clkdivider_reg[6]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  s1/clkdivider_reg[6]/Q
                         net (fo=1, routed)           0.139     0.267    s1/clkdivider[6]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.099     0.366 r  s1/clkdivider[6]_i_1/O
                         net (fo=1, routed)           0.000     0.366    s1_n_10
    SLICE_X2Y16          FDRE                                         r  clkdivider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  clkdivider_reg[6]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.573%)  route 0.196ns (48.427%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  s1/clkdivider_reg[3]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  s1/clkdivider_reg[3]/Q
                         net (fo=1, routed)           0.196     0.360    s1/clkdivider[3]
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  s1/clkdivider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.405    s1_n_13
    SLICE_X4Y14          FDRE                                         r  clkdivider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  clkdivider_reg[3]/C





