// Seed: 4162058158
module module_0 (
    input wire  id_0,
    input tri1  id_1,
    input uwire id_2,
    input tri0  id_3,
    input uwire id_4
);
  wire id_6;
  assign module_1.id_21 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd55
) (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire _id_3,
    input tri id_4,
    input tri0 id_5
    , id_24,
    input wand id_6,
    output supply0 id_7,
    input wor id_8,
    input tri1 id_9,
    input uwire id_10,
    input wor id_11,
    input tri0 id_12,
    output wor id_13,
    input wor id_14,
    input uwire id_15,
    input uwire id_16,
    output wire id_17,
    input uwire id_18,
    output tri1 id_19,
    input tri id_20,
    input supply0 id_21,
    input wire id_22
);
  wire [1 : id_3] id_25;
  wire id_26;
  generate
    wire id_27;
    assign id_17 = -1;
  endgenerate
  logic id_28;
  ;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_11,
      id_12
  );
endmodule
