# Mon Aug 20 16:28:25 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta7
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1117R, Built Jun 28 2018 10:23:07


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180818_V2.1_MIPIIP\sytech_lvds2mipi\src\DPHY_TX_TOP\temp\MIPI_Tx\rev_1\DPHY_TX_TOP_scck.rpt 
Printing clock  summary report in "C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180818_V2.1_MIPIIP\sytech_lvds2mipi\src\DPHY_TX_TOP\temp\MIPI_Tx\rev_1\DPHY_TX_TOP_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
syn_allowed_resources : blockrams=46  set on top level netlist DPHY_TX_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 192MB)



Clock Summary
******************

          Start                                           Requested     Requested     Clock        Clock                   Clock
Level     Clock                                           Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------
0 -       _\~oserx4_DPHY_TX_TOP\ |sclk_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     5    
================================================================================================================================



Clock Load Summary
***********************

                                                Clock     Source                                             Clock Pin                               Non-clock Pin     Non-clock Pin
Clock                                           Load      Pin                                                Seq Example                             Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
_\~oserx4_DPHY_TX_TOP\ |sclk_inferred_clock     5         DPHY_TX_INST.u_oserx4.U3_CLKDIV.CLKOUT(CLKDIV)     DPHY_TX_INST.u_oserx4.U6_OSER8.PCLK     -                 -            
====================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 instances converted, 5 sequential instances remain driven by gated/generated clocks

=================================================== Gated/Generated Clocks ====================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation            
-------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       ENCRYPTED           CLKDIV                 5                      ENCRYPTED           Black box on clock path
===============================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N|Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180818_V2.1_MIPIIP\sytech_lvds2mipi\src\DPHY_TX_TOP\temp\MIPI_Tx\rev_1\DPHY_TX_TOP.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 192MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 192MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 192MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 192MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Aug 20 16:28:26 2018

###########################################################]
