
Smart-LCD_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003a  00800100  00003222  000032b6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003222  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000d2  0080013a  0080013a  000032f0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000032f0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000334c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000360  00000000  00000000  0000338c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005d6f  00000000  00000000  000036ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001a48  00000000  00000000  0000945b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00004e40  00000000  00000000  0000aea3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001198  00000000  00000000  0000fce4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00013c3f  00000000  00000000  00010e7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005062  00000000  00000000  00024abb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002d0  00000000  00000000  00029b1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00001a74  00000000  00000000  00029ded  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	86 c3       	rjmp	.+1804   	; 0x70e <__ctors_end>
       2:	00 00       	nop
       4:	d6 c7       	rjmp	.+4012   	; 0xfb2 <__vector_1>
       6:	00 00       	nop
       8:	f7 c7       	rjmp	.+4078   	; 0xff8 <__vector_2>
       a:	00 00       	nop
       c:	0c 94 1f 08 	jmp	0x103e	; 0x103e <__vector_3>
      10:	0c 94 42 08 	jmp	0x1084	; 0x1084 <__vector_4>
      14:	0c 94 65 08 	jmp	0x10ca	; 0x10ca <__vector_5>
      18:	0c 94 88 08 	jmp	0x1110	; 0x1110 <__vector_6>
      1c:	0c 94 ab 08 	jmp	0x1156	; 0x1156 <__vector_7>
      20:	0c 94 ce 08 	jmp	0x119c	; 0x119c <__vector_8>
      24:	0c 94 f1 08 	jmp	0x11e2	; 0x11e2 <__vector_9>
      28:	0c 94 14 09 	jmp	0x1228	; 0x1228 <__vector_10>
      2c:	0c 94 37 09 	jmp	0x126e	; 0x126e <__vector_11>
      30:	0c 94 5a 09 	jmp	0x12b4	; 0x12b4 <__vector_12>
      34:	0c 94 7d 09 	jmp	0x12fa	; 0x12fa <__vector_13>
      38:	0c 94 a2 09 	jmp	0x1344	; 0x1344 <__vector_14>
      3c:	0c 94 c5 09 	jmp	0x138a	; 0x138a <__vector_15>
      40:	0c 94 e8 09 	jmp	0x13d0	; 0x13d0 <__vector_16>
      44:	0c 94 0b 0a 	jmp	0x1416	; 0x1416 <__vector_17>
      48:	0c 94 2e 0a 	jmp	0x145c	; 0x145c <__vector_18>
      4c:	0c 94 51 0a 	jmp	0x14a2	; 0x14a2 <__vector_19>
      50:	0c 94 74 0a 	jmp	0x14e8	; 0x14e8 <__vector_20>
      54:	0c 94 20 0b 	jmp	0x1640	; 0x1640 <__vector_21>
      58:	0c 94 8e 0b 	jmp	0x171c	; 0x171c <__vector_22>
      5c:	0c 94 b1 0b 	jmp	0x1762	; 0x1762 <__vector_23>
      60:	0c 94 d4 0b 	jmp	0x17a8	; 0x17a8 <__vector_24>
      64:	0c 94 05 0c 	jmp	0x180a	; 0x180a <__vector_25>
      68:	29 10       	cpse	r2, r9
      6a:	13 11       	cpse	r17, r3
      6c:	13 11       	cpse	r17, r3
      6e:	13 11       	cpse	r17, r3
      70:	13 11       	cpse	r17, r3
      72:	13 11       	cpse	r17, r3
      74:	13 11       	cpse	r17, r3
      76:	13 11       	cpse	r17, r3
      78:	3d 10       	cpse	r3, r13
      7a:	13 11       	cpse	r17, r3
      7c:	13 11       	cpse	r17, r3
      7e:	13 11       	cpse	r17, r3
      80:	13 11       	cpse	r17, r3
      82:	13 11       	cpse	r17, r3
      84:	13 11       	cpse	r17, r3
      86:	13 11       	cpse	r17, r3
      88:	3e 10       	cpse	r3, r14
      8a:	13 11       	cpse	r17, r3
      8c:	13 11       	cpse	r17, r3
      8e:	13 11       	cpse	r17, r3
      90:	13 11       	cpse	r17, r3
      92:	13 11       	cpse	r17, r3
      94:	13 11       	cpse	r17, r3
      96:	13 11       	cpse	r17, r3
      98:	4b 10       	cpse	r4, r11
      9a:	13 11       	cpse	r17, r3
      9c:	13 11       	cpse	r17, r3
      9e:	13 11       	cpse	r17, r3
      a0:	13 11       	cpse	r17, r3
      a2:	13 11       	cpse	r17, r3
      a4:	13 11       	cpse	r17, r3
      a6:	13 11       	cpse	r17, r3
      a8:	4d 10       	cpse	r4, r13
      aa:	13 11       	cpse	r17, r3
      ac:	13 11       	cpse	r17, r3
      ae:	13 11       	cpse	r17, r3
      b0:	13 11       	cpse	r17, r3
      b2:	13 11       	cpse	r17, r3
      b4:	13 11       	cpse	r17, r3
      b6:	13 11       	cpse	r17, r3
      b8:	63 10       	cpse	r6, r3
      ba:	13 11       	cpse	r17, r3
      bc:	13 11       	cpse	r17, r3
      be:	13 11       	cpse	r17, r3
      c0:	13 11       	cpse	r17, r3
      c2:	13 11       	cpse	r17, r3
      c4:	13 11       	cpse	r17, r3
      c6:	13 11       	cpse	r17, r3
      c8:	68 10       	cpse	r6, r8
      ca:	13 11       	cpse	r17, r3
      cc:	13 11       	cpse	r17, r3
      ce:	13 11       	cpse	r17, r3
      d0:	13 11       	cpse	r17, r3
      d2:	13 11       	cpse	r17, r3
      d4:	13 11       	cpse	r17, r3
      d6:	13 11       	cpse	r17, r3
      d8:	13 11       	cpse	r17, r3
      da:	13 11       	cpse	r17, r3
      dc:	13 11       	cpse	r17, r3
      de:	13 11       	cpse	r17, r3
      e0:	13 11       	cpse	r17, r3
      e2:	13 11       	cpse	r17, r3
      e4:	13 11       	cpse	r17, r3
      e6:	13 11       	cpse	r17, r3
      e8:	13 11       	cpse	r17, r3
      ea:	13 11       	cpse	r17, r3
      ec:	13 11       	cpse	r17, r3
      ee:	13 11       	cpse	r17, r3
      f0:	13 11       	cpse	r17, r3
      f2:	13 11       	cpse	r17, r3
      f4:	13 11       	cpse	r17, r3
      f6:	13 11       	cpse	r17, r3
      f8:	13 11       	cpse	r17, r3
      fa:	13 11       	cpse	r17, r3
      fc:	13 11       	cpse	r17, r3
      fe:	13 11       	cpse	r17, r3
     100:	13 11       	cpse	r17, r3
     102:	13 11       	cpse	r17, r3
     104:	13 11       	cpse	r17, r3
     106:	13 11       	cpse	r17, r3
     108:	13 11       	cpse	r17, r3
     10a:	13 11       	cpse	r17, r3
     10c:	13 11       	cpse	r17, r3
     10e:	13 11       	cpse	r17, r3
     110:	13 11       	cpse	r17, r3
     112:	13 11       	cpse	r17, r3
     114:	13 11       	cpse	r17, r3
     116:	13 11       	cpse	r17, r3
     118:	6a 10       	cpse	r6, r10
     11a:	13 11       	cpse	r17, r3
     11c:	13 11       	cpse	r17, r3
     11e:	13 11       	cpse	r17, r3
     120:	13 11       	cpse	r17, r3
     122:	13 11       	cpse	r17, r3
     124:	13 11       	cpse	r17, r3
     126:	13 11       	cpse	r17, r3
     128:	6b 10       	cpse	r6, r11
     12a:	13 11       	cpse	r17, r3
     12c:	13 11       	cpse	r17, r3
     12e:	13 11       	cpse	r17, r3
     130:	13 11       	cpse	r17, r3
     132:	13 11       	cpse	r17, r3
     134:	13 11       	cpse	r17, r3
     136:	13 11       	cpse	r17, r3
     138:	79 10       	cpse	r7, r9
     13a:	13 11       	cpse	r17, r3
     13c:	13 11       	cpse	r17, r3
     13e:	13 11       	cpse	r17, r3
     140:	13 11       	cpse	r17, r3
     142:	13 11       	cpse	r17, r3
     144:	13 11       	cpse	r17, r3
     146:	13 11       	cpse	r17, r3
     148:	7a 10       	cpse	r7, r10
     14a:	13 11       	cpse	r17, r3
     14c:	13 11       	cpse	r17, r3
     14e:	13 11       	cpse	r17, r3
     150:	13 11       	cpse	r17, r3
     152:	13 11       	cpse	r17, r3
     154:	13 11       	cpse	r17, r3
     156:	13 11       	cpse	r17, r3
     158:	83 10       	cpse	r8, r3
     15a:	13 11       	cpse	r17, r3
     15c:	13 11       	cpse	r17, r3
     15e:	13 11       	cpse	r17, r3
     160:	13 11       	cpse	r17, r3
     162:	13 11       	cpse	r17, r3
     164:	13 11       	cpse	r17, r3
     166:	13 11       	cpse	r17, r3
     168:	a4 10       	cpse	r10, r4
     16a:	13 11       	cpse	r17, r3
     16c:	13 11       	cpse	r17, r3
     16e:	13 11       	cpse	r17, r3
     170:	13 11       	cpse	r17, r3
     172:	13 11       	cpse	r17, r3
     174:	13 11       	cpse	r17, r3
     176:	13 11       	cpse	r17, r3
     178:	84 10       	cpse	r8, r4
     17a:	13 11       	cpse	r17, r3
     17c:	13 11       	cpse	r17, r3
     17e:	13 11       	cpse	r17, r3
     180:	13 11       	cpse	r17, r3
     182:	13 11       	cpse	r17, r3
     184:	13 11       	cpse	r17, r3
     186:	13 11       	cpse	r17, r3
     188:	a5 10       	cpse	r10, r5
     18a:	13 11       	cpse	r17, r3
     18c:	13 11       	cpse	r17, r3
     18e:	13 11       	cpse	r17, r3
     190:	13 11       	cpse	r17, r3
     192:	13 11       	cpse	r17, r3
     194:	13 11       	cpse	r17, r3
     196:	13 11       	cpse	r17, r3
     198:	bd 10       	cpse	r11, r13
     19a:	13 11       	cpse	r17, r3
     19c:	13 11       	cpse	r17, r3
     19e:	13 11       	cpse	r17, r3
     1a0:	13 11       	cpse	r17, r3
     1a2:	13 11       	cpse	r17, r3
     1a4:	13 11       	cpse	r17, r3
     1a6:	13 11       	cpse	r17, r3
     1a8:	cc 10       	cpse	r12, r12
     1aa:	13 11       	cpse	r17, r3
     1ac:	13 11       	cpse	r17, r3
     1ae:	13 11       	cpse	r17, r3
     1b0:	13 11       	cpse	r17, r3
     1b2:	13 11       	cpse	r17, r3
     1b4:	13 11       	cpse	r17, r3
     1b6:	13 11       	cpse	r17, r3
     1b8:	cd 10       	cpse	r12, r13
     1ba:	13 11       	cpse	r17, r3
     1bc:	13 11       	cpse	r17, r3
     1be:	13 11       	cpse	r17, r3
     1c0:	13 11       	cpse	r17, r3
     1c2:	13 11       	cpse	r17, r3
     1c4:	13 11       	cpse	r17, r3
     1c6:	13 11       	cpse	r17, r3
     1c8:	eb 10       	cpse	r14, r11
     1ca:	13 11       	cpse	r17, r3
     1cc:	13 11       	cpse	r17, r3
     1ce:	13 11       	cpse	r17, r3
     1d0:	13 11       	cpse	r17, r3
     1d2:	13 11       	cpse	r17, r3
     1d4:	13 11       	cpse	r17, r3
     1d6:	13 11       	cpse	r17, r3
     1d8:	07 11       	cpse	r16, r7
     1da:	13 11       	cpse	r17, r3
     1dc:	13 11       	cpse	r17, r3
     1de:	13 11       	cpse	r17, r3
     1e0:	13 11       	cpse	r17, r3
     1e2:	13 11       	cpse	r17, r3
     1e4:	13 11       	cpse	r17, r3
     1e6:	13 11       	cpse	r17, r3
     1e8:	0f 11       	cpse	r16, r15

000001ea <__trampolines_end>:
     1ea:	00 00       	nop
     1ec:	00 00       	nop
     1ee:	00 00       	nop
     1f0:	00 20       	and	r0, r0
     1f2:	20 20       	and	r2, r0
     1f4:	20 20       	and	r2, r0
     1f6:	00 20       	and	r0, r0
     1f8:	50 50       	subi	r21, 0x00	; 0
     1fa:	50 00       	.word	0x0050	; ????
     1fc:	00 00       	nop
     1fe:	00 50       	subi	r16, 0x00	; 0
     200:	50 f8       	bld	r5, 0
     202:	50 f8       	bld	r5, 0
     204:	50 50       	subi	r21, 0x00	; 0
     206:	20 78       	andi	r18, 0x80	; 128
     208:	a0 70       	andi	r26, 0x00	; 0
     20a:	28 f0       	brcs	.+10     	; 0x216 <__trampolines_end+0x2c>
     20c:	20 c0       	rjmp	.+64     	; 0x24e <__trampolines_end+0x64>
     20e:	c8 10       	cpse	r12, r8
     210:	20 40       	sbci	r18, 0x00	; 0
     212:	98 18       	sub	r9, r8
     214:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x3e94>
     218:	a8 90       	.word	0x90a8	; ????
     21a:	68 60       	ori	r22, 0x08	; 8
     21c:	20 40       	sbci	r18, 0x00	; 0
     21e:	00 00       	nop
     220:	00 00       	nop
     222:	10 20       	and	r1, r0
     224:	40 40       	sbci	r20, 0x00	; 0
     226:	40 20       	and	r4, r0
     228:	10 40       	sbci	r17, 0x00	; 0
     22a:	20 10       	cpse	r2, r0
     22c:	10 10       	cpse	r1, r0
     22e:	20 40       	sbci	r18, 0x00	; 0
     230:	00 50       	subi	r16, 0x00	; 0
     232:	20 f8       	bld	r2, 0
     234:	20 50       	subi	r18, 0x00	; 0
     236:	00 00       	nop
     238:	20 20       	and	r2, r0
     23a:	f8 20       	and	r15, r8
     23c:	20 00       	.word	0x0020	; ????
     23e:	00 00       	nop
     240:	00 00       	nop
     242:	60 20       	and	r6, r0
     244:	40 00       	.word	0x0040	; ????
     246:	00 00       	nop
     248:	f8 00       	.word	0x00f8	; ????
     24a:	00 00       	nop
     24c:	00 00       	nop
     24e:	00 00       	nop
     250:	00 60       	ori	r16, 0x00	; 0
     252:	60 00       	.word	0x0060	; ????
     254:	08 10       	cpse	r0, r8
     256:	20 40       	sbci	r18, 0x00	; 0
     258:	80 00       	.word	0x0080	; ????
     25a:	70 88       	ldd	r7, Z+16	; 0x10
     25c:	98 a8       	ldd	r9, Y+48	; 0x30
     25e:	c8 88       	ldd	r12, Y+16	; 0x10
     260:	70 20       	and	r7, r0
     262:	60 20       	and	r6, r0
     264:	20 20       	and	r2, r0
     266:	20 70       	andi	r18, 0x00	; 0
     268:	70 88       	ldd	r7, Z+16	; 0x10
     26a:	08 10       	cpse	r0, r8
     26c:	20 40       	sbci	r18, 0x00	; 0
     26e:	f8 f8       	.word	0xf8f8	; ????
     270:	10 20       	and	r1, r0
     272:	10 08       	sbc	r1, r0
     274:	88 70       	andi	r24, 0x08	; 8
     276:	10 30       	cpi	r17, 0x00	; 0
     278:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__bss_end+0xeec>
     27c:	10 f8       	bld	r1, 0
     27e:	80 f0       	brcs	.+32     	; 0x2a0 <__trampolines_end+0xb6>
     280:	08 08       	sbc	r0, r8
     282:	88 70       	andi	r24, 0x08	; 8
     284:	30 40       	sbci	r19, 0x00	; 0
     286:	80 f0       	brcs	.+32     	; 0x2a8 <__trampolines_end+0xbe>
     288:	88 88       	ldd	r8, Y+16	; 0x10
     28a:	70 f8       	bld	r7, 0
     28c:	08 10       	cpse	r0, r8
     28e:	20 40       	sbci	r18, 0x00	; 0
     290:	40 40       	sbci	r20, 0x00	; 0
     292:	70 88       	ldd	r7, Z+16	; 0x10
     294:	88 70       	andi	r24, 0x08	; 8
     296:	88 88       	ldd	r8, Y+16	; 0x10
     298:	70 70       	andi	r23, 0x00	; 0
     29a:	88 88       	ldd	r8, Y+16	; 0x10
     29c:	78 08       	sbc	r7, r8
     29e:	10 60       	ori	r17, 0x00	; 0
     2a0:	00 60       	ori	r16, 0x00	; 0
     2a2:	60 00       	.word	0x0060	; ????
     2a4:	60 60       	ori	r22, 0x00	; 0
     2a6:	00 00       	nop
     2a8:	60 60       	ori	r22, 0x00	; 0
     2aa:	00 60       	ori	r16, 0x00	; 0
     2ac:	20 40       	sbci	r18, 0x00	; 0
     2ae:	08 10       	cpse	r0, r8
     2b0:	20 40       	sbci	r18, 0x00	; 0
     2b2:	20 10       	cpse	r2, r0
     2b4:	08 00       	.word	0x0008	; ????
     2b6:	00 f8       	bld	r0, 0
     2b8:	00 f8       	bld	r0, 0
     2ba:	00 00       	nop
     2bc:	80 40       	sbci	r24, 0x00	; 0
     2be:	20 10       	cpse	r2, r0
     2c0:	20 40       	sbci	r18, 0x00	; 0
     2c2:	80 70       	andi	r24, 0x00	; 0
     2c4:	88 08       	sbc	r8, r8
     2c6:	10 20       	and	r1, r0
     2c8:	00 20       	and	r0, r0
     2ca:	70 88       	ldd	r7, Z+16	; 0x10
     2cc:	08 68       	ori	r16, 0x88	; 136
     2ce:	a8 a8       	ldd	r10, Y+48	; 0x30
     2d0:	70 70       	andi	r23, 0x00	; 0
     2d2:	88 88       	ldd	r8, Y+16	; 0x10
     2d4:	88 f8       	.word	0xf888	; ????
     2d6:	88 88       	ldd	r8, Y+16	; 0x10
     2d8:	f0 88       	ldd	r15, Z+16	; 0x10
     2da:	88 f0       	brcs	.+34     	; 0x2fe <__trampolines_end+0x114>
     2dc:	88 88       	ldd	r8, Y+16	; 0x10
     2de:	f0 70       	andi	r31, 0x00	; 0
     2e0:	88 80       	ld	r8, Y
     2e2:	80 80       	ld	r8, Z
     2e4:	88 70       	andi	r24, 0x08	; 8
     2e6:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x867c>
     2ea:	88 90       	.word	0x9088	; ????
     2ec:	e0 f8       	bld	r14, 0
     2ee:	80 80       	ld	r8, Z
     2f0:	f0 80       	ld	r15, Z
     2f2:	80 f8       	bld	r8, 0
     2f4:	f8 80       	ld	r15, Y
     2f6:	80 e0       	ldi	r24, 0x00	; 0
     2f8:	80 80       	ld	r8, Z
     2fa:	80 70       	andi	r24, 0x00	; 0
     2fc:	88 80       	ld	r8, Y
     2fe:	80 98       	cbi	0x10, 0	; 16
     300:	88 70       	andi	r24, 0x08	; 8
     302:	88 88       	ldd	r8, Y+16	; 0x10
     304:	88 f8       	.word	0xf888	; ????
     306:	88 88       	ldd	r8, Y+16	; 0x10
     308:	88 70       	andi	r24, 0x08	; 8
     30a:	20 20       	and	r2, r0
     30c:	20 20       	and	r2, r0
     30e:	20 70       	andi	r18, 0x00	; 0
     310:	38 10       	cpse	r3, r8
     312:	10 10       	cpse	r1, r0
     314:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x8654>
     318:	90 a0       	ldd	r9, Z+32	; 0x20
     31a:	c0 a0       	ldd	r12, Z+32	; 0x20
     31c:	90 88       	ldd	r9, Z+16	; 0x10
     31e:	80 80       	ld	r8, Z
     320:	80 80       	ld	r8, Z
     322:	80 80       	ld	r8, Z
     324:	f8 88       	ldd	r15, Y+16	; 0x10
     326:	d8 a8       	ldd	r13, Y+48	; 0x30
     328:	88 88       	ldd	r8, Y+16	; 0x10
     32a:	88 88       	ldd	r8, Y+16	; 0x10
     32c:	88 88       	ldd	r8, Y+16	; 0x10
     32e:	c8 a8       	ldd	r12, Y+48	; 0x30
     330:	98 88       	ldd	r9, Y+16	; 0x10
     332:	88 70       	andi	r24, 0x08	; 8
     334:	88 88       	ldd	r8, Y+16	; 0x10
     336:	88 88       	ldd	r8, Y+16	; 0x10
     338:	88 70       	andi	r24, 0x08	; 8
     33a:	f0 88       	ldd	r15, Z+16	; 0x10
     33c:	88 f0       	brcs	.+34     	; 0x360 <__trampolines_end+0x176>
     33e:	80 80       	ld	r8, Z
     340:	80 70       	andi	r24, 0x00	; 0
     342:	88 88       	ldd	r8, Y+16	; 0x10
     344:	88 a8       	ldd	r8, Y+48	; 0x30
     346:	90 68       	ori	r25, 0x80	; 128
     348:	f0 88       	ldd	r15, Z+16	; 0x10
     34a:	88 f0       	brcs	.+34     	; 0x36e <__trampolines_end+0x184>
     34c:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x767c>
     350:	80 80       	ld	r8, Z
     352:	70 08       	sbc	r7, r0
     354:	08 f0       	brcs	.+2      	; 0x358 <__trampolines_end+0x16e>
     356:	f8 20       	and	r15, r8
     358:	20 20       	and	r2, r0
     35a:	20 20       	and	r2, r0
     35c:	20 88       	ldd	r2, Z+16	; 0x10
     35e:	88 88       	ldd	r8, Y+16	; 0x10
     360:	88 88       	ldd	r8, Y+16	; 0x10
     362:	88 70       	andi	r24, 0x08	; 8
     364:	88 88       	ldd	r8, Y+16	; 0x10
     366:	88 88       	ldd	r8, Y+16	; 0x10
     368:	88 50       	subi	r24, 0x08	; 8
     36a:	20 88       	ldd	r2, Z+16	; 0x10
     36c:	88 88       	ldd	r8, Y+16	; 0x10
     36e:	a8 a8       	ldd	r10, Y+48	; 0x30
     370:	d8 88       	ldd	r13, Y+16	; 0x10
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	50 20       	and	r5, r0
     376:	50 88       	ldd	r5, Z+16	; 0x10
     378:	88 88       	ldd	r8, Y+16	; 0x10
     37a:	88 50       	subi	r24, 0x08	; 8
     37c:	20 20       	and	r2, r0
     37e:	20 20       	and	r2, r0
     380:	f8 08       	sbc	r15, r8
     382:	10 20       	and	r1, r0
     384:	40 80       	ld	r4, Z
     386:	f8 38       	cpi	r31, 0x88	; 136
     388:	20 20       	and	r2, r0
     38a:	20 20       	and	r2, r0
     38c:	20 38       	cpi	r18, 0x80	; 128
     38e:	00 80       	ld	r0, Z
     390:	40 20       	and	r4, r0
     392:	10 08       	sbc	r1, r0
     394:	00 e0       	ldi	r16, 0x00	; 0
     396:	20 20       	and	r2, r0
     398:	20 20       	and	r2, r0
     39a:	20 e0       	ldi	r18, 0x00	; 0
     39c:	20 50       	subi	r18, 0x00	; 0
     39e:	88 00       	.word	0x0088	; ????
	...
     3a8:	00 f8       	bld	r0, 0
     3aa:	40 20       	and	r4, r0
     3ac:	10 00       	.word	0x0010	; ????
     3ae:	00 00       	nop
     3b0:	00 00       	nop
     3b2:	00 70       	andi	r16, 0x00	; 0
     3b4:	08 78       	andi	r16, 0x88	; 136
     3b6:	88 78       	andi	r24, 0x88	; 136
     3b8:	80 80       	ld	r8, Z
     3ba:	b0 c8       	rjmp	.-3744   	; 0xfffff51c <__eeprom_end+0xff7ef51c>
     3bc:	88 88       	ldd	r8, Y+16	; 0x10
     3be:	f0 00       	.word	0x00f0	; ????
     3c0:	00 70       	andi	r16, 0x00	; 0
     3c2:	80 80       	ld	r8, Z
     3c4:	88 70       	andi	r24, 0x08	; 8
     3c6:	08 08       	sbc	r0, r8
     3c8:	68 98       	cbi	0x0d, 0	; 13
     3ca:	88 88       	ldd	r8, Y+16	; 0x10
     3cc:	78 00       	.word	0x0078	; ????
     3ce:	00 70       	andi	r16, 0x00	; 0
     3d0:	88 f8       	.word	0xf888	; ????
     3d2:	80 70       	andi	r24, 0x00	; 0
     3d4:	30 48       	sbci	r19, 0x80	; 128
     3d6:	40 e0       	ldi	r20, 0x00	; 0
     3d8:	40 40       	sbci	r20, 0x00	; 0
     3da:	40 00       	.word	0x0040	; ????
     3dc:	00 78       	andi	r16, 0x80	; 128
     3de:	88 78       	andi	r24, 0x88	; 136
     3e0:	08 30       	cpi	r16, 0x08	; 8
     3e2:	80 80       	ld	r8, Z
     3e4:	b0 c8       	rjmp	.-3744   	; 0xfffff546 <__eeprom_end+0xff7ef546>
     3e6:	88 88       	ldd	r8, Y+16	; 0x10
     3e8:	88 20       	and	r8, r8
     3ea:	00 60       	ori	r16, 0x00	; 0
     3ec:	20 20       	and	r2, r0
     3ee:	20 70       	andi	r18, 0x00	; 0
     3f0:	10 00       	.word	0x0010	; ????
     3f2:	30 10       	cpse	r3, r0
     3f4:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x3e54>
     3f8:	40 48       	sbci	r20, 0x80	; 128
     3fa:	50 60       	ori	r21, 0x00	; 0
     3fc:	50 48       	sbci	r21, 0x80	; 128
     3fe:	60 20       	and	r6, r0
     400:	20 20       	and	r2, r0
     402:	20 20       	and	r2, r0
     404:	70 00       	.word	0x0070	; ????
     406:	00 d0       	rcall	.+0      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     408:	a8 a8       	ldd	r10, Y+48	; 0x30
     40a:	88 88       	ldd	r8, Y+16	; 0x10
     40c:	00 00       	nop
     40e:	b0 c8       	rjmp	.-3744   	; 0xfffff570 <__eeprom_end+0xff7ef570>
     410:	88 88       	ldd	r8, Y+16	; 0x10
     412:	88 00       	.word	0x0088	; ????
     414:	00 70       	andi	r16, 0x00	; 0
     416:	88 88       	ldd	r8, Y+16	; 0x10
     418:	88 70       	andi	r24, 0x08	; 8
     41a:	00 00       	nop
     41c:	f0 88       	ldd	r15, Z+16	; 0x10
     41e:	f0 80       	ld	r15, Z
     420:	80 00       	.word	0x0080	; ????
     422:	00 68       	ori	r16, 0x80	; 128
     424:	98 78       	andi	r25, 0x88	; 136
     426:	08 08       	sbc	r0, r8
     428:	00 00       	nop
     42a:	b0 c8       	rjmp	.-3744   	; 0xfffff58c <__eeprom_end+0xff7ef58c>
     42c:	80 80       	ld	r8, Z
     42e:	80 00       	.word	0x0080	; ????
     430:	00 70       	andi	r16, 0x00	; 0
     432:	80 70       	andi	r24, 0x00	; 0
     434:	08 f0       	brcs	.+2      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     436:	40 40       	sbci	r20, 0x00	; 0
     438:	e0 40       	sbci	r30, 0x00	; 0
     43a:	40 48       	sbci	r20, 0x80	; 128
     43c:	30 00       	.word	0x0030	; ????
     43e:	00 88       	ldd	r0, Z+16	; 0x10
     440:	88 88       	ldd	r8, Y+16	; 0x10
     442:	98 68       	ori	r25, 0x88	; 136
     444:	00 00       	nop
     446:	88 88       	ldd	r8, Y+16	; 0x10
     448:	88 50       	subi	r24, 0x08	; 8
     44a:	20 00       	.word	0x0020	; ????
     44c:	00 88       	ldd	r0, Z+16	; 0x10
     44e:	88 a8       	ldd	r8, Y+48	; 0x30
     450:	a8 50       	subi	r26, 0x08	; 8
     452:	00 00       	nop
     454:	88 50       	subi	r24, 0x08	; 8
     456:	20 50       	subi	r18, 0x00	; 0
     458:	88 00       	.word	0x0088	; ????
     45a:	00 88       	ldd	r0, Z+16	; 0x10
     45c:	88 78       	andi	r24, 0x88	; 136
     45e:	08 70       	andi	r16, 0x08	; 8
     460:	00 00       	nop
     462:	f8 10       	cpse	r15, r8
     464:	20 40       	sbci	r18, 0x00	; 0
     466:	f8 10       	cpse	r15, r8
     468:	20 20       	and	r2, r0
     46a:	40 20       	and	r4, r0
     46c:	20 10       	cpse	r2, r0
     46e:	20 20       	and	r2, r0
     470:	20 20       	and	r2, r0
     472:	20 20       	and	r2, r0
     474:	20 40       	sbci	r18, 0x00	; 0
     476:	20 20       	and	r2, r0
     478:	10 20       	and	r1, r0
     47a:	20 40       	sbci	r18, 0x00	; 0

0000047c <sysfont_glyphs>:
     47c:	00 00 00 00 00 00 00 20 20 20 20 20 00 20 50 50     .......     . PP
     48c:	50 00 00 00 00 50 50 f8 50 f8 50 50 20 78 a0 70     P....PP.P.PP x.p
     49c:	28 f0 20 c0 c8 10 20 40 98 18 60 90 a0 40 a8 90     (. ... @..`..@..
     4ac:	68 60 20 40 00 00 00 00 10 20 40 40 40 20 10 40     h` @..... @@@ .@
     4bc:	20 10 10 10 20 40 00 50 20 f8 20 50 00 00 20 20      ... @.P . P..  
     4cc:	f8 20 20 00 00 00 00 00 60 20 40 00 00 00 f8 00     .  .....` @.....
     4dc:	00 00 00 00 00 00 00 60 60 00 08 10 20 40 80 00     .......``... @..
     4ec:	70 88 98 a8 c8 88 70 20 60 20 20 20 20 70 70 88     p.....p `    pp.
     4fc:	08 10 20 40 f8 f8 10 20 10 08 88 70 10 30 50 90     .. @... ...p.0P.
     50c:	f8 10 10 f8 80 f0 08 08 88 70 30 40 80 f0 88 88     .........p0@....
     51c:	70 f8 08 10 20 40 40 40 70 88 88 70 88 88 70 70     p... @@@p..p..pp
     52c:	88 88 78 08 10 60 00 60 60 00 60 60 00 00 60 60     ..x..`.``.``..``
     53c:	00 60 20 40 08 10 20 40 20 10 08 00 00 f8 00 f8     .` @.. @ .......
     54c:	00 00 80 40 20 10 20 40 80 70 88 08 10 20 00 20     ...@ . @.p... . 
     55c:	70 88 08 68 a8 a8 70 70 88 88 88 f8 88 88 f0 88     p..h..pp........
     56c:	88 f0 88 88 f0 70 88 80 80 80 88 70 e0 90 88 88     .....p.....p....
     57c:	88 90 e0 f8 80 80 f0 80 80 f8 f8 80 80 e0 80 80     ................
     58c:	80 70 88 80 80 98 88 70 88 88 88 f8 88 88 88 70     .p.....p.......p
     59c:	20 20 20 20 20 70 38 10 10 10 10 90 60 88 90 a0          p8.....`...
     5ac:	c0 a0 90 88 80 80 80 80 80 80 f8 88 d8 a8 88 88     ................
     5bc:	88 88 88 88 c8 a8 98 88 88 70 88 88 88 88 88 70     .........p.....p
     5cc:	f0 88 88 f0 80 80 80 70 88 88 88 a8 90 68 f0 88     .......p.....h..
     5dc:	88 f0 a0 90 88 78 80 80 70 08 08 f0 f8 20 20 20     .....x..p....   
     5ec:	20 20 20 88 88 88 88 88 88 70 88 88 88 88 88 50        ......p.....P
     5fc:	20 88 88 88 a8 a8 d8 88 88 88 50 20 50 88 88 88      .........P P...
     60c:	88 50 20 20 20 20 f8 08 10 20 40 80 f8 38 20 20     .P    ... @..8  
     61c:	20 20 20 38 00 80 40 20 10 08 00 e0 20 20 20 20        8..@ ....    
     62c:	20 e0 20 50 88 00 00 00 00 00 00 00 00 00 00 f8      . P............
     63c:	40 20 10 00 00 00 00 00 00 70 08 78 88 78 80 80     @ .......p.x.x..
     64c:	b0 c8 88 88 f0 00 00 70 80 80 88 70 08 08 68 98     .......p...p..h.
     65c:	88 88 78 00 00 70 88 f8 80 70 30 48 40 e0 40 40     ..x..p...p0H@.@@
     66c:	40 00 00 78 88 78 08 30 80 80 b0 c8 88 88 88 20     @..x.x.0....... 
     67c:	00 60 20 20 20 70 10 00 30 10 10 90 60 40 40 48     .`   p..0...`@@H
     68c:	50 60 50 48 60 20 20 20 20 20 70 00 00 d0 a8 a8     P`PH`     p.....
     69c:	88 88 00 00 b0 c8 88 88 88 00 00 70 88 88 88 70     ...........p...p
     6ac:	00 00 f0 88 f0 80 80 00 00 68 98 78 08 08 00 00     .........h.x....
     6bc:	b0 c8 80 80 80 00 00 70 80 70 08 f0 40 40 e0 40     .......p.p..@@.@
     6cc:	40 48 30 00 00 88 88 88 98 68 00 00 88 88 88 50     @H0......h.....P
     6dc:	20 00 00 88 88 a8 a8 50 00 00 88 50 20 50 88 00      ......P...P P..
     6ec:	00 88 88 78 08 70 00 00 f8 10 20 40 f8 10 20 20     ...x.p.... @..  
     6fc:	40 20 20 10 20 20 20 20 20 20 20 40 20 20 10 20     @  .       @  . 
     70c:	20 40                                                @

0000070e <__ctors_end>:
     70e:	11 24       	eor	r1, r1
     710:	1f be       	out	0x3f, r1	; 63
     712:	cf ef       	ldi	r28, 0xFF	; 255
     714:	d8 e0       	ldi	r29, 0x08	; 8
     716:	de bf       	out	0x3e, r29	; 62
     718:	cd bf       	out	0x3d, r28	; 61

0000071a <__do_copy_data>:
     71a:	11 e0       	ldi	r17, 0x01	; 1
     71c:	a0 e0       	ldi	r26, 0x00	; 0
     71e:	b1 e0       	ldi	r27, 0x01	; 1
     720:	e2 e2       	ldi	r30, 0x22	; 34
     722:	f2 e3       	ldi	r31, 0x32	; 50
     724:	02 c0       	rjmp	.+4      	; 0x72a <__do_copy_data+0x10>
     726:	05 90       	lpm	r0, Z+
     728:	0d 92       	st	X+, r0
     72a:	aa 33       	cpi	r26, 0x3A	; 58
     72c:	b1 07       	cpc	r27, r17
     72e:	d9 f7       	brne	.-10     	; 0x726 <__do_copy_data+0xc>

00000730 <__do_clear_bss>:
     730:	22 e0       	ldi	r18, 0x02	; 2
     732:	aa e3       	ldi	r26, 0x3A	; 58
     734:	b1 e0       	ldi	r27, 0x01	; 1
     736:	01 c0       	rjmp	.+2      	; 0x73a <.do_clear_bss_start>

00000738 <.do_clear_bss_loop>:
     738:	1d 92       	st	X+, r1

0000073a <.do_clear_bss_start>:
     73a:	ac 30       	cpi	r26, 0x0C	; 12
     73c:	b2 07       	cpc	r27, r18
     73e:	e1 f7       	brne	.-8      	; 0x738 <.do_clear_bss_loop>
     740:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <main>
     744:	0c 94 0f 19 	jmp	0x321e	; 0x321e <_exit>

00000748 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
     748:	cf 93       	push	r28
     74a:	df 93       	push	r29
     74c:	1f 92       	push	r1
     74e:	cd b7       	in	r28, 0x3d	; 61
     750:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
     752:	8f ef       	ldi	r24, 0xFF	; 255
     754:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     758:	8f b7       	in	r24, 0x3f	; 63
     75a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     75c:	f8 94       	cli
	return flags;
     75e:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
     760:	5f 93       	push	r21
     762:	50 e8       	ldi	r21, 0x80	; 128
     764:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     768:	50 e0       	ldi	r21, 0x00	; 0
     76a:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     76e:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     770:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
     772:	0f 90       	pop	r0
     774:	df 91       	pop	r29
     776:	cf 91       	pop	r28
     778:	08 95       	ret

0000077a <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
     77a:	cf 93       	push	r28
     77c:	df 93       	push	r29
     77e:	1f 92       	push	r1
     780:	cd b7       	in	r28, 0x3d	; 61
     782:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     784:	9f b7       	in	r25, 0x3f	; 63
     786:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     788:	f8 94       	cli
	return flags;
     78a:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
     78c:	81 11       	cpse	r24, r1
     78e:	06 c0       	rjmp	.+12     	; 0x79c <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
     790:	e4 e6       	ldi	r30, 0x64	; 100
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	60 95       	com	r22
     796:	80 81       	ld	r24, Z
     798:	68 23       	and	r22, r24
     79a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     79c:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     79e:	0f 90       	pop	r0
     7a0:	df 91       	pop	r29
     7a2:	cf 91       	pop	r28
     7a4:	08 95       	ret

000007a6 <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
     7a6:	cf 93       	push	r28
     7a8:	df 93       	push	r29
     7aa:	1f 92       	push	r1
     7ac:	cd b7       	in	r28, 0x3d	; 61
     7ae:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     7b0:	9f b7       	in	r25, 0x3f	; 63
     7b2:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     7b4:	f8 94       	cli
	return flags;
     7b6:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
     7b8:	81 11       	cpse	r24, r1
     7ba:	05 c0       	rjmp	.+10     	; 0x7c6 <sysclk_disable_module+0x20>
		*(reg + port) |= id;
     7bc:	e4 e6       	ldi	r30, 0x64	; 100
     7be:	f0 e0       	ldi	r31, 0x00	; 0
     7c0:	80 81       	ld	r24, Z
     7c2:	68 2b       	or	r22, r24
     7c4:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7c6:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     7c8:	0f 90       	pop	r0
     7ca:	df 91       	pop	r29
     7cc:	cf 91       	pop	r28
     7ce:	08 95       	ret

000007d0 <gfx_mono_generic_draw_horizontal_line>:
 * \param  length     Length of the line in pixels.
 * \param  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     7d0:	ff 92       	push	r15
     7d2:	0f 93       	push	r16
     7d4:	1f 93       	push	r17
     7d6:	cf 93       	push	r28
     7d8:	df 93       	push	r29
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     7da:	e4 2f       	mov	r30, r20
     7dc:	f0 e0       	ldi	r31, 0x00	; 0
     7de:	e8 0f       	add	r30, r24
     7e0:	f1 1d       	adc	r31, r1
     7e2:	e1 3f       	cpi	r30, 0xF1	; 241
     7e4:	f1 05       	cpc	r31, r1
     7e6:	1c f0       	brlt	.+6      	; 0x7ee <gfx_mono_generic_draw_horizontal_line+0x1e>
		length = GFX_MONO_LCD_WIDTH - x;
     7e8:	c0 ef       	ldi	r28, 0xF0	; 240
     7ea:	4c 2f       	mov	r20, r28
     7ec:	48 1b       	sub	r20, r24
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     7ee:	44 23       	and	r20, r20
     7f0:	09 f4       	brne	.+2      	; 0x7f4 <gfx_mono_generic_draw_horizontal_line+0x24>
     7f2:	53 c0       	rjmp	.+166    	; 0x89a <gfx_mono_generic_draw_horizontal_line+0xca>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     7f4:	d6 2f       	mov	r29, r22
     7f6:	d6 95       	lsr	r29
     7f8:	d6 95       	lsr	r29
     7fa:	d6 95       	lsr	r29
	pixelmask = (1 << (y - (page * 8)));
     7fc:	ed 2f       	mov	r30, r29
     7fe:	f0 e0       	ldi	r31, 0x00	; 0
     800:	f1 95       	neg	r31
     802:	e1 95       	neg	r30
     804:	f1 09       	sbc	r31, r1
     806:	ee 0f       	add	r30, r30
     808:	ff 1f       	adc	r31, r31
     80a:	ee 0f       	add	r30, r30
     80c:	ff 1f       	adc	r31, r31
     80e:	ee 0f       	add	r30, r30
     810:	ff 1f       	adc	r31, r31
     812:	df 01       	movw	r26, r30
     814:	a6 0f       	add	r26, r22
     816:	b1 1d       	adc	r27, r1
     818:	bd 01       	movw	r22, r26
     81a:	e1 e0       	ldi	r30, 0x01	; 1
     81c:	f0 e0       	ldi	r31, 0x00	; 0
     81e:	df 01       	movw	r26, r30
     820:	02 c0       	rjmp	.+4      	; 0x826 <gfx_mono_generic_draw_horizontal_line+0x56>
     822:	aa 0f       	add	r26, r26
     824:	bb 1f       	adc	r27, r27
     826:	6a 95       	dec	r22
     828:	e2 f7       	brpl	.-8      	; 0x822 <gfx_mono_generic_draw_horizontal_line+0x52>
     82a:	fa 2e       	mov	r15, r26
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     82c:	21 30       	cpi	r18, 0x01	; 1
     82e:	21 f0       	breq	.+8      	; 0x838 <gfx_mono_generic_draw_horizontal_line+0x68>
     830:	98 f0       	brcs	.+38     	; 0x858 <gfx_mono_generic_draw_horizontal_line+0x88>
     832:	22 30       	cpi	r18, 0x02	; 2
     834:	19 f1       	breq	.+70     	; 0x87c <gfx_mono_generic_draw_horizontal_line+0xac>
     836:	31 c0       	rjmp	.+98     	; 0x89a <gfx_mono_generic_draw_horizontal_line+0xca>
     838:	c4 2f       	mov	r28, r20
     83a:	1f ef       	ldi	r17, 0xFF	; 255
     83c:	18 0f       	add	r17, r24
     83e:	01 2f       	mov	r16, r17
     840:	0c 0f       	add	r16, r28
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     842:	60 2f       	mov	r22, r16
     844:	8d 2f       	mov	r24, r29
     846:	e0 d2       	rcall	.+1472   	; 0xe08 <gfx_mono_lcd_uc1608_get_byte>
			temp |= pixelmask;
     848:	48 2f       	mov	r20, r24
     84a:	4f 29       	or	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     84c:	60 2f       	mov	r22, r16
     84e:	8d 2f       	mov	r24, r29
     850:	cb d2       	rcall	.+1430   	; 0xde8 <gfx_mono_lcd_uc1608_put_byte>
     852:	c1 50       	subi	r28, 0x01	; 1
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     854:	a1 f7       	brne	.-24     	; 0x83e <gfx_mono_generic_draw_horizontal_line+0x6e>
     856:	21 c0       	rjmp	.+66     	; 0x89a <gfx_mono_generic_draw_horizontal_line+0xca>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     858:	c4 2f       	mov	r28, r20
     85a:	1f ef       	ldi	r17, 0xFF	; 255
     85c:	18 0f       	add	r17, r24
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
			temp &= ~pixelmask;
     85e:	fa 2e       	mov	r15, r26
     860:	f0 94       	com	r15
     862:	01 2f       	mov	r16, r17
     864:	0c 0f       	add	r16, r28
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     866:	60 2f       	mov	r22, r16
     868:	8d 2f       	mov	r24, r29
     86a:	ce d2       	rcall	.+1436   	; 0xe08 <gfx_mono_lcd_uc1608_get_byte>
			temp &= ~pixelmask;
     86c:	48 2f       	mov	r20, r24
     86e:	4f 21       	and	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     870:	60 2f       	mov	r22, r16
     872:	8d 2f       	mov	r24, r29
     874:	b9 d2       	rcall	.+1394   	; 0xde8 <gfx_mono_lcd_uc1608_put_byte>
     876:	c1 50       	subi	r28, 0x01	; 1
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     878:	a1 f7       	brne	.-24     	; 0x862 <gfx_mono_generic_draw_horizontal_line+0x92>
     87a:	0f c0       	rjmp	.+30     	; 0x89a <gfx_mono_generic_draw_horizontal_line+0xca>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     87c:	c4 2f       	mov	r28, r20
     87e:	1f ef       	ldi	r17, 0xFF	; 255
     880:	18 0f       	add	r17, r24
     882:	01 2f       	mov	r16, r17
     884:	0c 0f       	add	r16, r28
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     886:	60 2f       	mov	r22, r16
     888:	8d 2f       	mov	r24, r29
     88a:	be d2       	rcall	.+1404   	; 0xe08 <gfx_mono_lcd_uc1608_get_byte>
			temp ^= pixelmask;
     88c:	48 2f       	mov	r20, r24
     88e:	4f 25       	eor	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     890:	60 2f       	mov	r22, r16
     892:	8d 2f       	mov	r24, r29
     894:	a9 d2       	rcall	.+1362   	; 0xde8 <gfx_mono_lcd_uc1608_put_byte>
     896:	c1 50       	subi	r28, 0x01	; 1
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     898:	a1 f7       	brne	.-24     	; 0x882 <gfx_mono_generic_draw_horizontal_line+0xb2>
		break;

	default:
		break;
	}
}
     89a:	df 91       	pop	r29
     89c:	cf 91       	pop	r28
     89e:	1f 91       	pop	r17
     8a0:	0f 91       	pop	r16
     8a2:	ff 90       	pop	r15
     8a4:	08 95       	ret

000008a6 <gfx_mono_generic_draw_vertical_line>:
 * \param  length     Length of the line in pixels.
 * \param  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     8a6:	ef 92       	push	r14
     8a8:	ff 92       	push	r15
     8aa:	0f 93       	push	r16
     8ac:	1f 93       	push	r17
     8ae:	cf 93       	push	r28
     8b0:	df 93       	push	r29
	if (length == 0) {
     8b2:	44 23       	and	r20, r20
     8b4:	09 f4       	brne	.+2      	; 0x8b8 <gfx_mono_generic_draw_vertical_line+0x12>
     8b6:	46 c0       	rjmp	.+140    	; 0x944 <__stack+0x45>
     8b8:	12 2f       	mov	r17, r18
     8ba:	d8 2f       	mov	r29, r24
     8bc:	9f ef       	ldi	r25, 0xFF	; 255
     8be:	96 0f       	add	r25, r22
		return;
	}

	gfx_coord_t y2 = y + length - 1;
     8c0:	94 0f       	add	r25, r20

	if (y == y2) {
     8c2:	69 13       	cpse	r22, r25
     8c4:	03 c0       	rjmp	.+6      	; 0x8cc <gfx_mono_generic_draw_vertical_line+0x26>
		gfx_mono_draw_pixel(x, y, color);
     8c6:	42 2f       	mov	r20, r18
     8c8:	d2 d2       	rcall	.+1444   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     8ca:	3c c0       	rjmp	.+120    	; 0x944 <__stack+0x45>
	}

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
     8cc:	9f 37       	cpi	r25, 0x7F	; 127
     8ce:	08 f0       	brcs	.+2      	; 0x8d2 <gfx_mono_generic_draw_vertical_line+0x2c>
		y2 = GFX_MONO_LCD_HEIGHT - 1;
     8d0:	9f e7       	ldi	r25, 0x7F	; 127
	}

	gfx_coord_t y1page = y / 8;
     8d2:	c6 2f       	mov	r28, r22
     8d4:	c6 95       	lsr	r28
     8d6:	c6 95       	lsr	r28
     8d8:	c6 95       	lsr	r28
	gfx_coord_t y2page = y2 / 8;
     8da:	09 2f       	mov	r16, r25
     8dc:	06 95       	lsr	r16
     8de:	06 95       	lsr	r16
     8e0:	06 95       	lsr	r16

	uint8_t y1bitpos = y & 0x07;
     8e2:	67 70       	andi	r22, 0x07	; 7
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
     8e4:	2f ef       	ldi	r18, 0xFF	; 255
     8e6:	30 e0       	ldi	r19, 0x00	; 0
     8e8:	a9 01       	movw	r20, r18
     8ea:	02 c0       	rjmp	.+4      	; 0x8f0 <gfx_mono_generic_draw_vertical_line+0x4a>
     8ec:	44 0f       	add	r20, r20
     8ee:	55 1f       	adc	r21, r21
     8f0:	6a 95       	dec	r22
     8f2:	e2 f7       	brpl	.-8      	; 0x8ec <gfx_mono_generic_draw_vertical_line+0x46>

	gfx_coord_t y1page = y / 8;
	gfx_coord_t y2page = y2 / 8;

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;
     8f4:	97 70       	andi	r25, 0x07	; 7

	uint8_t y1pixelmask = 0xFF << y1bitpos;
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
     8f6:	67 e0       	ldi	r22, 0x07	; 7
     8f8:	70 e0       	ldi	r23, 0x00	; 0
     8fa:	fb 01       	movw	r30, r22
     8fc:	e9 1b       	sub	r30, r25
     8fe:	f1 09       	sbc	r31, r1
     900:	79 01       	movw	r14, r18
     902:	02 c0       	rjmp	.+4      	; 0x908 <__stack+0x9>
     904:	f5 94       	asr	r15
     906:	e7 94       	ror	r14
     908:	ea 95       	dec	r30
     90a:	e2 f7       	brpl	.-8      	; 0x904 <__stack+0x5>

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
     90c:	c0 13       	cpse	r28, r16
     90e:	06 c0       	rjmp	.+12     	; 0x91c <__stack+0x1d>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
     910:	4e 21       	and	r20, r14
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
     912:	21 2f       	mov	r18, r17
     914:	6d 2f       	mov	r22, r29
     916:	8c 2f       	mov	r24, r28
     918:	87 d2       	rcall	.+1294   	; 0xe28 <gfx_mono_lcd_uc1608_mask_byte>
     91a:	14 c0       	rjmp	.+40     	; 0x944 <__stack+0x45>
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
     91c:	21 2f       	mov	r18, r17
     91e:	6d 2f       	mov	r22, r29
     920:	8c 2f       	mov	r24, r28
     922:	82 d2       	rcall	.+1284   	; 0xe28 <gfx_mono_lcd_uc1608_mask_byte>

		while (++y1page < y2page) {
     924:	cf 5f       	subi	r28, 0xFF	; 255
     926:	c0 17       	cp	r28, r16
     928:	40 f4       	brcc	.+16     	; 0x93a <__stack+0x3b>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
     92a:	21 2f       	mov	r18, r17
     92c:	4f ef       	ldi	r20, 0xFF	; 255
     92e:	6d 2f       	mov	r22, r29
     930:	8c 2f       	mov	r24, r28
     932:	7a d2       	rcall	.+1268   	; 0xe28 <gfx_mono_lcd_uc1608_mask_byte>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);

		while (++y1page < y2page) {
     934:	cf 5f       	subi	r28, 0xFF	; 255
     936:	c0 17       	cp	r28, r16
     938:	c0 f3       	brcs	.-16     	; 0x92a <__stack+0x2b>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
     93a:	21 2f       	mov	r18, r17
     93c:	4e 2d       	mov	r20, r14
     93e:	6d 2f       	mov	r22, r29
     940:	80 2f       	mov	r24, r16
     942:	72 d2       	rcall	.+1252   	; 0xe28 <gfx_mono_lcd_uc1608_mask_byte>
	}
}
     944:	df 91       	pop	r29
     946:	cf 91       	pop	r28
     948:	1f 91       	pop	r17
     94a:	0f 91       	pop	r16
     94c:	ff 90       	pop	r15
     94e:	ef 90       	pop	r14
     950:	08 95       	ret

00000952 <gfx_mono_generic_draw_line>:
 * \param  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_line(gfx_coord_t x1, gfx_coord_t y1,
		gfx_coord_t x2, gfx_coord_t y2,
		enum gfx_mono_color color)
{
     952:	8f 92       	push	r8
     954:	9f 92       	push	r9
     956:	af 92       	push	r10
     958:	bf 92       	push	r11
     95a:	cf 92       	push	r12
     95c:	df 92       	push	r13
     95e:	ef 92       	push	r14
     960:	ff 92       	push	r15
     962:	0f 93       	push	r16
     964:	1f 93       	push	r17
     966:	cf 93       	push	r28
     968:	df 93       	push	r29
     96a:	c8 2f       	mov	r28, r24
     96c:	d6 2f       	mov	r29, r22
	int16_t dx;
	int16_t dy;
	int16_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     96e:	48 17       	cp	r20, r24
     970:	28 f4       	brcc	.+10     	; 0x97c <gfx_mono_generic_draw_line+0x2a>
		dx = x1;
		x1 = x2;
		x2 = dx;
		dy = y1;
		y1 = y2;
     972:	d2 2f       	mov	r29, r18
		y2 = dy;
     974:	26 2f       	mov	r18, r22
	int16_t dx;
	int16_t dy;
	int16_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     976:	8c 2f       	mov	r24, r28
		dx = x1;
		x1 = x2;
     978:	c4 2f       	mov	r28, r20
		x2 = dx;
     97a:	48 2f       	mov	r20, r24
		dy = y1;
		y1 = y2;
		y2 = dy;
	}

	dx = x2 - x1;
     97c:	e4 2e       	mov	r14, r20
     97e:	f1 2c       	mov	r15, r1
     980:	ec 1a       	sub	r14, r28
     982:	f1 08       	sbc	r15, r1
	dy = y2 - y1;
     984:	a2 2e       	mov	r10, r18
     986:	b1 2c       	mov	r11, r1
     988:	ad 1a       	sub	r10, r29
     98a:	b1 08       	sbc	r11, r1

	x = x1;
	y = y1;

	if (dx < 0) {
     98c:	ff 20       	and	r15, r15
     98e:	2c f4       	brge	.+10     	; 0x99a <gfx_mono_generic_draw_line+0x48>
		xinc = -1;
		dx = -dx;
     990:	f1 94       	neg	r15
     992:	e1 94       	neg	r14
     994:	f1 08       	sbc	r15, r1

	x = x1;
	y = y1;

	if (dx < 0) {
		xinc = -1;
     996:	1f ef       	ldi	r17, 0xFF	; 255
     998:	01 c0       	rjmp	.+2      	; 0x99c <gfx_mono_generic_draw_line+0x4a>
		dx = -dx;
	} else {
		xinc = 1;
     99a:	11 e0       	ldi	r17, 0x01	; 1
	}

	if (dy < 0) {
     99c:	bb 20       	and	r11, r11
     99e:	0c f0       	brlt	.+2      	; 0x9a2 <gfx_mono_generic_draw_line+0x50>
     9a0:	48 c0       	rjmp	.+144    	; 0xa32 <gfx_mono_generic_draw_line+0xe0>
		yinc = -1;
		dy = -dy;
     9a2:	88 24       	eor	r8, r8
     9a4:	99 24       	eor	r9, r9
     9a6:	8a 18       	sub	r8, r10
     9a8:	9b 08       	sbc	r9, r11
	} else {
		yinc = 1;
	}

	if (dx > dy) {
     9aa:	8e 14       	cp	r8, r14
     9ac:	9f 04       	cpc	r9, r15
     9ae:	fc f4       	brge	.+62     	; 0x9ee <gfx_mono_generic_draw_line+0x9c>
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
		dy = -dy;
     9b0:	54 01       	movw	r10, r8
	} else {
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
     9b2:	88 24       	eor	r8, r8
     9b4:	8a 94       	dec	r8
     9b6:	02 c0       	rjmp	.+4      	; 0x9bc <gfx_mono_generic_draw_line+0x6a>
		dy = -dy;
	} else {
		yinc = 1;
     9b8:	88 24       	eor	r8, r8
     9ba:	83 94       	inc	r8
	}

	if (dx > dy) {
		e = dy - dx;
     9bc:	65 01       	movw	r12, r10
     9be:	ce 18       	sub	r12, r14
     9c0:	df 08       	sbc	r13, r15
		for (i = 0; i <= dx; i++) {
     9c2:	ff 20       	and	r15, r15
     9c4:	dc f1       	brlt	.+118    	; 0xa3c <gfx_mono_generic_draw_line+0xea>
     9c6:	91 2c       	mov	r9, r1
			gfx_mono_draw_pixel(x, y, color);
     9c8:	40 2f       	mov	r20, r16
     9ca:	6d 2f       	mov	r22, r29
     9cc:	8c 2f       	mov	r24, r28
     9ce:	4f d2       	rcall	.+1182   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
			if (e >= 0) {
     9d0:	dd 20       	and	r13, r13
     9d2:	1c f0       	brlt	.+6      	; 0x9da <gfx_mono_generic_draw_line+0x88>
				e -= dx;
     9d4:	ce 18       	sub	r12, r14
     9d6:	df 08       	sbc	r13, r15
				y += yinc;
     9d8:	d8 0d       	add	r29, r8
			}

			e += dy;
     9da:	ca 0c       	add	r12, r10
     9dc:	db 1c       	adc	r13, r11
     9de:	c1 0f       	add	r28, r17
		yinc = 1;
	}

	if (dx > dy) {
		e = dy - dx;
		for (i = 0; i <= dx; i++) {
     9e0:	93 94       	inc	r9
     9e2:	89 2d       	mov	r24, r9
     9e4:	90 e0       	ldi	r25, 0x00	; 0
     9e6:	e8 16       	cp	r14, r24
     9e8:	f9 06       	cpc	r15, r25
     9ea:	74 f7       	brge	.-36     	; 0x9c8 <gfx_mono_generic_draw_line+0x76>
     9ec:	27 c0       	rjmp	.+78     	; 0xa3c <gfx_mono_generic_draw_line+0xea>

			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
     9ee:	67 01       	movw	r12, r14
     9f0:	ca 0c       	add	r12, r10
     9f2:	db 1c       	adc	r13, r11
		for (i = 0; i <= dy; i++) {
     9f4:	99 20       	and	r9, r9
     9f6:	14 f1       	brlt	.+68     	; 0xa3c <gfx_mono_generic_draw_line+0xea>
	} else {
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
     9f8:	aa 24       	eor	r10, r10
     9fa:	aa 94       	dec	r10
		dy = -dy;
	} else {
		yinc = 1;
     9fc:	b1 2c       	mov	r11, r1
			x += xinc;
		}
	} else {
		e = dx - dy;
		for (i = 0; i <= dy; i++) {
			gfx_mono_draw_pixel(x, y, color);
     9fe:	40 2f       	mov	r20, r16
     a00:	6d 2f       	mov	r22, r29
     a02:	8c 2f       	mov	r24, r28
     a04:	34 d2       	rcall	.+1128   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
			if (e >= 0) {
     a06:	dd 20       	and	r13, r13
     a08:	1c f0       	brlt	.+6      	; 0xa10 <gfx_mono_generic_draw_line+0xbe>
				e -= dy;
     a0a:	c8 18       	sub	r12, r8
     a0c:	d9 08       	sbc	r13, r9
				x += xinc;
     a0e:	c1 0f       	add	r28, r17
			}

			e += dx;
     a10:	ce 0c       	add	r12, r14
     a12:	df 1c       	adc	r13, r15
     a14:	da 0d       	add	r29, r10
			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
		for (i = 0; i <= dy; i++) {
     a16:	b3 94       	inc	r11
     a18:	8b 2d       	mov	r24, r11
     a1a:	90 e0       	ldi	r25, 0x00	; 0
     a1c:	88 16       	cp	r8, r24
     a1e:	99 06       	cpc	r9, r25
     a20:	74 f7       	brge	.-36     	; 0x9fe <gfx_mono_generic_draw_line+0xac>
     a22:	0c c0       	rjmp	.+24     	; 0xa3c <gfx_mono_generic_draw_line+0xea>

			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
     a24:	67 01       	movw	r12, r14
     a26:	ca 18       	sub	r12, r10
     a28:	db 08       	sbc	r13, r11
		y1 = y2;
		y2 = dy;
	}

	dx = x2 - x1;
	dy = y2 - y1;
     a2a:	45 01       	movw	r8, r10

	if (dy < 0) {
		yinc = -1;
		dy = -dy;
	} else {
		yinc = 1;
     a2c:	aa 24       	eor	r10, r10
     a2e:	a3 94       	inc	r10
     a30:	e5 cf       	rjmp	.-54     	; 0x9fc <gfx_mono_generic_draw_line+0xaa>
	}

	if (dx > dy) {
     a32:	ae 14       	cp	r10, r14
     a34:	bf 04       	cpc	r11, r15
     a36:	0c f4       	brge	.+2      	; 0xa3a <gfx_mono_generic_draw_line+0xe8>
     a38:	bf cf       	rjmp	.-130    	; 0x9b8 <gfx_mono_generic_draw_line+0x66>
     a3a:	f4 cf       	rjmp	.-24     	; 0xa24 <gfx_mono_generic_draw_line+0xd2>

			e += dx;
			y += yinc;
		}
	}
}
     a3c:	df 91       	pop	r29
     a3e:	cf 91       	pop	r28
     a40:	1f 91       	pop	r17
     a42:	0f 91       	pop	r16
     a44:	ff 90       	pop	r15
     a46:	ef 90       	pop	r14
     a48:	df 90       	pop	r13
     a4a:	cf 90       	pop	r12
     a4c:	bf 90       	pop	r11
     a4e:	af 90       	pop	r10
     a50:	9f 90       	pop	r9
     a52:	8f 90       	pop	r8
     a54:	08 95       	ret

00000a56 <gfx_mono_generic_draw_rect>:
 * \param  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     a56:	ff 92       	push	r15
     a58:	0f 93       	push	r16
     a5a:	1f 93       	push	r17
     a5c:	cf 93       	push	r28
     a5e:	df 93       	push	r29
     a60:	d8 2f       	mov	r29, r24
     a62:	16 2f       	mov	r17, r22
     a64:	c4 2f       	mov	r28, r20
     a66:	f2 2e       	mov	r15, r18
	gfx_mono_draw_horizontal_line(x, y, width, color);
     a68:	20 2f       	mov	r18, r16
     a6a:	b2 de       	rcall	.-668    	; 0x7d0 <gfx_mono_generic_draw_horizontal_line>
     a6c:	6f ef       	ldi	r22, 0xFF	; 255
     a6e:	6f 0d       	add	r22, r15
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
     a70:	61 0f       	add	r22, r17
     a72:	20 2f       	mov	r18, r16
     a74:	4c 2f       	mov	r20, r28
     a76:	8d 2f       	mov	r24, r29
     a78:	ab de       	rcall	.-682    	; 0x7d0 <gfx_mono_generic_draw_horizontal_line>

	gfx_mono_draw_vertical_line(x, y, height, color);
     a7a:	20 2f       	mov	r18, r16
     a7c:	4f 2d       	mov	r20, r15
     a7e:	61 2f       	mov	r22, r17
     a80:	8d 2f       	mov	r24, r29
     a82:	11 df       	rcall	.-478    	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
     a84:	8f ef       	ldi	r24, 0xFF	; 255
     a86:	8c 0f       	add	r24, r28
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
     a88:	20 2f       	mov	r18, r16
     a8a:	4f 2d       	mov	r20, r15
     a8c:	61 2f       	mov	r22, r17
     a8e:	8d 0f       	add	r24, r29
     a90:	0a df       	rcall	.-492    	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
}
     a92:	df 91       	pop	r29
     a94:	cf 91       	pop	r28
     a96:	1f 91       	pop	r17
     a98:	0f 91       	pop	r16
     a9a:	ff 90       	pop	r15
     a9c:	08 95       	ret

00000a9e <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     a9e:	ff 92       	push	r15
     aa0:	0f 93       	push	r16
     aa2:	1f 93       	push	r17
     aa4:	cf 93       	push	r28
     aa6:	df 93       	push	r29
	if (height == 0) {
     aa8:	22 23       	and	r18, r18
     aaa:	69 f0       	breq	.+26     	; 0xac6 <gfx_mono_generic_draw_filled_rect+0x28>
     aac:	c2 2f       	mov	r28, r18
     aae:	f4 2e       	mov	r15, r20
     ab0:	18 2f       	mov	r17, r24
     ab2:	df ef       	ldi	r29, 0xFF	; 255
     ab4:	d6 0f       	add	r29, r22
     ab6:	6d 2f       	mov	r22, r29
     ab8:	6c 0f       	add	r22, r28
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     aba:	20 2f       	mov	r18, r16
     abc:	4f 2d       	mov	r20, r15
     abe:	81 2f       	mov	r24, r17
     ac0:	87 de       	rcall	.-754    	; 0x7d0 <gfx_mono_generic_draw_horizontal_line>
     ac2:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     ac4:	c1 f7       	brne	.-16     	; 0xab6 <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     ac6:	df 91       	pop	r29
     ac8:	cf 91       	pop	r28
     aca:	1f 91       	pop	r17
     acc:	0f 91       	pop	r16
     ace:	ff 90       	pop	r15
     ad0:	08 95       	ret

00000ad2 <gfx_mono_generic_draw_circle>:
 * \param  octant_mask Bitmask indicating which octants to draw.
 */
void gfx_mono_generic_draw_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t octant_mask)
{
     ad2:	2f 92       	push	r2
     ad4:	3f 92       	push	r3
     ad6:	4f 92       	push	r4
     ad8:	5f 92       	push	r5
     ada:	6f 92       	push	r6
     adc:	7f 92       	push	r7
     ade:	8f 92       	push	r8
     ae0:	9f 92       	push	r9
     ae2:	af 92       	push	r10
     ae4:	bf 92       	push	r11
     ae6:	cf 92       	push	r12
     ae8:	df 92       	push	r13
     aea:	ef 92       	push	r14
     aec:	ff 92       	push	r15
     aee:	0f 93       	push	r16
     af0:	1f 93       	push	r17
     af2:	cf 93       	push	r28
     af4:	df 93       	push	r29
     af6:	00 d0       	rcall	.+0      	; 0xaf8 <gfx_mono_generic_draw_circle+0x26>
     af8:	1f 92       	push	r1
     afa:	cd b7       	in	r28, 0x3d	; 61
     afc:	de b7       	in	r29, 0x3e	; 62
     afe:	88 2e       	mov	r8, r24
     b00:	96 2e       	mov	r9, r22
     b02:	4a 83       	std	Y+2, r20	; 0x02
     b04:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     b06:	41 11       	cpse	r20, r1
     b08:	03 c0       	rjmp	.+6      	; 0xb10 <gfx_mono_generic_draw_circle+0x3e>
		gfx_mono_draw_pixel(x, y, color);
     b0a:	42 2f       	mov	r20, r18
     b0c:	b0 d1       	rcall	.+864    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     b0e:	89 c0       	rjmp	.+274    	; 0xc22 <gfx_mono_generic_draw_circle+0x150>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     b10:	2a 81       	ldd	r18, Y+2	; 0x02
     b12:	e2 2e       	mov	r14, r18
     b14:	f1 2c       	mov	r15, r1
     b16:	ee 0c       	add	r14, r14
     b18:	ff 1c       	adc	r15, r15
     b1a:	f1 94       	neg	r15
     b1c:	e1 94       	neg	r14
     b1e:	f1 08       	sbc	r15, r1
     b20:	83 e0       	ldi	r24, 0x03	; 3
     b22:	e8 0e       	add	r14, r24
     b24:	f1 1c       	adc	r15, r1
     b26:	c6 2e       	mov	r12, r22
     b28:	d8 2c       	mov	r13, r8
     b2a:	18 2d       	mov	r17, r8
     b2c:	b6 2e       	mov	r11, r22
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     b2e:	1b 82       	std	Y+3, r1	; 0x03
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     b30:	90 2f       	mov	r25, r16
     b32:	91 70       	andi	r25, 0x01	; 1
     b34:	29 2e       	mov	r2, r25
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT1) {
     b36:	e0 2f       	mov	r30, r16
     b38:	e2 70       	andi	r30, 0x02	; 2
     b3a:	3e 2e       	mov	r3, r30
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT2) {
     b3c:	f0 2f       	mov	r31, r16
     b3e:	f4 70       	andi	r31, 0x04	; 4
     b40:	4f 2e       	mov	r4, r31
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT3) {
     b42:	20 2f       	mov	r18, r16
     b44:	28 70       	andi	r18, 0x08	; 8
     b46:	52 2e       	mov	r5, r18
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT4) {
     b48:	80 2f       	mov	r24, r16
     b4a:	80 71       	andi	r24, 0x10	; 16
     b4c:	68 2e       	mov	r6, r24
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
		}

		if (octant_mask & GFX_OCTANT5) {
     b4e:	90 2f       	mov	r25, r16
     b50:	90 72       	andi	r25, 0x20	; 32
     b52:	79 2e       	mov	r7, r25
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
		}

		if (octant_mask & GFX_OCTANT6) {
     b54:	e0 2f       	mov	r30, r16
     b56:	e0 74       	andi	r30, 0x40	; 64
     b58:	e9 83       	std	Y+1, r30	; 0x01
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     b5a:	22 20       	and	r2, r2
     b5c:	29 f0       	breq	.+10     	; 0xb68 <gfx_mono_generic_draw_circle+0x96>
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
     b5e:	4a 2d       	mov	r20, r10
     b60:	6c 2d       	mov	r22, r12
     b62:	8a 81       	ldd	r24, Y+2	; 0x02
     b64:	88 0d       	add	r24, r8
     b66:	83 d1       	rcall	.+774    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT1) {
     b68:	33 20       	and	r3, r3
     b6a:	31 f0       	breq	.+12     	; 0xb78 <gfx_mono_generic_draw_circle+0xa6>
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
     b6c:	4a 2d       	mov	r20, r10
     b6e:	69 2d       	mov	r22, r9
     b70:	fa 81       	ldd	r31, Y+2	; 0x02
     b72:	6f 1b       	sub	r22, r31
     b74:	81 2f       	mov	r24, r17
     b76:	7b d1       	rcall	.+758    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT2) {
     b78:	44 20       	and	r4, r4
     b7a:	31 f0       	breq	.+12     	; 0xb88 <gfx_mono_generic_draw_circle+0xb6>
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
     b7c:	4a 2d       	mov	r20, r10
     b7e:	69 2d       	mov	r22, r9
     b80:	2a 81       	ldd	r18, Y+2	; 0x02
     b82:	62 1b       	sub	r22, r18
     b84:	8d 2d       	mov	r24, r13
     b86:	73 d1       	rcall	.+742    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT3) {
     b88:	55 20       	and	r5, r5
     b8a:	31 f0       	breq	.+12     	; 0xb98 <gfx_mono_generic_draw_circle+0xc6>
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
     b8c:	4a 2d       	mov	r20, r10
     b8e:	6c 2d       	mov	r22, r12
     b90:	88 2d       	mov	r24, r8
     b92:	9a 81       	ldd	r25, Y+2	; 0x02
     b94:	89 1b       	sub	r24, r25
     b96:	6b d1       	rcall	.+726    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT4) {
     b98:	66 20       	and	r6, r6
     b9a:	31 f0       	breq	.+12     	; 0xba8 <gfx_mono_generic_draw_circle+0xd6>
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
     b9c:	4a 2d       	mov	r20, r10
     b9e:	6b 2d       	mov	r22, r11
     ba0:	88 2d       	mov	r24, r8
     ba2:	ea 81       	ldd	r30, Y+2	; 0x02
     ba4:	8e 1b       	sub	r24, r30
     ba6:	63 d1       	rcall	.+710    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT5) {
     ba8:	77 20       	and	r7, r7
     baa:	29 f0       	breq	.+10     	; 0xbb6 <gfx_mono_generic_draw_circle+0xe4>
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
     bac:	4a 2d       	mov	r20, r10
     bae:	6a 81       	ldd	r22, Y+2	; 0x02
     bb0:	69 0d       	add	r22, r9
     bb2:	8d 2d       	mov	r24, r13
     bb4:	5c d1       	rcall	.+696    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT6) {
     bb6:	f9 81       	ldd	r31, Y+1	; 0x01
     bb8:	ff 23       	and	r31, r31
     bba:	29 f0       	breq	.+10     	; 0xbc6 <gfx_mono_generic_draw_circle+0xf4>
			gfx_mono_draw_pixel(x + offset_x, y + offset_y, color);
     bbc:	4a 2d       	mov	r20, r10
     bbe:	6a 81       	ldd	r22, Y+2	; 0x02
     bc0:	69 0d       	add	r22, r9
     bc2:	81 2f       	mov	r24, r17
     bc4:	54 d1       	rcall	.+680    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT7) {
     bc6:	00 23       	and	r16, r16
     bc8:	2c f4       	brge	.+10     	; 0xbd4 <gfx_mono_generic_draw_circle+0x102>
			gfx_mono_draw_pixel(x + offset_y, y + offset_x, color);
     bca:	4a 2d       	mov	r20, r10
     bcc:	6b 2d       	mov	r22, r11
     bce:	8a 81       	ldd	r24, Y+2	; 0x02
     bd0:	88 0d       	add	r24, r8
     bd2:	4d d1       	rcall	.+666    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     bd4:	ff 20       	and	r15, r15
     bd6:	5c f4       	brge	.+22     	; 0xbee <gfx_mono_generic_draw_circle+0x11c>
			error += ((offset_x << 2) + 6);
     bd8:	2b 81       	ldd	r18, Y+3	; 0x03
     bda:	82 2f       	mov	r24, r18
     bdc:	90 e0       	ldi	r25, 0x00	; 0
     bde:	88 0f       	add	r24, r24
     be0:	99 1f       	adc	r25, r25
     be2:	88 0f       	add	r24, r24
     be4:	99 1f       	adc	r25, r25
     be6:	06 96       	adiw	r24, 0x06	; 6
     be8:	e8 0e       	add	r14, r24
     bea:	f9 1e       	adc	r15, r25
     bec:	0f c0       	rjmp	.+30     	; 0xc0c <gfx_mono_generic_draw_circle+0x13a>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     bee:	eb 81       	ldd	r30, Y+3	; 0x03
     bf0:	8e 2f       	mov	r24, r30
     bf2:	90 e0       	ldi	r25, 0x00	; 0
     bf4:	fa 81       	ldd	r31, Y+2	; 0x02
     bf6:	8f 1b       	sub	r24, r31
     bf8:	91 09       	sbc	r25, r1
     bfa:	88 0f       	add	r24, r24
     bfc:	99 1f       	adc	r25, r25
     bfe:	88 0f       	add	r24, r24
     c00:	99 1f       	adc	r25, r25
     c02:	0a 96       	adiw	r24, 0x0a	; 10
     c04:	e8 0e       	add	r14, r24
     c06:	f9 1e       	adc	r15, r25
			--offset_y;
     c08:	f1 50       	subi	r31, 0x01	; 1
     c0a:	fa 83       	std	Y+2, r31	; 0x02
		}

		/* Next X. */
		++offset_x;
     c0c:	2b 81       	ldd	r18, Y+3	; 0x03
     c0e:	2f 5f       	subi	r18, 0xFF	; 255
     c10:	2b 83       	std	Y+3, r18	; 0x03
     c12:	b3 94       	inc	r11
     c14:	1f 5f       	subi	r17, 0xFF	; 255
     c16:	da 94       	dec	r13
     c18:	ca 94       	dec	r12
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
     c1a:	8a 81       	ldd	r24, Y+2	; 0x02
     c1c:	82 17       	cp	r24, r18
     c1e:	08 f0       	brcs	.+2      	; 0xc22 <gfx_mono_generic_draw_circle+0x150>
     c20:	9c cf       	rjmp	.-200    	; 0xb5a <gfx_mono_generic_draw_circle+0x88>
		}

		/* Next X. */
		++offset_x;
	}
}
     c22:	0f 90       	pop	r0
     c24:	0f 90       	pop	r0
     c26:	0f 90       	pop	r0
     c28:	df 91       	pop	r29
     c2a:	cf 91       	pop	r28
     c2c:	1f 91       	pop	r17
     c2e:	0f 91       	pop	r16
     c30:	ff 90       	pop	r15
     c32:	ef 90       	pop	r14
     c34:	df 90       	pop	r13
     c36:	cf 90       	pop	r12
     c38:	bf 90       	pop	r11
     c3a:	af 90       	pop	r10
     c3c:	9f 90       	pop	r9
     c3e:	8f 90       	pop	r8
     c40:	7f 90       	pop	r7
     c42:	6f 90       	pop	r6
     c44:	5f 90       	pop	r5
     c46:	4f 90       	pop	r4
     c48:	3f 90       	pop	r3
     c4a:	2f 90       	pop	r2
     c4c:	08 95       	ret

00000c4e <gfx_mono_generic_draw_filled_circle>:
 * \param  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
     c4e:	5f 92       	push	r5
     c50:	6f 92       	push	r6
     c52:	7f 92       	push	r7
     c54:	8f 92       	push	r8
     c56:	9f 92       	push	r9
     c58:	af 92       	push	r10
     c5a:	bf 92       	push	r11
     c5c:	cf 92       	push	r12
     c5e:	df 92       	push	r13
     c60:	ef 92       	push	r14
     c62:	ff 92       	push	r15
     c64:	0f 93       	push	r16
     c66:	1f 93       	push	r17
     c68:	cf 93       	push	r28
     c6a:	df 93       	push	r29
     c6c:	88 2e       	mov	r8, r24
     c6e:	96 2e       	mov	r9, r22
     c70:	c4 2f       	mov	r28, r20
     c72:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     c74:	41 11       	cpse	r20, r1
     c76:	03 c0       	rjmp	.+6      	; 0xc7e <gfx_mono_generic_draw_filled_circle+0x30>
		gfx_mono_draw_pixel(x, y, color);
     c78:	42 2f       	mov	r20, r18
     c7a:	f9 d0       	rcall	.+498    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     c7c:	73 c0       	rjmp	.+230    	; 0xd64 <gfx_mono_generic_draw_filled_circle+0x116>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     c7e:	e4 2e       	mov	r14, r20
     c80:	f1 2c       	mov	r15, r1
     c82:	ee 0c       	add	r14, r14
     c84:	ff 1c       	adc	r15, r15
     c86:	f1 94       	neg	r15
     c88:	e1 94       	neg	r14
     c8a:	f1 08       	sbc	r15, r1
     c8c:	83 e0       	ldi	r24, 0x03	; 3
     c8e:	e8 0e       	add	r14, r24
     c90:	f1 1c       	adc	r15, r1
     c92:	b6 2e       	mov	r11, r22
     c94:	c8 2c       	mov	r12, r8
     c96:	d8 2c       	mov	r13, r8
     c98:	11 e0       	ldi	r17, 0x01	; 1
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     c9a:	d0 e0       	ldi	r29, 0x00	; 0
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     c9c:	80 2f       	mov	r24, r16
     c9e:	83 70       	andi	r24, 0x03	; 3
     ca0:	58 2e       	mov	r5, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     ca2:	80 2f       	mov	r24, r16
     ca4:	8c 70       	andi	r24, 0x0C	; 12
     ca6:	68 2e       	mov	r6, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     ca8:	80 2f       	mov	r24, r16
     caa:	80 73       	andi	r24, 0x30	; 48
     cac:	78 2e       	mov	r7, r24
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     cae:	00 7c       	andi	r16, 0xC0	; 192
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     cb0:	55 20       	and	r5, r5
     cb2:	69 f0       	breq	.+26     	; 0xcce <gfx_mono_generic_draw_filled_circle+0x80>
			gfx_mono_draw_vertical_line(x + offset_y,
     cb4:	2a 2d       	mov	r18, r10
     cb6:	41 2f       	mov	r20, r17
     cb8:	6b 2d       	mov	r22, r11
     cba:	8c 2f       	mov	r24, r28
     cbc:	88 0d       	add	r24, r8
     cbe:	f3 dd       	rcall	.-1050   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     cc0:	2a 2d       	mov	r18, r10
     cc2:	41 e0       	ldi	r20, 0x01	; 1
     cc4:	4c 0f       	add	r20, r28
     cc6:	69 2d       	mov	r22, r9
     cc8:	6c 1b       	sub	r22, r28
     cca:	8d 2d       	mov	r24, r13
     ccc:	ec dd       	rcall	.-1064   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     cce:	66 20       	and	r6, r6
     cd0:	69 f0       	breq	.+26     	; 0xcec <gfx_mono_generic_draw_filled_circle+0x9e>
			gfx_mono_draw_vertical_line(x - offset_y,
     cd2:	2a 2d       	mov	r18, r10
     cd4:	41 2f       	mov	r20, r17
     cd6:	6b 2d       	mov	r22, r11
     cd8:	88 2d       	mov	r24, r8
     cda:	8c 1b       	sub	r24, r28
     cdc:	e4 dd       	rcall	.-1080   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     cde:	2a 2d       	mov	r18, r10
     ce0:	41 e0       	ldi	r20, 0x01	; 1
     ce2:	4c 0f       	add	r20, r28
     ce4:	69 2d       	mov	r22, r9
     ce6:	6c 1b       	sub	r22, r28
     ce8:	8c 2d       	mov	r24, r12
     cea:	dd dd       	rcall	.-1094   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     cec:	77 20       	and	r7, r7
     cee:	61 f0       	breq	.+24     	; 0xd08 <gfx_mono_generic_draw_filled_circle+0xba>
			gfx_mono_draw_vertical_line(x - offset_y,
     cf0:	2a 2d       	mov	r18, r10
     cf2:	41 2f       	mov	r20, r17
     cf4:	69 2d       	mov	r22, r9
     cf6:	88 2d       	mov	r24, r8
     cf8:	8c 1b       	sub	r24, r28
     cfa:	d5 dd       	rcall	.-1110   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     cfc:	2a 2d       	mov	r18, r10
     cfe:	41 e0       	ldi	r20, 0x01	; 1
     d00:	4c 0f       	add	r20, r28
     d02:	69 2d       	mov	r22, r9
     d04:	8c 2d       	mov	r24, r12
     d06:	cf dd       	rcall	.-1122   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     d08:	00 23       	and	r16, r16
     d0a:	61 f0       	breq	.+24     	; 0xd24 <gfx_mono_generic_draw_filled_circle+0xd6>
			gfx_mono_draw_vertical_line(x + offset_y,
     d0c:	2a 2d       	mov	r18, r10
     d0e:	41 2f       	mov	r20, r17
     d10:	69 2d       	mov	r22, r9
     d12:	8c 2f       	mov	r24, r28
     d14:	88 0d       	add	r24, r8
     d16:	c7 dd       	rcall	.-1138   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     d18:	2a 2d       	mov	r18, r10
     d1a:	41 e0       	ldi	r20, 0x01	; 1
     d1c:	4c 0f       	add	r20, r28
     d1e:	69 2d       	mov	r22, r9
     d20:	8d 2d       	mov	r24, r13
     d22:	c1 dd       	rcall	.-1150   	; 0x8a6 <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     d24:	ff 20       	and	r15, r15
     d26:	54 f4       	brge	.+20     	; 0xd3c <gfx_mono_generic_draw_filled_circle+0xee>
			error += ((offset_x << 2) + 6);
     d28:	8d 2f       	mov	r24, r29
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	88 0f       	add	r24, r24
     d2e:	99 1f       	adc	r25, r25
     d30:	88 0f       	add	r24, r24
     d32:	99 1f       	adc	r25, r25
     d34:	06 96       	adiw	r24, 0x06	; 6
     d36:	e8 0e       	add	r14, r24
     d38:	f9 1e       	adc	r15, r25
     d3a:	0c c0       	rjmp	.+24     	; 0xd54 <gfx_mono_generic_draw_filled_circle+0x106>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     d3c:	ed 2f       	mov	r30, r29
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	ec 1b       	sub	r30, r28
     d42:	f1 09       	sbc	r31, r1
     d44:	ee 0f       	add	r30, r30
     d46:	ff 1f       	adc	r31, r31
     d48:	ee 0f       	add	r30, r30
     d4a:	ff 1f       	adc	r31, r31
     d4c:	3a 96       	adiw	r30, 0x0a	; 10
     d4e:	ee 0e       	add	r14, r30
     d50:	ff 1e       	adc	r15, r31
			--offset_y;
     d52:	c1 50       	subi	r28, 0x01	; 1
		}

		/* Next X. */
		++offset_x;
     d54:	df 5f       	subi	r29, 0xFF	; 255
     d56:	1f 5f       	subi	r17, 0xFF	; 255
     d58:	d3 94       	inc	r13
     d5a:	ca 94       	dec	r12
     d5c:	ba 94       	dec	r11
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
     d5e:	cd 17       	cp	r28, r29
     d60:	08 f0       	brcs	.+2      	; 0xd64 <gfx_mono_generic_draw_filled_circle+0x116>
     d62:	a6 cf       	rjmp	.-180    	; 0xcb0 <gfx_mono_generic_draw_filled_circle+0x62>
		}

		/* Next X. */
		++offset_x;
	}
}
     d64:	df 91       	pop	r29
     d66:	cf 91       	pop	r28
     d68:	1f 91       	pop	r17
     d6a:	0f 91       	pop	r16
     d6c:	ff 90       	pop	r15
     d6e:	ef 90       	pop	r14
     d70:	df 90       	pop	r13
     d72:	cf 90       	pop	r12
     d74:	bf 90       	pop	r11
     d76:	af 90       	pop	r10
     d78:	9f 90       	pop	r9
     d7a:	8f 90       	pop	r8
     d7c:	7f 90       	pop	r7
     d7e:	6f 90       	pop	r6
     d80:	5f 90       	pop	r5
     d82:	08 95       	ret

00000d84 <gfx_mono_lcd_uc1608_put_page>:
		uint8_t				byte = gfx_mono_lcd_uc1608_get_byte(page, x);

		isSet = (byte & pixel_mask) ?  GFX_PIXEL_SET : GFX_PIXEL_CLR;
	}
	return isSet;
}
     d84:	ef 92       	push	r14
     d86:	ff 92       	push	r15
     d88:	0f 93       	push	r16
     d8a:	1f 93       	push	r17
     d8c:	cf 93       	push	r28
     d8e:	df 93       	push	r29
     d90:	7c 01       	movw	r14, r24
     d92:	c4 2f       	mov	r28, r20
     d94:	12 2f       	mov	r17, r18
     d96:	89 2b       	or	r24, r25
     d98:	01 f1       	breq	.+64     	; 0xdda <gfx_mono_lcd_uc1608_put_page+0x56>
     d9a:	60 31       	cpi	r22, 0x10	; 16
     d9c:	f0 f4       	brcc	.+60     	; 0xdda <gfx_mono_lcd_uc1608_put_page+0x56>
     d9e:	40 3f       	cpi	r20, 0xF0	; 240
     da0:	e0 f4       	brcc	.+56     	; 0xdda <gfx_mono_lcd_uc1608_put_page+0x56>
     da2:	86 2f       	mov	r24, r22
     da4:	df d5       	rcall	.+3006   	; 0x1964 <lcd_page_set>
     da6:	8c 2f       	mov	r24, r28
     da8:	e3 d5       	rcall	.+3014   	; 0x1970 <lcd_col_set>
     daa:	81 2f       	mov	r24, r17
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	8c 0f       	add	r24, r28
     db0:	91 1d       	adc	r25, r1
     db2:	81 3f       	cpi	r24, 0xF1	; 241
     db4:	91 05       	cpc	r25, r1
     db6:	14 f0       	brlt	.+4      	; 0xdbc <gfx_mono_lcd_uc1608_put_page+0x38>
     db8:	10 ef       	ldi	r17, 0xF0	; 240
     dba:	1c 1b       	sub	r17, r28
     dbc:	11 23       	and	r17, r17
     dbe:	69 f0       	breq	.+26     	; 0xdda <gfx_mono_lcd_uc1608_put_page+0x56>
     dc0:	e7 01       	movw	r28, r14
     dc2:	11 50       	subi	r17, 0x01	; 1
     dc4:	01 2f       	mov	r16, r17
     dc6:	10 e0       	ldi	r17, 0x00	; 0
     dc8:	0f 5f       	subi	r16, 0xFF	; 255
     dca:	1f 4f       	sbci	r17, 0xFF	; 255
     dcc:	0e 0d       	add	r16, r14
     dce:	1f 1d       	adc	r17, r15
     dd0:	89 91       	ld	r24, Y+
     dd2:	69 d5       	rcall	.+2770   	; 0x18a6 <lcd_bus_write_ram>
     dd4:	c0 17       	cp	r28, r16
     dd6:	d1 07       	cpc	r29, r17
     dd8:	d9 f7       	brne	.-10     	; 0xdd0 <gfx_mono_lcd_uc1608_put_page+0x4c>
     dda:	df 91       	pop	r29
     ddc:	cf 91       	pop	r28
     dde:	1f 91       	pop	r17
     de0:	0f 91       	pop	r16
     de2:	ff 90       	pop	r15
     de4:	ef 90       	pop	r14
     de6:	08 95       	ret

00000de8 <gfx_mono_lcd_uc1608_put_byte>:
     de8:	cf 93       	push	r28
     dea:	df 93       	push	r29
     dec:	80 31       	cpi	r24, 0x10	; 16
     dee:	48 f4       	brcc	.+18     	; 0xe02 <gfx_mono_lcd_uc1608_put_byte+0x1a>
     df0:	60 3f       	cpi	r22, 0xF0	; 240
     df2:	38 f4       	brcc	.+14     	; 0xe02 <gfx_mono_lcd_uc1608_put_byte+0x1a>
     df4:	d4 2f       	mov	r29, r20
     df6:	c6 2f       	mov	r28, r22
     df8:	b5 d5       	rcall	.+2922   	; 0x1964 <lcd_page_set>
     dfa:	8c 2f       	mov	r24, r28
     dfc:	b9 d5       	rcall	.+2930   	; 0x1970 <lcd_col_set>
     dfe:	8d 2f       	mov	r24, r29
     e00:	52 d5       	rcall	.+2724   	; 0x18a6 <lcd_bus_write_ram>
     e02:	df 91       	pop	r29
     e04:	cf 91       	pop	r28
     e06:	08 95       	ret

00000e08 <gfx_mono_lcd_uc1608_get_byte>:
     e08:	cf 93       	push	r28
     e0a:	80 31       	cpi	r24, 0x10	; 16
     e0c:	40 f4       	brcc	.+16     	; 0xe1e <gfx_mono_lcd_uc1608_get_byte+0x16>
     e0e:	60 3f       	cpi	r22, 0xF0	; 240
     e10:	40 f4       	brcc	.+16     	; 0xe22 <gfx_mono_lcd_uc1608_get_byte+0x1a>
     e12:	c6 2f       	mov	r28, r22
     e14:	a7 d5       	rcall	.+2894   	; 0x1964 <lcd_page_set>
     e16:	8c 2f       	mov	r24, r28
     e18:	ab d5       	rcall	.+2902   	; 0x1970 <lcd_col_set>
     e1a:	5a d5       	rcall	.+2740   	; 0x18d0 <lcd_bus_read_ram>
     e1c:	03 c0       	rjmp	.+6      	; 0xe24 <gfx_mono_lcd_uc1608_get_byte+0x1c>
     e1e:	80 e0       	ldi	r24, 0x00	; 0
     e20:	01 c0       	rjmp	.+2      	; 0xe24 <gfx_mono_lcd_uc1608_get_byte+0x1c>
     e22:	80 e0       	ldi	r24, 0x00	; 0
     e24:	cf 91       	pop	r28
     e26:	08 95       	ret

00000e28 <gfx_mono_lcd_uc1608_mask_byte>:
 * \param column     Page offset (x coordinate)
 * \param pixel_mask Mask for pixel operation
 * \param color      Pixel operation
 */
void gfx_mono_lcd_uc1608_mask_byte(gfx_coord_t page, gfx_coord_t column, gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
     e28:	0f 93       	push	r16
     e2a:	1f 93       	push	r17
     e2c:	cf 93       	push	r28
     e2e:	df 93       	push	r29
	uint8_t data = 0;

	if ((page < GFX_MONO_LCD_PAGES) && (column < GFX_MONO_LCD_WIDTH)) {
     e30:	80 31       	cpi	r24, 0x10	; 16
     e32:	c0 f4       	brcc	.+48     	; 0xe64 <gfx_mono_lcd_uc1608_mask_byte+0x3c>
     e34:	60 3f       	cpi	r22, 0xF0	; 240
     e36:	b0 f4       	brcc	.+44     	; 0xe64 <gfx_mono_lcd_uc1608_mask_byte+0x3c>
     e38:	d2 2f       	mov	r29, r18
     e3a:	14 2f       	mov	r17, r20
     e3c:	c6 2f       	mov	r28, r22
		data = gfx_mono_lcd_uc1608_get_byte(page, column);
     e3e:	e4 df       	rcall	.-56     	; 0xe08 <gfx_mono_lcd_uc1608_get_byte>
     e40:	08 2f       	mov	r16, r24

		switch (color) {
     e42:	d1 30       	cpi	r29, 0x01	; 1
     e44:	41 f0       	breq	.+16     	; 0xe56 <gfx_mono_lcd_uc1608_mask_byte+0x2e>
     e46:	18 f0       	brcs	.+6      	; 0xe4e <gfx_mono_lcd_uc1608_mask_byte+0x26>
     e48:	d2 30       	cpi	r29, 0x02	; 2
     e4a:	39 f0       	breq	.+14     	; 0xe5a <gfx_mono_lcd_uc1608_mask_byte+0x32>
     e4c:	07 c0       	rjmp	.+14     	; 0xe5c <gfx_mono_lcd_uc1608_mask_byte+0x34>
			case GFX_PIXEL_CLR:
				data &= ~pixel_mask;
     e4e:	41 2f       	mov	r20, r17
     e50:	40 95       	com	r20
     e52:	04 23       	and	r16, r20
				break;
     e54:	03 c0       	rjmp	.+6      	; 0xe5c <gfx_mono_lcd_uc1608_mask_byte+0x34>

			case GFX_PIXEL_SET:
				data |= pixel_mask;
     e56:	01 2b       	or	r16, r17
				break;
     e58:	01 c0       	rjmp	.+2      	; 0xe5c <gfx_mono_lcd_uc1608_mask_byte+0x34>

			case GFX_PIXEL_XOR:
				data ^= pixel_mask;
     e5a:	01 27       	eor	r16, r17
				break;
		}

		lcd_col_set(column);
     e5c:	8c 2f       	mov	r24, r28
     e5e:	88 d5       	rcall	.+2832   	; 0x1970 <lcd_col_set>
		lcd_bus_write_ram(data);										// Write byte slice to RAM
     e60:	80 2f       	mov	r24, r16
     e62:	21 d5       	rcall	.+2626   	; 0x18a6 <lcd_bus_write_ram>
	}
}
     e64:	df 91       	pop	r29
     e66:	cf 91       	pop	r28
     e68:	1f 91       	pop	r17
     e6a:	0f 91       	pop	r16
     e6c:	08 95       	ret

00000e6e <gfx_mono_lcd_uc1608_draw_pixel>:
 * \param y         Y coordinate of the pixel
 * \param color     Pixel operation.
 */
void gfx_mono_lcd_uc1608_draw_pixel(gfx_coord_t x, gfx_coord_t y, gfx_mono_color_t color)
{
	if ((x < GFX_MONO_LCD_WIDTH) && (y < GFX_MONO_LCD_HEIGHT)) {
     e6e:	80 3f       	cpi	r24, 0xF0	; 240
     e70:	98 f4       	brcc	.+38     	; 0xe98 <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     e72:	66 23       	and	r22, r22
     e74:	8c f0       	brlt	.+34     	; 0xe98 <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     e76:	24 2f       	mov	r18, r20
     e78:	96 2f       	mov	r25, r22
     e7a:	68 2f       	mov	r22, r24
		gfx_coord_t			page		= y / GFX_MONO_LCD_PIXELS_PER_BYTE;
		gfx_mono_color_t	pixel_mask	= 1 << (y % GFX_MONO_LCD_PIXELS_PER_BYTE);
     e7c:	89 2f       	mov	r24, r25
     e7e:	87 70       	andi	r24, 0x07	; 7
     e80:	41 e0       	ldi	r20, 0x01	; 1
     e82:	50 e0       	ldi	r21, 0x00	; 0
     e84:	02 c0       	rjmp	.+4      	; 0xe8a <gfx_mono_lcd_uc1608_draw_pixel+0x1c>
     e86:	44 0f       	add	r20, r20
     e88:	55 1f       	adc	r21, r21
     e8a:	8a 95       	dec	r24
     e8c:	e2 f7       	brpl	.-8      	; 0xe86 <gfx_mono_lcd_uc1608_draw_pixel+0x18>

		gfx_mono_lcd_uc1608_mask_byte(page, x, pixel_mask, color);
     e8e:	89 2f       	mov	r24, r25
     e90:	86 95       	lsr	r24
     e92:	86 95       	lsr	r24
     e94:	86 95       	lsr	r24
     e96:	c8 cf       	rjmp	.-112    	; 0xe28 <gfx_mono_lcd_uc1608_mask_byte>
     e98:	08 95       	ret

00000e9a <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     e9a:	9f 92       	push	r9
     e9c:	af 92       	push	r10
     e9e:	bf 92       	push	r11
     ea0:	cf 92       	push	r12
     ea2:	df 92       	push	r13
     ea4:	ef 92       	push	r14
     ea6:	ff 92       	push	r15
     ea8:	0f 93       	push	r16
     eaa:	1f 93       	push	r17
     eac:	cf 93       	push	r28
     eae:	df 93       	push	r29
     eb0:	c8 2f       	mov	r28, r24
     eb2:	e6 2e       	mov	r14, r22
     eb4:	b4 2e       	mov	r11, r20
     eb6:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     eb8:	00 e0       	ldi	r16, 0x00	; 0
     eba:	f9 01       	movw	r30, r18
     ebc:	24 81       	ldd	r18, Z+4	; 0x04
     ebe:	43 81       	ldd	r20, Z+3	; 0x03
     ec0:	6b 2d       	mov	r22, r11
     ec2:	8e 2d       	mov	r24, r14
     ec4:	ec dd       	rcall	.-1064   	; 0xa9e <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
     ec6:	f6 01       	movw	r30, r12
     ec8:	80 81       	ld	r24, Z
     eca:	81 11       	cpse	r24, r1
     ecc:	3a c0       	rjmp	.+116    	; 0xf42 <gfx_mono_draw_char+0xa8>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     ece:	83 81       	ldd	r24, Z+3	; 0x03
     ed0:	28 2f       	mov	r18, r24
     ed2:	26 95       	lsr	r18
     ed4:	26 95       	lsr	r18
     ed6:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     ed8:	87 70       	andi	r24, 0x07	; 7
     eda:	09 f0       	breq	.+2      	; 0xede <gfx_mono_draw_char+0x44>
		char_row_size++;
     edc:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
     ede:	f6 01       	movw	r30, r12
     ee0:	a4 80       	ldd	r10, Z+4	; 0x04
     ee2:	2a 9d       	mul	r18, r10
     ee4:	90 01       	movw	r18, r0
     ee6:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
     ee8:	8c 2f       	mov	r24, r28
     eea:	90 e0       	ldi	r25, 0x00	; 0
     eec:	45 81       	ldd	r20, Z+5	; 0x05
     eee:	84 1b       	sub	r24, r20
     ef0:	91 09       	sbc	r25, r1
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     ef2:	28 9f       	mul	r18, r24
     ef4:	a0 01       	movw	r20, r0
     ef6:	29 9f       	mul	r18, r25
     ef8:	50 0d       	add	r21, r0
     efa:	38 9f       	mul	r19, r24
     efc:	50 0d       	add	r21, r0
     efe:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     f00:	01 81       	ldd	r16, Z+1	; 0x01
     f02:	12 81       	ldd	r17, Z+2	; 0x02
     f04:	04 0f       	add	r16, r20
     f06:	15 1f       	adc	r17, r21

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     f08:	91 2c       	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     f0a:	f6 01       	movw	r30, r12
     f0c:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
     f0e:	ff 20       	and	r15, r15
     f10:	a1 f0       	breq	.+40     	; 0xf3a <gfx_mono_draw_char+0xa0>
     f12:	d9 2d       	mov	r29, r9
     f14:	c9 2d       	mov	r28, r9
     f16:	8c 2f       	mov	r24, r28
     f18:	8e 0d       	add	r24, r14
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     f1a:	9c 2f       	mov	r25, r28
     f1c:	97 70       	andi	r25, 0x07	; 7
     f1e:	21 f4       	brne	.+8      	; 0xf28 <gfx_mono_draw_char+0x8e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     f20:	f8 01       	movw	r30, r16
     f22:	d4 91       	lpm	r29, Z
				glyph_data++;
     f24:	0f 5f       	subi	r16, 0xFF	; 255
     f26:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
     f28:	dd 23       	and	r29, r29
     f2a:	1c f4       	brge	.+6      	; 0xf32 <gfx_mono_draw_char+0x98>
				gfx_mono_draw_pixel(inc_x, inc_y,
     f2c:	41 e0       	ldi	r20, 0x01	; 1
     f2e:	6b 2d       	mov	r22, r11
     f30:	9e df       	rcall	.-196    	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     f32:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     f34:	cf 5f       	subi	r28, 0xFF	; 255
     f36:	cf 11       	cpse	r28, r15
     f38:	ee cf       	rjmp	.-36     	; 0xf16 <gfx_mono_draw_char+0x7c>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     f3a:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
     f3c:	aa 94       	dec	r10
	} while (rows_left > 0);
     f3e:	a1 10       	cpse	r10, r1
     f40:	e4 cf       	rjmp	.-56     	; 0xf0a <gfx_mono_draw_char+0x70>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     f42:	df 91       	pop	r29
     f44:	cf 91       	pop	r28
     f46:	1f 91       	pop	r17
     f48:	0f 91       	pop	r16
     f4a:	ff 90       	pop	r15
     f4c:	ef 90       	pop	r14
     f4e:	df 90       	pop	r13
     f50:	cf 90       	pop	r12
     f52:	bf 90       	pop	r11
     f54:	af 90       	pop	r10
     f56:	9f 90       	pop	r9
     f58:	08 95       	ret

00000f5a <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
     f5a:	df 92       	push	r13
     f5c:	ef 92       	push	r14
     f5e:	ff 92       	push	r15
     f60:	0f 93       	push	r16
     f62:	1f 93       	push	r17
     f64:	cf 93       	push	r28
     f66:	df 93       	push	r29
     f68:	04 2f       	mov	r16, r20
     f6a:	79 01       	movw	r14, r18
     f6c:	ec 01       	movw	r28, r24
     f6e:	16 2f       	mov	r17, r22

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     f70:	d6 2e       	mov	r13, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
     f72:	89 91       	ld	r24, Y+
     f74:	8a 30       	cpi	r24, 0x0A	; 10
     f76:	31 f4       	brne	.+12     	; 0xf84 <gfx_mono_draw_string+0x2a>
     f78:	f7 01       	movw	r30, r14
     f7a:	84 81       	ldd	r24, Z+4	; 0x04
     f7c:	8f 5f       	subi	r24, 0xFF	; 255
			x = start_of_string_position_x;
			y += font->height + 1;
     f7e:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     f80:	1d 2d       	mov	r17, r13
     f82:	09 c0       	rjmp	.+18     	; 0xf96 <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
     f84:	8d 30       	cpi	r24, 0x0D	; 13
     f86:	39 f0       	breq	.+14     	; 0xf96 <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
     f88:	97 01       	movw	r18, r14
     f8a:	40 2f       	mov	r20, r16
     f8c:	61 2f       	mov	r22, r17
     f8e:	85 df       	rcall	.-246    	; 0xe9a <gfx_mono_draw_char>
			x += font->width;
     f90:	f7 01       	movw	r30, r14
     f92:	83 81       	ldd	r24, Z+3	; 0x03
     f94:	18 0f       	add	r17, r24
		}
	} while (*(++str));
     f96:	88 81       	ld	r24, Y
     f98:	81 11       	cpse	r24, r1
     f9a:	eb cf       	rjmp	.-42     	; 0xf72 <gfx_mono_draw_string+0x18>
}
     f9c:	df 91       	pop	r29
     f9e:	cf 91       	pop	r28
     fa0:	1f 91       	pop	r17
     fa2:	0f 91       	pop	r16
     fa4:	ff 90       	pop	r15
     fa6:	ef 90       	pop	r14
     fa8:	df 90       	pop	r13
     faa:	08 95       	ret

00000fac <asm_break>:

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     fac:	98 95       	break
	nop();
     fae:	00 00       	nop
     fb0:	08 95       	ret

00000fb2 <__vector_1>:
	asm_break();
}


ISR(__vector_1, ISR_BLOCK)  // variants: ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* INT0 */
     fb2:	1f 92       	push	r1
     fb4:	0f 92       	push	r0
     fb6:	0f b6       	in	r0, 0x3f	; 63
     fb8:	0f 92       	push	r0
     fba:	11 24       	eor	r1, r1
     fbc:	2f 93       	push	r18
     fbe:	3f 93       	push	r19
     fc0:	4f 93       	push	r20
     fc2:	5f 93       	push	r21
     fc4:	6f 93       	push	r22
     fc6:	7f 93       	push	r23
     fc8:	8f 93       	push	r24
     fca:	9f 93       	push	r25
     fcc:	af 93       	push	r26
     fce:	bf 93       	push	r27
     fd0:	ef 93       	push	r30
     fd2:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     fd4:	eb df       	rcall	.-42     	; 0xfac <asm_break>


ISR(__vector_1, ISR_BLOCK)  // variants: ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* INT0 */
	s_bad_interrupt();
}
     fd6:	ff 91       	pop	r31
     fd8:	ef 91       	pop	r30
     fda:	bf 91       	pop	r27
     fdc:	af 91       	pop	r26
     fde:	9f 91       	pop	r25
     fe0:	8f 91       	pop	r24
     fe2:	7f 91       	pop	r23
     fe4:	6f 91       	pop	r22
     fe6:	5f 91       	pop	r21
     fe8:	4f 91       	pop	r20
     fea:	3f 91       	pop	r19
     fec:	2f 91       	pop	r18
     fee:	0f 90       	pop	r0
     ff0:	0f be       	out	0x3f, r0	; 63
     ff2:	0f 90       	pop	r0
     ff4:	1f 90       	pop	r1
     ff6:	18 95       	reti

00000ff8 <__vector_2>:

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
     ff8:	1f 92       	push	r1
     ffa:	0f 92       	push	r0
     ffc:	0f b6       	in	r0, 0x3f	; 63
     ffe:	0f 92       	push	r0
    1000:	11 24       	eor	r1, r1
    1002:	2f 93       	push	r18
    1004:	3f 93       	push	r19
    1006:	4f 93       	push	r20
    1008:	5f 93       	push	r21
    100a:	6f 93       	push	r22
    100c:	7f 93       	push	r23
    100e:	8f 93       	push	r24
    1010:	9f 93       	push	r25
    1012:	af 93       	push	r26
    1014:	bf 93       	push	r27
    1016:	ef 93       	push	r30
    1018:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    101a:	c8 df       	rcall	.-112    	; 0xfac <asm_break>
}

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
	s_bad_interrupt();
}
    101c:	ff 91       	pop	r31
    101e:	ef 91       	pop	r30
    1020:	bf 91       	pop	r27
    1022:	af 91       	pop	r26
    1024:	9f 91       	pop	r25
    1026:	8f 91       	pop	r24
    1028:	7f 91       	pop	r23
    102a:	6f 91       	pop	r22
    102c:	5f 91       	pop	r21
    102e:	4f 91       	pop	r20
    1030:	3f 91       	pop	r19
    1032:	2f 91       	pop	r18
    1034:	0f 90       	pop	r0
    1036:	0f be       	out	0x3f, r0	; 63
    1038:	0f 90       	pop	r0
    103a:	1f 90       	pop	r1
    103c:	18 95       	reti

0000103e <__vector_3>:

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
    103e:	1f 92       	push	r1
    1040:	0f 92       	push	r0
    1042:	0f b6       	in	r0, 0x3f	; 63
    1044:	0f 92       	push	r0
    1046:	11 24       	eor	r1, r1
    1048:	2f 93       	push	r18
    104a:	3f 93       	push	r19
    104c:	4f 93       	push	r20
    104e:	5f 93       	push	r21
    1050:	6f 93       	push	r22
    1052:	7f 93       	push	r23
    1054:	8f 93       	push	r24
    1056:	9f 93       	push	r25
    1058:	af 93       	push	r26
    105a:	bf 93       	push	r27
    105c:	ef 93       	push	r30
    105e:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1060:	a5 df       	rcall	.-182    	; 0xfac <asm_break>
}

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
	s_bad_interrupt();
}
    1062:	ff 91       	pop	r31
    1064:	ef 91       	pop	r30
    1066:	bf 91       	pop	r27
    1068:	af 91       	pop	r26
    106a:	9f 91       	pop	r25
    106c:	8f 91       	pop	r24
    106e:	7f 91       	pop	r23
    1070:	6f 91       	pop	r22
    1072:	5f 91       	pop	r21
    1074:	4f 91       	pop	r20
    1076:	3f 91       	pop	r19
    1078:	2f 91       	pop	r18
    107a:	0f 90       	pop	r0
    107c:	0f be       	out	0x3f, r0	; 63
    107e:	0f 90       	pop	r0
    1080:	1f 90       	pop	r1
    1082:	18 95       	reti

00001084 <__vector_4>:

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
    1084:	1f 92       	push	r1
    1086:	0f 92       	push	r0
    1088:	0f b6       	in	r0, 0x3f	; 63
    108a:	0f 92       	push	r0
    108c:	11 24       	eor	r1, r1
    108e:	2f 93       	push	r18
    1090:	3f 93       	push	r19
    1092:	4f 93       	push	r20
    1094:	5f 93       	push	r21
    1096:	6f 93       	push	r22
    1098:	7f 93       	push	r23
    109a:	8f 93       	push	r24
    109c:	9f 93       	push	r25
    109e:	af 93       	push	r26
    10a0:	bf 93       	push	r27
    10a2:	ef 93       	push	r30
    10a4:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    10a6:	82 df       	rcall	.-252    	; 0xfac <asm_break>
}

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
	s_bad_interrupt();
}
    10a8:	ff 91       	pop	r31
    10aa:	ef 91       	pop	r30
    10ac:	bf 91       	pop	r27
    10ae:	af 91       	pop	r26
    10b0:	9f 91       	pop	r25
    10b2:	8f 91       	pop	r24
    10b4:	7f 91       	pop	r23
    10b6:	6f 91       	pop	r22
    10b8:	5f 91       	pop	r21
    10ba:	4f 91       	pop	r20
    10bc:	3f 91       	pop	r19
    10be:	2f 91       	pop	r18
    10c0:	0f 90       	pop	r0
    10c2:	0f be       	out	0x3f, r0	; 63
    10c4:	0f 90       	pop	r0
    10c6:	1f 90       	pop	r1
    10c8:	18 95       	reti

000010ca <__vector_5>:

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
    10ca:	1f 92       	push	r1
    10cc:	0f 92       	push	r0
    10ce:	0f b6       	in	r0, 0x3f	; 63
    10d0:	0f 92       	push	r0
    10d2:	11 24       	eor	r1, r1
    10d4:	2f 93       	push	r18
    10d6:	3f 93       	push	r19
    10d8:	4f 93       	push	r20
    10da:	5f 93       	push	r21
    10dc:	6f 93       	push	r22
    10de:	7f 93       	push	r23
    10e0:	8f 93       	push	r24
    10e2:	9f 93       	push	r25
    10e4:	af 93       	push	r26
    10e6:	bf 93       	push	r27
    10e8:	ef 93       	push	r30
    10ea:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    10ec:	5f df       	rcall	.-322    	; 0xfac <asm_break>
}

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
	s_bad_interrupt();
}
    10ee:	ff 91       	pop	r31
    10f0:	ef 91       	pop	r30
    10f2:	bf 91       	pop	r27
    10f4:	af 91       	pop	r26
    10f6:	9f 91       	pop	r25
    10f8:	8f 91       	pop	r24
    10fa:	7f 91       	pop	r23
    10fc:	6f 91       	pop	r22
    10fe:	5f 91       	pop	r21
    1100:	4f 91       	pop	r20
    1102:	3f 91       	pop	r19
    1104:	2f 91       	pop	r18
    1106:	0f 90       	pop	r0
    1108:	0f be       	out	0x3f, r0	; 63
    110a:	0f 90       	pop	r0
    110c:	1f 90       	pop	r1
    110e:	18 95       	reti

00001110 <__vector_6>:

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
    1110:	1f 92       	push	r1
    1112:	0f 92       	push	r0
    1114:	0f b6       	in	r0, 0x3f	; 63
    1116:	0f 92       	push	r0
    1118:	11 24       	eor	r1, r1
    111a:	2f 93       	push	r18
    111c:	3f 93       	push	r19
    111e:	4f 93       	push	r20
    1120:	5f 93       	push	r21
    1122:	6f 93       	push	r22
    1124:	7f 93       	push	r23
    1126:	8f 93       	push	r24
    1128:	9f 93       	push	r25
    112a:	af 93       	push	r26
    112c:	bf 93       	push	r27
    112e:	ef 93       	push	r30
    1130:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1132:	3c df       	rcall	.-392    	; 0xfac <asm_break>
}

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
	s_bad_interrupt();
}
    1134:	ff 91       	pop	r31
    1136:	ef 91       	pop	r30
    1138:	bf 91       	pop	r27
    113a:	af 91       	pop	r26
    113c:	9f 91       	pop	r25
    113e:	8f 91       	pop	r24
    1140:	7f 91       	pop	r23
    1142:	6f 91       	pop	r22
    1144:	5f 91       	pop	r21
    1146:	4f 91       	pop	r20
    1148:	3f 91       	pop	r19
    114a:	2f 91       	pop	r18
    114c:	0f 90       	pop	r0
    114e:	0f be       	out	0x3f, r0	; 63
    1150:	0f 90       	pop	r0
    1152:	1f 90       	pop	r1
    1154:	18 95       	reti

00001156 <__vector_7>:

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
    1156:	1f 92       	push	r1
    1158:	0f 92       	push	r0
    115a:	0f b6       	in	r0, 0x3f	; 63
    115c:	0f 92       	push	r0
    115e:	11 24       	eor	r1, r1
    1160:	2f 93       	push	r18
    1162:	3f 93       	push	r19
    1164:	4f 93       	push	r20
    1166:	5f 93       	push	r21
    1168:	6f 93       	push	r22
    116a:	7f 93       	push	r23
    116c:	8f 93       	push	r24
    116e:	9f 93       	push	r25
    1170:	af 93       	push	r26
    1172:	bf 93       	push	r27
    1174:	ef 93       	push	r30
    1176:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1178:	19 df       	rcall	.-462    	; 0xfac <asm_break>
}

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
	s_bad_interrupt();
}
    117a:	ff 91       	pop	r31
    117c:	ef 91       	pop	r30
    117e:	bf 91       	pop	r27
    1180:	af 91       	pop	r26
    1182:	9f 91       	pop	r25
    1184:	8f 91       	pop	r24
    1186:	7f 91       	pop	r23
    1188:	6f 91       	pop	r22
    118a:	5f 91       	pop	r21
    118c:	4f 91       	pop	r20
    118e:	3f 91       	pop	r19
    1190:	2f 91       	pop	r18
    1192:	0f 90       	pop	r0
    1194:	0f be       	out	0x3f, r0	; 63
    1196:	0f 90       	pop	r0
    1198:	1f 90       	pop	r1
    119a:	18 95       	reti

0000119c <__vector_8>:

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
    119c:	1f 92       	push	r1
    119e:	0f 92       	push	r0
    11a0:	0f b6       	in	r0, 0x3f	; 63
    11a2:	0f 92       	push	r0
    11a4:	11 24       	eor	r1, r1
    11a6:	2f 93       	push	r18
    11a8:	3f 93       	push	r19
    11aa:	4f 93       	push	r20
    11ac:	5f 93       	push	r21
    11ae:	6f 93       	push	r22
    11b0:	7f 93       	push	r23
    11b2:	8f 93       	push	r24
    11b4:	9f 93       	push	r25
    11b6:	af 93       	push	r26
    11b8:	bf 93       	push	r27
    11ba:	ef 93       	push	r30
    11bc:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    11be:	f6 de       	rcall	.-532    	; 0xfac <asm_break>
}

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
	s_bad_interrupt();
}
    11c0:	ff 91       	pop	r31
    11c2:	ef 91       	pop	r30
    11c4:	bf 91       	pop	r27
    11c6:	af 91       	pop	r26
    11c8:	9f 91       	pop	r25
    11ca:	8f 91       	pop	r24
    11cc:	7f 91       	pop	r23
    11ce:	6f 91       	pop	r22
    11d0:	5f 91       	pop	r21
    11d2:	4f 91       	pop	r20
    11d4:	3f 91       	pop	r19
    11d6:	2f 91       	pop	r18
    11d8:	0f 90       	pop	r0
    11da:	0f be       	out	0x3f, r0	; 63
    11dc:	0f 90       	pop	r0
    11de:	1f 90       	pop	r1
    11e0:	18 95       	reti

000011e2 <__vector_9>:

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
    11e2:	1f 92       	push	r1
    11e4:	0f 92       	push	r0
    11e6:	0f b6       	in	r0, 0x3f	; 63
    11e8:	0f 92       	push	r0
    11ea:	11 24       	eor	r1, r1
    11ec:	2f 93       	push	r18
    11ee:	3f 93       	push	r19
    11f0:	4f 93       	push	r20
    11f2:	5f 93       	push	r21
    11f4:	6f 93       	push	r22
    11f6:	7f 93       	push	r23
    11f8:	8f 93       	push	r24
    11fa:	9f 93       	push	r25
    11fc:	af 93       	push	r26
    11fe:	bf 93       	push	r27
    1200:	ef 93       	push	r30
    1202:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1204:	d3 de       	rcall	.-602    	; 0xfac <asm_break>
}

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
	s_bad_interrupt();
}
    1206:	ff 91       	pop	r31
    1208:	ef 91       	pop	r30
    120a:	bf 91       	pop	r27
    120c:	af 91       	pop	r26
    120e:	9f 91       	pop	r25
    1210:	8f 91       	pop	r24
    1212:	7f 91       	pop	r23
    1214:	6f 91       	pop	r22
    1216:	5f 91       	pop	r21
    1218:	4f 91       	pop	r20
    121a:	3f 91       	pop	r19
    121c:	2f 91       	pop	r18
    121e:	0f 90       	pop	r0
    1220:	0f be       	out	0x3f, r0	; 63
    1222:	0f 90       	pop	r0
    1224:	1f 90       	pop	r1
    1226:	18 95       	reti

00001228 <__vector_10>:

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
    1228:	1f 92       	push	r1
    122a:	0f 92       	push	r0
    122c:	0f b6       	in	r0, 0x3f	; 63
    122e:	0f 92       	push	r0
    1230:	11 24       	eor	r1, r1
    1232:	2f 93       	push	r18
    1234:	3f 93       	push	r19
    1236:	4f 93       	push	r20
    1238:	5f 93       	push	r21
    123a:	6f 93       	push	r22
    123c:	7f 93       	push	r23
    123e:	8f 93       	push	r24
    1240:	9f 93       	push	r25
    1242:	af 93       	push	r26
    1244:	bf 93       	push	r27
    1246:	ef 93       	push	r30
    1248:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    124a:	b0 de       	rcall	.-672    	; 0xfac <asm_break>
}

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
	s_bad_interrupt();
}
    124c:	ff 91       	pop	r31
    124e:	ef 91       	pop	r30
    1250:	bf 91       	pop	r27
    1252:	af 91       	pop	r26
    1254:	9f 91       	pop	r25
    1256:	8f 91       	pop	r24
    1258:	7f 91       	pop	r23
    125a:	6f 91       	pop	r22
    125c:	5f 91       	pop	r21
    125e:	4f 91       	pop	r20
    1260:	3f 91       	pop	r19
    1262:	2f 91       	pop	r18
    1264:	0f 90       	pop	r0
    1266:	0f be       	out	0x3f, r0	; 63
    1268:	0f 90       	pop	r0
    126a:	1f 90       	pop	r1
    126c:	18 95       	reti

0000126e <__vector_11>:

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
    126e:	1f 92       	push	r1
    1270:	0f 92       	push	r0
    1272:	0f b6       	in	r0, 0x3f	; 63
    1274:	0f 92       	push	r0
    1276:	11 24       	eor	r1, r1
    1278:	2f 93       	push	r18
    127a:	3f 93       	push	r19
    127c:	4f 93       	push	r20
    127e:	5f 93       	push	r21
    1280:	6f 93       	push	r22
    1282:	7f 93       	push	r23
    1284:	8f 93       	push	r24
    1286:	9f 93       	push	r25
    1288:	af 93       	push	r26
    128a:	bf 93       	push	r27
    128c:	ef 93       	push	r30
    128e:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1290:	8d de       	rcall	.-742    	; 0xfac <asm_break>
}

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
	s_bad_interrupt();
}
    1292:	ff 91       	pop	r31
    1294:	ef 91       	pop	r30
    1296:	bf 91       	pop	r27
    1298:	af 91       	pop	r26
    129a:	9f 91       	pop	r25
    129c:	8f 91       	pop	r24
    129e:	7f 91       	pop	r23
    12a0:	6f 91       	pop	r22
    12a2:	5f 91       	pop	r21
    12a4:	4f 91       	pop	r20
    12a6:	3f 91       	pop	r19
    12a8:	2f 91       	pop	r18
    12aa:	0f 90       	pop	r0
    12ac:	0f be       	out	0x3f, r0	; 63
    12ae:	0f 90       	pop	r0
    12b0:	1f 90       	pop	r1
    12b2:	18 95       	reti

000012b4 <__vector_12>:

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
    12b4:	1f 92       	push	r1
    12b6:	0f 92       	push	r0
    12b8:	0f b6       	in	r0, 0x3f	; 63
    12ba:	0f 92       	push	r0
    12bc:	11 24       	eor	r1, r1
    12be:	2f 93       	push	r18
    12c0:	3f 93       	push	r19
    12c2:	4f 93       	push	r20
    12c4:	5f 93       	push	r21
    12c6:	6f 93       	push	r22
    12c8:	7f 93       	push	r23
    12ca:	8f 93       	push	r24
    12cc:	9f 93       	push	r25
    12ce:	af 93       	push	r26
    12d0:	bf 93       	push	r27
    12d2:	ef 93       	push	r30
    12d4:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    12d6:	6a de       	rcall	.-812    	; 0xfac <asm_break>
}

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
	s_bad_interrupt();
}
    12d8:	ff 91       	pop	r31
    12da:	ef 91       	pop	r30
    12dc:	bf 91       	pop	r27
    12de:	af 91       	pop	r26
    12e0:	9f 91       	pop	r25
    12e2:	8f 91       	pop	r24
    12e4:	7f 91       	pop	r23
    12e6:	6f 91       	pop	r22
    12e8:	5f 91       	pop	r21
    12ea:	4f 91       	pop	r20
    12ec:	3f 91       	pop	r19
    12ee:	2f 91       	pop	r18
    12f0:	0f 90       	pop	r0
    12f2:	0f be       	out	0x3f, r0	; 63
    12f4:	0f 90       	pop	r0
    12f6:	1f 90       	pop	r1
    12f8:	18 95       	reti

000012fa <__vector_13>:

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
    12fa:	1f 92       	push	r1
    12fc:	0f 92       	push	r0
    12fe:	0f b6       	in	r0, 0x3f	; 63
    1300:	0f 92       	push	r0
    1302:	11 24       	eor	r1, r1
    1304:	8f 93       	push	r24
    1306:	9f 93       	push	r25
    1308:	af 93       	push	r26
    130a:	bf 93       	push	r27
	++g_timer_abs_msb;
    130c:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <g_timer_abs_msb>
    1310:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <g_timer_abs_msb+0x1>
    1314:	a0 91 0a 02 	lds	r26, 0x020A	; 0x80020a <g_timer_abs_msb+0x2>
    1318:	b0 91 0b 02 	lds	r27, 0x020B	; 0x80020b <g_timer_abs_msb+0x3>
    131c:	01 96       	adiw	r24, 0x01	; 1
    131e:	a1 1d       	adc	r26, r1
    1320:	b1 1d       	adc	r27, r1
    1322:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <g_timer_abs_msb>
    1326:	90 93 09 02 	sts	0x0209, r25	; 0x800209 <g_timer_abs_msb+0x1>
    132a:	a0 93 0a 02 	sts	0x020A, r26	; 0x80020a <g_timer_abs_msb+0x2>
    132e:	b0 93 0b 02 	sts	0x020B, r27	; 0x80020b <g_timer_abs_msb+0x3>
}
    1332:	bf 91       	pop	r27
    1334:	af 91       	pop	r26
    1336:	9f 91       	pop	r25
    1338:	8f 91       	pop	r24
    133a:	0f 90       	pop	r0
    133c:	0f be       	out	0x3f, r0	; 63
    133e:	0f 90       	pop	r0
    1340:	1f 90       	pop	r1
    1342:	18 95       	reti

00001344 <__vector_14>:

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
    1344:	1f 92       	push	r1
    1346:	0f 92       	push	r0
    1348:	0f b6       	in	r0, 0x3f	; 63
    134a:	0f 92       	push	r0
    134c:	11 24       	eor	r1, r1
    134e:	2f 93       	push	r18
    1350:	3f 93       	push	r19
    1352:	4f 93       	push	r20
    1354:	5f 93       	push	r21
    1356:	6f 93       	push	r22
    1358:	7f 93       	push	r23
    135a:	8f 93       	push	r24
    135c:	9f 93       	push	r25
    135e:	af 93       	push	r26
    1360:	bf 93       	push	r27
    1362:	ef 93       	push	r30
    1364:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1366:	22 de       	rcall	.-956    	; 0xfac <asm_break>
}

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
	s_bad_interrupt();
}
    1368:	ff 91       	pop	r31
    136a:	ef 91       	pop	r30
    136c:	bf 91       	pop	r27
    136e:	af 91       	pop	r26
    1370:	9f 91       	pop	r25
    1372:	8f 91       	pop	r24
    1374:	7f 91       	pop	r23
    1376:	6f 91       	pop	r22
    1378:	5f 91       	pop	r21
    137a:	4f 91       	pop	r20
    137c:	3f 91       	pop	r19
    137e:	2f 91       	pop	r18
    1380:	0f 90       	pop	r0
    1382:	0f be       	out	0x3f, r0	; 63
    1384:	0f 90       	pop	r0
    1386:	1f 90       	pop	r1
    1388:	18 95       	reti

0000138a <__vector_15>:

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
    138a:	1f 92       	push	r1
    138c:	0f 92       	push	r0
    138e:	0f b6       	in	r0, 0x3f	; 63
    1390:	0f 92       	push	r0
    1392:	11 24       	eor	r1, r1
    1394:	2f 93       	push	r18
    1396:	3f 93       	push	r19
    1398:	4f 93       	push	r20
    139a:	5f 93       	push	r21
    139c:	6f 93       	push	r22
    139e:	7f 93       	push	r23
    13a0:	8f 93       	push	r24
    13a2:	9f 93       	push	r25
    13a4:	af 93       	push	r26
    13a6:	bf 93       	push	r27
    13a8:	ef 93       	push	r30
    13aa:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    13ac:	ff dd       	rcall	.-1026   	; 0xfac <asm_break>
}

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
	s_bad_interrupt();
}
    13ae:	ff 91       	pop	r31
    13b0:	ef 91       	pop	r30
    13b2:	bf 91       	pop	r27
    13b4:	af 91       	pop	r26
    13b6:	9f 91       	pop	r25
    13b8:	8f 91       	pop	r24
    13ba:	7f 91       	pop	r23
    13bc:	6f 91       	pop	r22
    13be:	5f 91       	pop	r21
    13c0:	4f 91       	pop	r20
    13c2:	3f 91       	pop	r19
    13c4:	2f 91       	pop	r18
    13c6:	0f 90       	pop	r0
    13c8:	0f be       	out	0x3f, r0	; 63
    13ca:	0f 90       	pop	r0
    13cc:	1f 90       	pop	r1
    13ce:	18 95       	reti

000013d0 <__vector_16>:

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
    13d0:	1f 92       	push	r1
    13d2:	0f 92       	push	r0
    13d4:	0f b6       	in	r0, 0x3f	; 63
    13d6:	0f 92       	push	r0
    13d8:	11 24       	eor	r1, r1
    13da:	2f 93       	push	r18
    13dc:	3f 93       	push	r19
    13de:	4f 93       	push	r20
    13e0:	5f 93       	push	r21
    13e2:	6f 93       	push	r22
    13e4:	7f 93       	push	r23
    13e6:	8f 93       	push	r24
    13e8:	9f 93       	push	r25
    13ea:	af 93       	push	r26
    13ec:	bf 93       	push	r27
    13ee:	ef 93       	push	r30
    13f0:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    13f2:	dc dd       	rcall	.-1096   	; 0xfac <asm_break>
}

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
	s_bad_interrupt();
}
    13f4:	ff 91       	pop	r31
    13f6:	ef 91       	pop	r30
    13f8:	bf 91       	pop	r27
    13fa:	af 91       	pop	r26
    13fc:	9f 91       	pop	r25
    13fe:	8f 91       	pop	r24
    1400:	7f 91       	pop	r23
    1402:	6f 91       	pop	r22
    1404:	5f 91       	pop	r21
    1406:	4f 91       	pop	r20
    1408:	3f 91       	pop	r19
    140a:	2f 91       	pop	r18
    140c:	0f 90       	pop	r0
    140e:	0f be       	out	0x3f, r0	; 63
    1410:	0f 90       	pop	r0
    1412:	1f 90       	pop	r1
    1414:	18 95       	reti

00001416 <__vector_17>:

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
    1416:	1f 92       	push	r1
    1418:	0f 92       	push	r0
    141a:	0f b6       	in	r0, 0x3f	; 63
    141c:	0f 92       	push	r0
    141e:	11 24       	eor	r1, r1
    1420:	2f 93       	push	r18
    1422:	3f 93       	push	r19
    1424:	4f 93       	push	r20
    1426:	5f 93       	push	r21
    1428:	6f 93       	push	r22
    142a:	7f 93       	push	r23
    142c:	8f 93       	push	r24
    142e:	9f 93       	push	r25
    1430:	af 93       	push	r26
    1432:	bf 93       	push	r27
    1434:	ef 93       	push	r30
    1436:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1438:	b9 dd       	rcall	.-1166   	; 0xfac <asm_break>
}

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
	s_bad_interrupt();
}
    143a:	ff 91       	pop	r31
    143c:	ef 91       	pop	r30
    143e:	bf 91       	pop	r27
    1440:	af 91       	pop	r26
    1442:	9f 91       	pop	r25
    1444:	8f 91       	pop	r24
    1446:	7f 91       	pop	r23
    1448:	6f 91       	pop	r22
    144a:	5f 91       	pop	r21
    144c:	4f 91       	pop	r20
    144e:	3f 91       	pop	r19
    1450:	2f 91       	pop	r18
    1452:	0f 90       	pop	r0
    1454:	0f be       	out	0x3f, r0	; 63
    1456:	0f 90       	pop	r0
    1458:	1f 90       	pop	r1
    145a:	18 95       	reti

0000145c <__vector_18>:

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
    145c:	1f 92       	push	r1
    145e:	0f 92       	push	r0
    1460:	0f b6       	in	r0, 0x3f	; 63
    1462:	0f 92       	push	r0
    1464:	11 24       	eor	r1, r1
    1466:	2f 93       	push	r18
    1468:	3f 93       	push	r19
    146a:	4f 93       	push	r20
    146c:	5f 93       	push	r21
    146e:	6f 93       	push	r22
    1470:	7f 93       	push	r23
    1472:	8f 93       	push	r24
    1474:	9f 93       	push	r25
    1476:	af 93       	push	r26
    1478:	bf 93       	push	r27
    147a:	ef 93       	push	r30
    147c:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    147e:	96 dd       	rcall	.-1236   	; 0xfac <asm_break>
}

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
	s_bad_interrupt();
}
    1480:	ff 91       	pop	r31
    1482:	ef 91       	pop	r30
    1484:	bf 91       	pop	r27
    1486:	af 91       	pop	r26
    1488:	9f 91       	pop	r25
    148a:	8f 91       	pop	r24
    148c:	7f 91       	pop	r23
    148e:	6f 91       	pop	r22
    1490:	5f 91       	pop	r21
    1492:	4f 91       	pop	r20
    1494:	3f 91       	pop	r19
    1496:	2f 91       	pop	r18
    1498:	0f 90       	pop	r0
    149a:	0f be       	out	0x3f, r0	; 63
    149c:	0f 90       	pop	r0
    149e:	1f 90       	pop	r1
    14a0:	18 95       	reti

000014a2 <__vector_19>:

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
    14a2:	1f 92       	push	r1
    14a4:	0f 92       	push	r0
    14a6:	0f b6       	in	r0, 0x3f	; 63
    14a8:	0f 92       	push	r0
    14aa:	11 24       	eor	r1, r1
    14ac:	2f 93       	push	r18
    14ae:	3f 93       	push	r19
    14b0:	4f 93       	push	r20
    14b2:	5f 93       	push	r21
    14b4:	6f 93       	push	r22
    14b6:	7f 93       	push	r23
    14b8:	8f 93       	push	r24
    14ba:	9f 93       	push	r25
    14bc:	af 93       	push	r26
    14be:	bf 93       	push	r27
    14c0:	ef 93       	push	r30
    14c2:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    14c4:	73 dd       	rcall	.-1306   	; 0xfac <asm_break>
}

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
	s_bad_interrupt();
}
    14c6:	ff 91       	pop	r31
    14c8:	ef 91       	pop	r30
    14ca:	bf 91       	pop	r27
    14cc:	af 91       	pop	r26
    14ce:	9f 91       	pop	r25
    14d0:	8f 91       	pop	r24
    14d2:	7f 91       	pop	r23
    14d4:	6f 91       	pop	r22
    14d6:	5f 91       	pop	r21
    14d8:	4f 91       	pop	r20
    14da:	3f 91       	pop	r19
    14dc:	2f 91       	pop	r18
    14de:	0f 90       	pop	r0
    14e0:	0f be       	out	0x3f, r0	; 63
    14e2:	0f 90       	pop	r0
    14e4:	1f 90       	pop	r1
    14e6:	18 95       	reti

000014e8 <__vector_20>:

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
    14e8:	1f 92       	push	r1
    14ea:	0f 92       	push	r0
    14ec:	0f b6       	in	r0, 0x3f	; 63
    14ee:	0f 92       	push	r0
    14f0:	11 24       	eor	r1, r1
    14f2:	2f 93       	push	r18
    14f4:	3f 93       	push	r19
    14f6:	4f 93       	push	r20
    14f8:	5f 93       	push	r21
    14fa:	6f 93       	push	r22
    14fc:	7f 93       	push	r23
    14fe:	8f 93       	push	r24
    1500:	9f 93       	push	r25
    1502:	af 93       	push	r26
    1504:	bf 93       	push	r27
    1506:	ef 93       	push	r30
    1508:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    150a:	50 dd       	rcall	.-1376   	; 0xfac <asm_break>
}

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
	s_bad_interrupt();
}
    150c:	ff 91       	pop	r31
    150e:	ef 91       	pop	r30
    1510:	bf 91       	pop	r27
    1512:	af 91       	pop	r26
    1514:	9f 91       	pop	r25
    1516:	8f 91       	pop	r24
    1518:	7f 91       	pop	r23
    151a:	6f 91       	pop	r22
    151c:	5f 91       	pop	r21
    151e:	4f 91       	pop	r20
    1520:	3f 91       	pop	r19
    1522:	2f 91       	pop	r18
    1524:	0f 90       	pop	r0
    1526:	0f be       	out	0x3f, r0	; 63
    1528:	0f 90       	pop	r0
    152a:	1f 90       	pop	r1
    152c:	18 95       	reti

0000152e <__vector_21__bottom>:
	__vector_21__bottom(reason, adc_val, adc_ldr_last, adc_temp_last);
}

/* do not static this function to avoid code inlining that would inherit many push operations in the critical section */
void __vector_21__bottom(uint8_t reason, uint16_t adc_val, uint16_t adc_ldr_last, uint16_t adc_temp_last)
{
    152e:	cf 92       	push	r12
    1530:	df 92       	push	r13
    1532:	ef 92       	push	r14
    1534:	ff 92       	push	r15
    1536:	cf 93       	push	r28
    1538:	df 93       	push	r29
    153a:	eb 01       	movw	r28, r22
	/* Low pass filtering and enhancing the data depth */
	if (reason == ADC_STATE_VLD_LDR) {
    153c:	81 30       	cpi	r24, 0x01	; 1
    153e:	e1 f5       	brne	.+120    	; 0x15b8 <__vector_21__bottom+0x8a>
		float calc = g_adc_ldr ?  0.998f * g_adc_ldr + 0.002f * adc_val : adc_val;			// load with initial value if none is set before
    1540:	c0 90 03 02 	lds	r12, 0x0203	; 0x800203 <g_adc_ldr>
    1544:	d0 90 04 02 	lds	r13, 0x0204	; 0x800204 <g_adc_ldr+0x1>
    1548:	e0 90 05 02 	lds	r14, 0x0205	; 0x800205 <g_adc_ldr+0x2>
    154c:	f0 90 06 02 	lds	r15, 0x0206	; 0x800206 <g_adc_ldr+0x3>
    1550:	20 e0       	ldi	r18, 0x00	; 0
    1552:	30 e0       	ldi	r19, 0x00	; 0
    1554:	a9 01       	movw	r20, r18
    1556:	c7 01       	movw	r24, r14
    1558:	b6 01       	movw	r22, r12
    155a:	0e 94 39 14 	call	0x2872	; 0x2872 <__cmpsf2>
    155e:	88 23       	and	r24, r24
    1560:	e1 f0       	breq	.+56     	; 0x159a <__vector_21__bottom+0x6c>
    1562:	2e ee       	ldi	r18, 0xEE	; 238
    1564:	3c e7       	ldi	r19, 0x7C	; 124
    1566:	4f e7       	ldi	r20, 0x7F	; 127
    1568:	5f e3       	ldi	r21, 0x3F	; 63
    156a:	c7 01       	movw	r24, r14
    156c:	b6 01       	movw	r22, r12
    156e:	0e 94 8c 15 	call	0x2b18	; 0x2b18 <__mulsf3>
    1572:	6b 01       	movw	r12, r22
    1574:	7c 01       	movw	r14, r24
    1576:	be 01       	movw	r22, r28
    1578:	80 e0       	ldi	r24, 0x00	; 0
    157a:	90 e0       	ldi	r25, 0x00	; 0
    157c:	0e 94 d6 14 	call	0x29ac	; 0x29ac <__floatunsisf>
    1580:	2f e6       	ldi	r18, 0x6F	; 111
    1582:	32 e1       	ldi	r19, 0x12	; 18
    1584:	43 e0       	ldi	r20, 0x03	; 3
    1586:	5b e3       	ldi	r21, 0x3B	; 59
    1588:	0e 94 8c 15 	call	0x2b18	; 0x2b18 <__mulsf3>
    158c:	9b 01       	movw	r18, r22
    158e:	ac 01       	movw	r20, r24
    1590:	c7 01       	movw	r24, r14
    1592:	b6 01       	movw	r22, r12
    1594:	0e 94 d5 13 	call	0x27aa	; 0x27aa <__addsf3>
    1598:	05 c0       	rjmp	.+10     	; 0x15a4 <__vector_21__bottom+0x76>
    159a:	be 01       	movw	r22, r28
    159c:	80 e0       	ldi	r24, 0x00	; 0
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	0e 94 d6 14 	call	0x29ac	; 0x29ac <__floatunsisf>

		cli();
    15a4:	f8 94       	cli
		g_adc_ldr = calc;
    15a6:	60 93 03 02 	sts	0x0203, r22	; 0x800203 <g_adc_ldr>
    15aa:	70 93 04 02 	sts	0x0204, r23	; 0x800204 <g_adc_ldr+0x1>
    15ae:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <g_adc_ldr+0x2>
    15b2:	90 93 06 02 	sts	0x0206, r25	; 0x800206 <g_adc_ldr+0x3>
    15b6:	3d c0       	rjmp	.+122    	; 0x1632 <__vector_21__bottom+0x104>

	} else if (reason == ADC_STATE_VLD_TEMP) {
    15b8:	83 30       	cpi	r24, 0x03	; 3
    15ba:	d9 f5       	brne	.+118    	; 0x1632 <__vector_21__bottom+0x104>
		float calc = g_adc_temp ?  0.9995f * g_adc_temp + 0.0005f * adc_val : adc_val;		// load with initial value if none is set before
    15bc:	c0 90 fb 01 	lds	r12, 0x01FB	; 0x8001fb <g_adc_temp>
    15c0:	d0 90 fc 01 	lds	r13, 0x01FC	; 0x8001fc <g_adc_temp+0x1>
    15c4:	e0 90 fd 01 	lds	r14, 0x01FD	; 0x8001fd <g_adc_temp+0x2>
    15c8:	f0 90 fe 01 	lds	r15, 0x01FE	; 0x8001fe <g_adc_temp+0x3>
    15cc:	20 e0       	ldi	r18, 0x00	; 0
    15ce:	30 e0       	ldi	r19, 0x00	; 0
    15d0:	a9 01       	movw	r20, r18
    15d2:	c7 01       	movw	r24, r14
    15d4:	b6 01       	movw	r22, r12
    15d6:	0e 94 39 14 	call	0x2872	; 0x2872 <__cmpsf2>
    15da:	88 23       	and	r24, r24
    15dc:	e1 f0       	breq	.+56     	; 0x1616 <__vector_21__bottom+0xe8>
    15de:	2b e3       	ldi	r18, 0x3B	; 59
    15e0:	3f ed       	ldi	r19, 0xDF	; 223
    15e2:	4f e7       	ldi	r20, 0x7F	; 127
    15e4:	5f e3       	ldi	r21, 0x3F	; 63
    15e6:	c7 01       	movw	r24, r14
    15e8:	b6 01       	movw	r22, r12
    15ea:	0e 94 8c 15 	call	0x2b18	; 0x2b18 <__mulsf3>
    15ee:	6b 01       	movw	r12, r22
    15f0:	7c 01       	movw	r14, r24
    15f2:	be 01       	movw	r22, r28
    15f4:	80 e0       	ldi	r24, 0x00	; 0
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	0e 94 d6 14 	call	0x29ac	; 0x29ac <__floatunsisf>
    15fc:	2f e6       	ldi	r18, 0x6F	; 111
    15fe:	32 e1       	ldi	r19, 0x12	; 18
    1600:	43 e0       	ldi	r20, 0x03	; 3
    1602:	5a e3       	ldi	r21, 0x3A	; 58
    1604:	0e 94 8c 15 	call	0x2b18	; 0x2b18 <__mulsf3>
    1608:	9b 01       	movw	r18, r22
    160a:	ac 01       	movw	r20, r24
    160c:	c7 01       	movw	r24, r14
    160e:	b6 01       	movw	r22, r12
    1610:	0e 94 d5 13 	call	0x27aa	; 0x27aa <__addsf3>
    1614:	05 c0       	rjmp	.+10     	; 0x1620 <__vector_21__bottom+0xf2>
    1616:	be 01       	movw	r22, r28
    1618:	80 e0       	ldi	r24, 0x00	; 0
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	0e 94 d6 14 	call	0x29ac	; 0x29ac <__floatunsisf>

		cli();
    1620:	f8 94       	cli
		g_adc_temp = calc;
    1622:	60 93 fb 01 	sts	0x01FB, r22	; 0x8001fb <g_adc_temp>
    1626:	70 93 fc 01 	sts	0x01FC, r23	; 0x8001fc <g_adc_temp+0x1>
    162a:	80 93 fd 01 	sts	0x01FD, r24	; 0x8001fd <g_adc_temp+0x2>
    162e:	90 93 fe 01 	sts	0x01FE, r25	; 0x8001fe <g_adc_temp+0x3>
	}
}
    1632:	df 91       	pop	r29
    1634:	cf 91       	pop	r28
    1636:	ff 90       	pop	r15
    1638:	ef 90       	pop	r14
    163a:	df 90       	pop	r13
    163c:	cf 90       	pop	r12
    163e:	08 95       	ret

00001640 <__vector_21>:
{	/* USART, TX - Complete */
	s_bad_interrupt();
}

ISR(__vector_21, ISR_BLOCK)
{	/* ADC */
    1640:	1f 92       	push	r1
    1642:	0f 92       	push	r0
    1644:	0f b6       	in	r0, 0x3f	; 63
    1646:	0f 92       	push	r0
    1648:	11 24       	eor	r1, r1
    164a:	cf 92       	push	r12
    164c:	df 92       	push	r13
    164e:	ef 92       	push	r14
    1650:	ff 92       	push	r15
    1652:	1f 93       	push	r17
    1654:	2f 93       	push	r18
    1656:	3f 93       	push	r19
    1658:	4f 93       	push	r20
    165a:	5f 93       	push	r21
    165c:	6f 93       	push	r22
    165e:	7f 93       	push	r23
    1660:	8f 93       	push	r24
    1662:	9f 93       	push	r25
    1664:	af 93       	push	r26
    1666:	bf 93       	push	r27
    1668:	cf 93       	push	r28
    166a:	df 93       	push	r29
    166c:	ef 93       	push	r30
    166e:	ff 93       	push	r31
	uint16_t adc_val;
	uint8_t  reason = g_adc_state;
    1670:	10 91 07 02 	lds	r17, 0x0207	; 0x800207 <g_adc_state>

	/* CLI part */
	adc_val  = ADCL;
    1674:	c0 91 78 00 	lds	r28, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	adc_val |= ADCH << 8;
    1678:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    167c:	d0 e0       	ldi	r29, 0x00	; 0
    167e:	d8 2b       	or	r29, r24

	//TIFR1 |= _BV(TOV1);							// Reset Timer1 overflow status bit (no ISR for TOV1 activated!)

	switch (g_adc_state) {
    1680:	11 30       	cpi	r17, 0x01	; 1
    1682:	41 f0       	breq	.+16     	; 0x1694 <__vector_21+0x54>
    1684:	18 f0       	brcs	.+6      	; 0x168c <__vector_21+0x4c>
    1686:	12 30       	cpi	r17, 0x02	; 2
    1688:	61 f0       	breq	.+24     	; 0x16a2 <__vector_21+0x62>
    168a:	0f c0       	rjmp	.+30     	; 0x16aa <__vector_21+0x6a>
		case ADC_STATE_PRE_LDR:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_LDR;
    168c:	81 e0       	ldi	r24, 0x01	; 1
    168e:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <g_adc_state>
		break;
    1692:	10 c0       	rjmp	.+32     	; 0x16b4 <__vector_21+0x74>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    1694:	88 ec       	ldi	r24, 0xC8	; 200
    1696:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

		case ADC_STATE_VLD_LDR:
		adc_set_admux(ADC_MUX_TEMPSENSE | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_TEMP;
    169a:	82 e0       	ldi	r24, 0x02	; 2
    169c:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <g_adc_state>
		break;
    16a0:	09 c0       	rjmp	.+18     	; 0x16b4 <__vector_21+0x74>

		case ADC_STATE_PRE_TEMP:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_TEMP;
    16a2:	83 e0       	ldi	r24, 0x03	; 3
    16a4:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <g_adc_state>
		break;
    16a8:	05 c0       	rjmp	.+10     	; 0x16b4 <__vector_21+0x74>
    16aa:	80 ec       	ldi	r24, 0xC0	; 192
    16ac:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		case ADC_STATE_VLD_TEMP:
		// fall-through

		default:
		adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_LDR;
    16b0:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <g_adc_state>
	}

	uint16_t adc_ldr_last  = g_adc_ldr;
    16b4:	60 91 03 02 	lds	r22, 0x0203	; 0x800203 <g_adc_ldr>
    16b8:	70 91 04 02 	lds	r23, 0x0204	; 0x800204 <g_adc_ldr+0x1>
    16bc:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <g_adc_ldr+0x2>
    16c0:	90 91 06 02 	lds	r25, 0x0206	; 0x800206 <g_adc_ldr+0x3>
    16c4:	0e 94 aa 14 	call	0x2954	; 0x2954 <__fixunssfsi>
    16c8:	6b 01       	movw	r12, r22
    16ca:	7c 01       	movw	r14, r24
	uint16_t adc_temp_last = g_adc_temp;
    16cc:	60 91 fb 01 	lds	r22, 0x01FB	; 0x8001fb <g_adc_temp>
    16d0:	70 91 fc 01 	lds	r23, 0x01FC	; 0x8001fc <g_adc_temp+0x1>
    16d4:	80 91 fd 01 	lds	r24, 0x01FD	; 0x8001fd <g_adc_temp+0x2>
    16d8:	90 91 fe 01 	lds	r25, 0x01FE	; 0x8001fe <g_adc_temp+0x3>
    16dc:	0e 94 aa 14 	call	0x2954	; 0x2954 <__fixunssfsi>

	/* SEI part */
	sei();
    16e0:	78 94       	sei

	__vector_21__bottom(reason, adc_val, adc_ldr_last, adc_temp_last);
    16e2:	9b 01       	movw	r18, r22
    16e4:	a6 01       	movw	r20, r12
    16e6:	be 01       	movw	r22, r28
    16e8:	81 2f       	mov	r24, r17
    16ea:	21 df       	rcall	.-446    	; 0x152e <__vector_21__bottom>
}
    16ec:	ff 91       	pop	r31
    16ee:	ef 91       	pop	r30
    16f0:	df 91       	pop	r29
    16f2:	cf 91       	pop	r28
    16f4:	bf 91       	pop	r27
    16f6:	af 91       	pop	r26
    16f8:	9f 91       	pop	r25
    16fa:	8f 91       	pop	r24
    16fc:	7f 91       	pop	r23
    16fe:	6f 91       	pop	r22
    1700:	5f 91       	pop	r21
    1702:	4f 91       	pop	r20
    1704:	3f 91       	pop	r19
    1706:	2f 91       	pop	r18
    1708:	1f 91       	pop	r17
    170a:	ff 90       	pop	r15
    170c:	ef 90       	pop	r14
    170e:	df 90       	pop	r13
    1710:	cf 90       	pop	r12
    1712:	0f 90       	pop	r0
    1714:	0f be       	out	0x3f, r0	; 63
    1716:	0f 90       	pop	r0
    1718:	1f 90       	pop	r1
    171a:	18 95       	reti

0000171c <__vector_22>:
		g_adc_temp = calc;
	}
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
    171c:	1f 92       	push	r1
    171e:	0f 92       	push	r0
    1720:	0f b6       	in	r0, 0x3f	; 63
    1722:	0f 92       	push	r0
    1724:	11 24       	eor	r1, r1
    1726:	2f 93       	push	r18
    1728:	3f 93       	push	r19
    172a:	4f 93       	push	r20
    172c:	5f 93       	push	r21
    172e:	6f 93       	push	r22
    1730:	7f 93       	push	r23
    1732:	8f 93       	push	r24
    1734:	9f 93       	push	r25
    1736:	af 93       	push	r26
    1738:	bf 93       	push	r27
    173a:	ef 93       	push	r30
    173c:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    173e:	36 dc       	rcall	.-1940   	; 0xfac <asm_break>
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
	s_bad_interrupt();
}
    1740:	ff 91       	pop	r31
    1742:	ef 91       	pop	r30
    1744:	bf 91       	pop	r27
    1746:	af 91       	pop	r26
    1748:	9f 91       	pop	r25
    174a:	8f 91       	pop	r24
    174c:	7f 91       	pop	r23
    174e:	6f 91       	pop	r22
    1750:	5f 91       	pop	r21
    1752:	4f 91       	pop	r20
    1754:	3f 91       	pop	r19
    1756:	2f 91       	pop	r18
    1758:	0f 90       	pop	r0
    175a:	0f be       	out	0x3f, r0	; 63
    175c:	0f 90       	pop	r0
    175e:	1f 90       	pop	r1
    1760:	18 95       	reti

00001762 <__vector_23>:

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
    1762:	1f 92       	push	r1
    1764:	0f 92       	push	r0
    1766:	0f b6       	in	r0, 0x3f	; 63
    1768:	0f 92       	push	r0
    176a:	11 24       	eor	r1, r1
    176c:	2f 93       	push	r18
    176e:	3f 93       	push	r19
    1770:	4f 93       	push	r20
    1772:	5f 93       	push	r21
    1774:	6f 93       	push	r22
    1776:	7f 93       	push	r23
    1778:	8f 93       	push	r24
    177a:	9f 93       	push	r25
    177c:	af 93       	push	r26
    177e:	bf 93       	push	r27
    1780:	ef 93       	push	r30
    1782:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1784:	13 dc       	rcall	.-2010   	; 0xfac <asm_break>
}

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
	s_bad_interrupt();
}
    1786:	ff 91       	pop	r31
    1788:	ef 91       	pop	r30
    178a:	bf 91       	pop	r27
    178c:	af 91       	pop	r26
    178e:	9f 91       	pop	r25
    1790:	8f 91       	pop	r24
    1792:	7f 91       	pop	r23
    1794:	6f 91       	pop	r22
    1796:	5f 91       	pop	r21
    1798:	4f 91       	pop	r20
    179a:	3f 91       	pop	r19
    179c:	2f 91       	pop	r18
    179e:	0f 90       	pop	r0
    17a0:	0f be       	out	0x3f, r0	; 63
    17a2:	0f 90       	pop	r0
    17a4:	1f 90       	pop	r1
    17a6:	18 95       	reti

000017a8 <__vector_24>:

ISR(__vector_24, ISR_BLOCK)
{	/* TWI */
    17a8:	1f 92       	push	r1
    17aa:	0f 92       	push	r0
    17ac:	0f b6       	in	r0, 0x3f	; 63
    17ae:	0f 92       	push	r0
    17b0:	11 24       	eor	r1, r1
    17b2:	2f 93       	push	r18
    17b4:	3f 93       	push	r19
    17b6:	4f 93       	push	r20
    17b8:	5f 93       	push	r21
    17ba:	6f 93       	push	r22
    17bc:	7f 93       	push	r23
    17be:	8f 93       	push	r24
    17c0:	9f 93       	push	r25
    17c2:	af 93       	push	r26
    17c4:	bf 93       	push	r27
    17c6:	cf 93       	push	r28
    17c8:	df 93       	push	r29
    17ca:	ef 93       	push	r30
    17cc:	ff 93       	push	r31
	uint8_t tws = TWSR & (0b11111 << TWS3);
    17ce:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	uint8_t twd = TWDR;
    17d2:	60 91 bb 00 	lds	r22, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	uint8_t twcr_cur = TWCR;
    17d6:	cc eb       	ldi	r28, 0xBC	; 188
    17d8:	d0 e0       	ldi	r29, 0x00	; 0
    17da:	48 81       	ld	r20, Y

	uint8_t twcr_new = __vector_24__bottom(tws, twd, twcr_cur);
    17dc:	88 7f       	andi	r24, 0xF8	; 248
    17de:	28 d4       	rcall	.+2128   	; 0x2030 <__vector_24__bottom>
	TWCR = twcr_new | _BV(TWINT) | _BV(TWEN) | _BV(TWIE);
    17e0:	85 68       	ori	r24, 0x85	; 133
    17e2:	88 83       	st	Y, r24
}
    17e4:	ff 91       	pop	r31
    17e6:	ef 91       	pop	r30
    17e8:	df 91       	pop	r29
    17ea:	cf 91       	pop	r28
    17ec:	bf 91       	pop	r27
    17ee:	af 91       	pop	r26
    17f0:	9f 91       	pop	r25
    17f2:	8f 91       	pop	r24
    17f4:	7f 91       	pop	r23
    17f6:	6f 91       	pop	r22
    17f8:	5f 91       	pop	r21
    17fa:	4f 91       	pop	r20
    17fc:	3f 91       	pop	r19
    17fe:	2f 91       	pop	r18
    1800:	0f 90       	pop	r0
    1802:	0f be       	out	0x3f, r0	; 63
    1804:	0f 90       	pop	r0
    1806:	1f 90       	pop	r1
    1808:	18 95       	reti

0000180a <__vector_25>:

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
    180a:	1f 92       	push	r1
    180c:	0f 92       	push	r0
    180e:	0f b6       	in	r0, 0x3f	; 63
    1810:	0f 92       	push	r0
    1812:	11 24       	eor	r1, r1
    1814:	2f 93       	push	r18
    1816:	3f 93       	push	r19
    1818:	4f 93       	push	r20
    181a:	5f 93       	push	r21
    181c:	6f 93       	push	r22
    181e:	7f 93       	push	r23
    1820:	8f 93       	push	r24
    1822:	9f 93       	push	r25
    1824:	af 93       	push	r26
    1826:	bf 93       	push	r27
    1828:	ef 93       	push	r30
    182a:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    182c:	bf db       	rcall	.-2178   	; 0xfac <asm_break>
}

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
	s_bad_interrupt();
}
    182e:	ff 91       	pop	r31
    1830:	ef 91       	pop	r30
    1832:	bf 91       	pop	r27
    1834:	af 91       	pop	r26
    1836:	9f 91       	pop	r25
    1838:	8f 91       	pop	r24
    183a:	7f 91       	pop	r23
    183c:	6f 91       	pop	r22
    183e:	5f 91       	pop	r21
    1840:	4f 91       	pop	r20
    1842:	3f 91       	pop	r19
    1844:	2f 91       	pop	r18
    1846:	0f 90       	pop	r0
    1848:	0f be       	out	0x3f, r0	; 63
    184a:	0f 90       	pop	r0
    184c:	1f 90       	pop	r1
    184e:	18 95       	reti

00001850 <lcd_bus_read_status>:
		} else if (y >= GFX_MONO_LCD_HEIGHT) {
		return (uint8_t) GFX_MONO_LCD_HEIGHT - 1;
		} else {
		return (uint8_t) y;
	}
}
    1850:	cf 93       	push	r28
    1852:	df 93       	push	r29
    1854:	1f 92       	push	r1
    1856:	cd b7       	in	r28, 0x3d	; 61
    1858:	de b7       	in	r29, 0x3e	; 62
    185a:	8f b7       	in	r24, 0x3f	; 63
    185c:	89 83       	std	Y+1, r24	; 0x01
    185e:	f8 94       	cli
    1860:	99 81       	ldd	r25, Y+1	; 0x01
    1862:	8f ef       	ldi	r24, 0xFF	; 255
    1864:	8b b9       	out	0x0b, r24	; 11
    1866:	1a b8       	out	0x0a, r1	; 10
    1868:	28 98       	cbi	0x05, 0	; 5
    186a:	2c 9a       	sbi	0x05, 4	; 5
    186c:	2d 9a       	sbi	0x05, 5	; 5
    186e:	2d 98       	cbi	0x05, 5	; 5
    1870:	89 b1       	in	r24, 0x09	; 9
    1872:	9f bf       	out	0x3f, r25	; 63
    1874:	0f 90       	pop	r0
    1876:	df 91       	pop	r29
    1878:	cf 91       	pop	r28
    187a:	08 95       	ret

0000187c <lcd_bus_write_cmd>:
    187c:	cf 93       	push	r28
    187e:	df 93       	push	r29
    1880:	1f 92       	push	r1
    1882:	cd b7       	in	r28, 0x3d	; 61
    1884:	de b7       	in	r29, 0x3e	; 62
    1886:	9f b7       	in	r25, 0x3f	; 63
    1888:	99 83       	std	Y+1, r25	; 0x01
    188a:	f8 94       	cli
    188c:	99 81       	ldd	r25, Y+1	; 0x01
    188e:	8b b9       	out	0x0b, r24	; 11
    1890:	8f ef       	ldi	r24, 0xFF	; 255
    1892:	8a b9       	out	0x0a, r24	; 10
    1894:	28 98       	cbi	0x05, 0	; 5
    1896:	2c 98       	cbi	0x05, 4	; 5
    1898:	2d 9a       	sbi	0x05, 5	; 5
    189a:	2d 98       	cbi	0x05, 5	; 5
    189c:	9f bf       	out	0x3f, r25	; 63
    189e:	0f 90       	pop	r0
    18a0:	df 91       	pop	r29
    18a2:	cf 91       	pop	r28
    18a4:	08 95       	ret

000018a6 <lcd_bus_write_ram>:
    18a6:	cf 93       	push	r28
    18a8:	df 93       	push	r29
    18aa:	1f 92       	push	r1
    18ac:	cd b7       	in	r28, 0x3d	; 61
    18ae:	de b7       	in	r29, 0x3e	; 62
    18b0:	9f b7       	in	r25, 0x3f	; 63
    18b2:	99 83       	std	Y+1, r25	; 0x01
    18b4:	f8 94       	cli
    18b6:	99 81       	ldd	r25, Y+1	; 0x01
    18b8:	8b b9       	out	0x0b, r24	; 11
    18ba:	8f ef       	ldi	r24, 0xFF	; 255
    18bc:	8a b9       	out	0x0a, r24	; 10
    18be:	28 9a       	sbi	0x05, 0	; 5
    18c0:	2c 98       	cbi	0x05, 4	; 5
    18c2:	2d 9a       	sbi	0x05, 5	; 5
    18c4:	2d 98       	cbi	0x05, 5	; 5
    18c6:	9f bf       	out	0x3f, r25	; 63
    18c8:	0f 90       	pop	r0
    18ca:	df 91       	pop	r29
    18cc:	cf 91       	pop	r28
    18ce:	08 95       	ret

000018d0 <lcd_bus_read_ram>:
    18d0:	cf 93       	push	r28
    18d2:	df 93       	push	r29
    18d4:	1f 92       	push	r1
    18d6:	cd b7       	in	r28, 0x3d	; 61
    18d8:	de b7       	in	r29, 0x3e	; 62
    18da:	8f b7       	in	r24, 0x3f	; 63
    18dc:	89 83       	std	Y+1, r24	; 0x01
    18de:	f8 94       	cli
    18e0:	99 81       	ldd	r25, Y+1	; 0x01
    18e2:	8f ef       	ldi	r24, 0xFF	; 255
    18e4:	8b b9       	out	0x0b, r24	; 11
    18e6:	1a b8       	out	0x0a, r1	; 10
    18e8:	28 9a       	sbi	0x05, 0	; 5
    18ea:	2c 9a       	sbi	0x05, 4	; 5
    18ec:	2d 9a       	sbi	0x05, 5	; 5
    18ee:	2d 98       	cbi	0x05, 5	; 5
    18f0:	80 91 d2 01 	lds	r24, 0x01D2	; 0x8001d2 <s_lcd_ram_read_nonvalid>
    18f4:	88 23       	and	r24, r24
    18f6:	19 f0       	breq	.+6      	; 0x18fe <lcd_bus_read_ram+0x2e>
    18f8:	89 b1       	in	r24, 0x09	; 9
    18fa:	2d 9a       	sbi	0x05, 5	; 5
    18fc:	2d 98       	cbi	0x05, 5	; 5
    18fe:	89 b1       	in	r24, 0x09	; 9
    1900:	10 92 d2 01 	sts	0x01D2, r1	; 0x8001d2 <s_lcd_ram_read_nonvalid>
    1904:	9f bf       	out	0x3f, r25	; 63
    1906:	0f 90       	pop	r0
    1908:	df 91       	pop	r29
    190a:	cf 91       	pop	r28
    190c:	08 95       	ret

0000190e <lcd_enable>:


void lcd_enable(uint8_t on)
{
	if (!on) {
    190e:	81 11       	cpse	r24, r1
    1910:	03 c0       	rjmp	.+6      	; 0x1918 <lcd_enable+0xa>
		lcd_bus_write_cmd(0b10101110);									// Disable DC[2] (Display)
    1912:	8e ea       	ldi	r24, 0xAE	; 174
    1914:	b3 cf       	rjmp	.-154    	; 0x187c <lcd_bus_write_cmd>
    1916:	08 95       	ret

	} else {
		lcd_bus_write_cmd(0b00101000 | C_LCD_PWR_CTRL);					// Set Power Control
    1918:	8d e2       	ldi	r24, 0x2D	; 45
    191a:	b0 df       	rcall	.-160    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00100000 | C_LCD_MR_TC);					// Set MR and TC
    191c:	84 e2       	ldi	r24, 0x24	; 36
    191e:	ae df       	rcall	.-164    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101000 | C_LCD_BIASRATIO);				// Set Bias Ratio
    1920:	8a ee       	ldi	r24, 0xEA	; 234
    1922:	ac df       	rcall	.-168    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10000001);									// Set Gain and PM (A)
    1924:	81 e8       	ldi	r24, 0x81	; 129
    1926:	aa df       	rcall	.-172    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(C_LCD_GAIN_PM);								// Set Gain and PM (B)
    1928:	8c e9       	ldi	r24, 0x9C	; 156
    192a:	a8 df       	rcall	.-176    	; 0x187c <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b11000000 | C_LCD_MAPPING);					// Set Mapping
    192c:	88 ec       	ldi	r24, 0xC8	; 200
    192e:	a6 df       	rcall	.-180    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10001000 | C_LCD_AC);						// Set RAM Address Control
    1930:	88 e8       	ldi	r24, 0x88	; 136
    1932:	a4 df       	rcall	.-184    	; 0x187c <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b01000000);									// Set Start Line (0)
    1934:	80 e4       	ldi	r24, 0x40	; 64
    1936:	a2 df       	rcall	.-188    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10010000);									// Set Fixed Lines (0)
    1938:	80 e9       	ldi	r24, 0x90	; 144
    193a:	a0 df       	rcall	.-192    	; 0x187c <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b10110000);									// Set Page Address (0)
    193c:	80 eb       	ldi	r24, 0xB0	; 176
    193e:	9e df       	rcall	.-196    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);									// Set Column Address LSB (0)
    1940:	80 e0       	ldi	r24, 0x00	; 0
    1942:	9c df       	rcall	.-200    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);									// Set Column Address MSB (0)
    1944:	80 e1       	ldi	r24, 0x10	; 16
    1946:	9a df       	rcall	.-204    	; 0x187c <lcd_bus_write_cmd>
		s_lcd_ram_read_nonvalid = true;
    1948:	81 e0       	ldi	r24, 0x01	; 1
    194a:	80 93 d2 01 	sts	0x01D2, r24	; 0x8001d2 <s_lcd_ram_read_nonvalid>

		lcd_bus_write_cmd(0b11101111);									// Set Cursor Mode
    194e:	8f ee       	ldi	r24, 0xEF	; 239
    1950:	95 df       	rcall	.-214    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101110);									// Reset Cursor Mode (now CR := CA)
    1952:	8e ee       	ldi	r24, 0xEE	; 238
    1954:	93 df       	rcall	.-218    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100100);									// Disable DC[1] (all pixel on)
    1956:	84 ea       	ldi	r24, 0xA4	; 164
    1958:	91 df       	rcall	.-222    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100110);									// Disable DC[0] (all pixel inverse)
    195a:	86 ea       	ldi	r24, 0xA6	; 166
    195c:	8f df       	rcall	.-226    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10101111);									// Enable  DC[2] (Display)
    195e:	8f ea       	ldi	r24, 0xAF	; 175
    1960:	8d cf       	rjmp	.-230    	; 0x187c <lcd_bus_write_cmd>
    1962:	08 95       	ret

00001964 <lcd_page_set>:
}

void lcd_page_set(uint8_t page)
{
	if ((0 <= page && page) < (GFX_MONO_LCD_PAGES)) {
		lcd_bus_write_cmd(0b10110000 | page);					// Set Page Address
    1964:	80 6b       	ori	r24, 0xB0	; 176
    1966:	8a df       	rcall	.-236    	; 0x187c <lcd_bus_write_cmd>

		s_lcd_ram_read_nonvalid = 1;
    1968:	81 e0       	ldi	r24, 0x01	; 1
    196a:	80 93 d2 01 	sts	0x01D2, r24	; 0x8001d2 <s_lcd_ram_read_nonvalid>
    196e:	08 95       	ret

00001970 <lcd_col_set>:
	}
}

void lcd_col_set(uint8_t col)
{
    1970:	cf 93       	push	r28
	if ((0 <= col) && (col < GFX_MONO_LCD_WIDTH)) {
    1972:	80 3f       	cpi	r24, 0xF0	; 240
    1974:	58 f4       	brcc	.+22     	; 0x198c <lcd_col_set+0x1c>
    1976:	c8 2f       	mov	r28, r24
		lcd_bus_write_cmd(0b00000000 | ( col       & 0x0f));	// Set Column Address LSB
    1978:	8f 70       	andi	r24, 0x0F	; 15
    197a:	80 df       	rcall	.-256    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000 | ((col >> 4) & 0x0f));	// Set Column Address MSB
    197c:	8c 2f       	mov	r24, r28
    197e:	82 95       	swap	r24
    1980:	8f 70       	andi	r24, 0x0F	; 15
    1982:	80 61       	ori	r24, 0x10	; 16
    1984:	7b df       	rcall	.-266    	; 0x187c <lcd_bus_write_cmd>

		s_lcd_ram_read_nonvalid = 1;
    1986:	81 e0       	ldi	r24, 0x01	; 1
    1988:	80 93 d2 01 	sts	0x01D2, r24	; 0x8001d2 <s_lcd_ram_read_nonvalid>
	}
}
    198c:	cf 91       	pop	r28
    198e:	08 95       	ret

00001990 <lcd_cr>:

void lcd_cr(void)
{
	lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    1990:	80 e0       	ldi	r24, 0x00	; 0
    1992:	74 df       	rcall	.-280    	; 0x187c <lcd_bus_write_cmd>
	lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    1994:	80 e1       	ldi	r24, 0x10	; 16
    1996:	72 df       	rcall	.-284    	; 0x187c <lcd_bus_write_cmd>

	s_lcd_ram_read_nonvalid = 1;
    1998:	81 e0       	ldi	r24, 0x01	; 1
    199a:	80 93 d2 01 	sts	0x01D2, r24	; 0x8001d2 <s_lcd_ram_read_nonvalid>
    199e:	08 95       	ret

000019a0 <lcd_home>:
}

void lcd_home(void)
{
	lcd_bus_write_cmd(0b10110000);								// Set Page Address (0)
    19a0:	80 eb       	ldi	r24, 0xB0	; 176
    19a2:	6c df       	rcall	.-296    	; 0x187c <lcd_bus_write_cmd>
	lcd_cr();
    19a4:	f5 cf       	rjmp	.-22     	; 0x1990 <lcd_cr>
    19a6:	08 95       	ret

000019a8 <lcd_cls>:
}

void lcd_cls(void)
{
    19a8:	1f 93       	push	r17
    19aa:	cf 93       	push	r28
    19ac:	df 93       	push	r29
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
    19ae:	d0 e0       	ldi	r29, 0x00	; 0
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    19b0:	10 ef       	ldi	r17, 0xF0	; 240

void lcd_cls(void)
{
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
    19b2:	8d 2f       	mov	r24, r29
    19b4:	80 6b       	ori	r24, 0xB0	; 176
    19b6:	62 df       	rcall	.-316    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    19b8:	80 e0       	ldi	r24, 0x00	; 0
    19ba:	60 df       	rcall	.-320    	; 0x187c <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    19bc:	80 e1       	ldi	r24, 0x10	; 16
    19be:	5e df       	rcall	.-324    	; 0x187c <lcd_bus_write_cmd>
    19c0:	c1 2f       	mov	r28, r17

		for (uint8_t cnt = GFX_MONO_LCD_WIDTH; cnt; --cnt) {		// clear all columns of that page
			lcd_bus_write_ram(0);
    19c2:	80 e0       	ldi	r24, 0x00	; 0
    19c4:	70 df       	rcall	.-288    	; 0x18a6 <lcd_bus_write_ram>
    19c6:	c1 50       	subi	r28, 0x01	; 1
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)

		for (uint8_t cnt = GFX_MONO_LCD_WIDTH; cnt; --cnt) {		// clear all columns of that page
    19c8:	e1 f7       	brne	.-8      	; 0x19c2 <lcd_cls+0x1a>
}

void lcd_cls(void)
{
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
    19ca:	df 5f       	subi	r29, 0xFF	; 255
    19cc:	d0 31       	cpi	r29, 0x10	; 16
    19ce:	89 f7       	brne	.-30     	; 0x19b2 <lcd_cls+0xa>
			lcd_bus_write_ram(0);
		}
	}	

	/* Set cursor to home position */
	lcd_home();
    19d0:	e7 df       	rcall	.-50     	; 0x19a0 <lcd_home>
}
    19d2:	df 91       	pop	r29
    19d4:	cf 91       	pop	r28
    19d6:	1f 91       	pop	r17
    19d8:	08 95       	ret

000019da <lcd_animation_prepare>:

	gfx_mono_draw_string(s_lcd_prepare_buf, 120, 65, &sysfont);
}

void lcd_animation_prepare(void)
{
    19da:	cf 92       	push	r12
    19dc:	df 92       	push	r13
    19de:	ef 92       	push	r14
    19e0:	ff 92       	push	r15
    19e2:	0f 93       	push	r16
    19e4:	1f 93       	push	r17
    19e6:	cf 93       	push	r28
    19e8:	df 93       	push	r29
	int idx;

	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
    19ea:	83 ec       	ldi	r24, 0xC3	; 195
    19ec:	9f ef       	ldi	r25, 0xFF	; 255
    19ee:	90 93 c1 01 	sts	0x01C1, r25	; 0x8001c1 <s_animation_train_origin+0x1>
    19f2:	80 93 c0 01 	sts	0x01C0, r24	; 0x8001c0 <s_animation_train_origin>
	s_animation_dx = 1;
    19f6:	81 e0       	ldi	r24, 0x01	; 1
    19f8:	80 93 bf 01 	sts	0x01BF, r24	; 0x8001bf <s_animation_dx>

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    19fc:	20 e0       	ldi	r18, 0x00	; 0
    19fe:	30 e0       	ldi	r19, 0x00	; 0
			s_animation_train_left[  idx] = 0b11111000;

		} else if (idx == ANIMATION_TRAIN_BLANK_LEN - 1) {
			s_animation_train_left[  idx] = 0;

		} else if (!((idx - 16) % 11)) {
    1a00:	0f 2e       	mov	r0, r31
    1a02:	fb e0       	ldi	r31, 0x0B	; 11
    1a04:	ef 2e       	mov	r14, r31
    1a06:	f1 2c       	mov	r15, r1
    1a08:	f0 2d       	mov	r31, r0
			s_animation_train_left[  idx] = 0b01000000;
    1a0a:	68 94       	set
    1a0c:	dd 24       	eor	r13, r13
    1a0e:	d6 f8       	bld	r13, 6
			s_animation_train_left[++idx] = 0b01000000;
			s_animation_train_left[++idx] = 0b01000000;
			s_animation_train_left[++idx] = 0b11111000;
    1a10:	f8 ef       	ldi	r31, 0xF8	; 248
			s_animation_train_left[++idx] = 0b11111000;
			s_animation_train_left[++idx] = 0b11001000;
    1a12:	0f 2e       	mov	r0, r31
    1a14:	f8 ec       	ldi	r31, 0xC8	; 200
    1a16:	cf 2e       	mov	r12, r31
    1a18:	f0 2d       	mov	r31, r0
			s_animation_train_left[  idx] = 0b11111000;
			s_animation_train_left[++idx] = 0b11011000;
		} else if (idx <  5) {
			s_animation_train_left[  idx] = 0b11011111;
		} else if (idx < 11) {
			s_animation_train_left[  idx] = 0b11011000;
    1a1a:	18 ed       	ldi	r17, 0xD8	; 216

		} else if (idx < 3) {
			s_animation_train_left[  idx] = 0b11111000;
			s_animation_train_left[++idx] = 0b11011000;
		} else if (idx <  5) {
			s_animation_train_left[  idx] = 0b11011111;
    1a1c:	0f ed       	ldi	r16, 0xDF	; 223
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
		if (!idx) {
			s_animation_train_left[idx] = 0;
    1a1e:	ca e7       	ldi	r28, 0x7A	; 122
    1a20:	d1 e0       	ldi	r29, 0x01	; 1
	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    1a22:	e1 e0       	ldi	r30, 0x01	; 1
    1a24:	40 e0       	ldi	r20, 0x00	; 0
		if (!idx) {
    1a26:	21 15       	cp	r18, r1
    1a28:	31 05       	cpc	r19, r1
    1a2a:	21 f4       	brne	.+8      	; 0x1a34 <lcd_animation_prepare+0x5a>
			s_animation_train_left[idx] = 0;
    1a2c:	18 82       	st	Y, r1
	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    1a2e:	2e 2f       	mov	r18, r30
    1a30:	34 2f       	mov	r19, r20
    1a32:	f9 cf       	rjmp	.-14     	; 0x1a26 <lcd_animation_prepare+0x4c>
		if (!idx) {
			s_animation_train_left[idx] = 0;

		} else if (idx < 3) {
    1a34:	23 30       	cpi	r18, 0x03	; 3
    1a36:	31 05       	cpc	r19, r1
    1a38:	5c f4       	brge	.+22     	; 0x1a50 <lcd_animation_prepare+0x76>
			s_animation_train_left[  idx] = 0b11111000;
    1a3a:	d9 01       	movw	r26, r18
    1a3c:	a6 58       	subi	r26, 0x86	; 134
    1a3e:	be 4f       	sbci	r27, 0xFE	; 254
    1a40:	fc 93       	st	X, r31
			s_animation_train_left[++idx] = 0b11011000;
    1a42:	2f 5f       	subi	r18, 0xFF	; 255
    1a44:	3f 4f       	sbci	r19, 0xFF	; 255
    1a46:	d9 01       	movw	r26, r18
    1a48:	a6 58       	subi	r26, 0x86	; 134
    1a4a:	be 4f       	sbci	r27, 0xFE	; 254
    1a4c:	1c 93       	st	X, r17
    1a4e:	4e c0       	rjmp	.+156    	; 0x1aec <lcd_animation_prepare+0x112>
		} else if (idx <  5) {
    1a50:	25 30       	cpi	r18, 0x05	; 5
    1a52:	31 05       	cpc	r19, r1
    1a54:	2c f4       	brge	.+10     	; 0x1a60 <lcd_animation_prepare+0x86>
			s_animation_train_left[  idx] = 0b11011111;
    1a56:	d9 01       	movw	r26, r18
    1a58:	a6 58       	subi	r26, 0x86	; 134
    1a5a:	be 4f       	sbci	r27, 0xFE	; 254
    1a5c:	0c 93       	st	X, r16
    1a5e:	46 c0       	rjmp	.+140    	; 0x1aec <lcd_animation_prepare+0x112>
		} else if (idx < 11) {
    1a60:	2b 30       	cpi	r18, 0x0B	; 11
    1a62:	31 05       	cpc	r19, r1
    1a64:	2c f4       	brge	.+10     	; 0x1a70 <lcd_animation_prepare+0x96>
			s_animation_train_left[  idx] = 0b11011000;
    1a66:	d9 01       	movw	r26, r18
    1a68:	a6 58       	subi	r26, 0x86	; 134
    1a6a:	be 4f       	sbci	r27, 0xFE	; 254
    1a6c:	1c 93       	st	X, r17
    1a6e:	3e c0       	rjmp	.+124    	; 0x1aec <lcd_animation_prepare+0x112>
		} else if (idx < 16) {
    1a70:	20 31       	cpi	r18, 0x10	; 16
    1a72:	31 05       	cpc	r19, r1
    1a74:	2c f4       	brge	.+10     	; 0x1a80 <lcd_animation_prepare+0xa6>
			s_animation_train_left[  idx] = 0b11111000;
    1a76:	d9 01       	movw	r26, r18
    1a78:	a6 58       	subi	r26, 0x86	; 134
    1a7a:	be 4f       	sbci	r27, 0xFE	; 254
    1a7c:	fc 93       	st	X, r31
    1a7e:	36 c0       	rjmp	.+108    	; 0x1aec <lcd_animation_prepare+0x112>

		} else if (idx == ANIMATION_TRAIN_BLANK_LEN - 1) {
    1a80:	2c 33       	cpi	r18, 0x3C	; 60
    1a82:	31 05       	cpc	r19, r1
    1a84:	19 f4       	brne	.+6      	; 0x1a8c <lcd_animation_prepare+0xb2>
			s_animation_train_left[  idx] = 0;
    1a86:	10 92 b6 01 	sts	0x01B6, r1	; 0x8001b6 <s_animation_train_left+0x3c>
    1a8a:	36 c0       	rjmp	.+108    	; 0x1af8 <lcd_animation_prepare+0x11e>

		} else if (!((idx - 16) % 11)) {
    1a8c:	c9 01       	movw	r24, r18
    1a8e:	40 97       	sbiw	r24, 0x10	; 16
    1a90:	b7 01       	movw	r22, r14
    1a92:	0e 94 ef 15 	call	0x2bde	; 0x2bde <__divmodhi4>
    1a96:	89 2b       	or	r24, r25
    1a98:	29 f5       	brne	.+74     	; 0x1ae4 <lcd_animation_prepare+0x10a>
			s_animation_train_left[  idx] = 0b01000000;
    1a9a:	d9 01       	movw	r26, r18
    1a9c:	a6 58       	subi	r26, 0x86	; 134
    1a9e:	be 4f       	sbci	r27, 0xFE	; 254
    1aa0:	dc 92       	st	X, r13
			s_animation_train_left[++idx] = 0b01000000;
    1aa2:	11 96       	adiw	r26, 0x01	; 1
    1aa4:	dc 92       	st	X, r13
    1aa6:	11 97       	sbiw	r26, 0x01	; 1
			s_animation_train_left[++idx] = 0b01000000;
    1aa8:	12 96       	adiw	r26, 0x02	; 2
    1aaa:	dc 92       	st	X, r13
    1aac:	12 97       	sbiw	r26, 0x02	; 2
			s_animation_train_left[++idx] = 0b11111000;
    1aae:	13 96       	adiw	r26, 0x03	; 3
    1ab0:	fc 93       	st	X, r31
    1ab2:	13 97       	sbiw	r26, 0x03	; 3
			s_animation_train_left[++idx] = 0b11111000;
    1ab4:	14 96       	adiw	r26, 0x04	; 4
    1ab6:	fc 93       	st	X, r31
    1ab8:	14 97       	sbiw	r26, 0x04	; 4
			s_animation_train_left[++idx] = 0b11001000;
    1aba:	15 96       	adiw	r26, 0x05	; 5
    1abc:	cc 92       	st	X, r12
    1abe:	15 97       	sbiw	r26, 0x05	; 5
			s_animation_train_left[++idx] = 0b11111000;
    1ac0:	16 96       	adiw	r26, 0x06	; 6
    1ac2:	fc 93       	st	X, r31
    1ac4:	16 97       	sbiw	r26, 0x06	; 6
			s_animation_train_left[++idx] = 0b11111000;
    1ac6:	17 96       	adiw	r26, 0x07	; 7
    1ac8:	fc 93       	st	X, r31
    1aca:	17 97       	sbiw	r26, 0x07	; 7
			s_animation_train_left[++idx] = 0b11001000;
    1acc:	18 96       	adiw	r26, 0x08	; 8
    1ace:	cc 92       	st	X, r12
    1ad0:	18 97       	sbiw	r26, 0x08	; 8
			s_animation_train_left[++idx] = 0b11111000;
    1ad2:	19 96       	adiw	r26, 0x09	; 9
    1ad4:	fc 93       	st	X, r31
			s_animation_train_left[++idx] = 0b11111000;
    1ad6:	26 5f       	subi	r18, 0xF6	; 246
    1ad8:	3f 4f       	sbci	r19, 0xFF	; 255
    1ada:	d9 01       	movw	r26, r18
    1adc:	a6 58       	subi	r26, 0x86	; 134
    1ade:	be 4f       	sbci	r27, 0xFE	; 254
    1ae0:	fc 93       	st	X, r31
    1ae2:	04 c0       	rjmp	.+8      	; 0x1aec <lcd_animation_prepare+0x112>
		} else {
			s_animation_train_left[idx] = 0;
    1ae4:	d9 01       	movw	r26, r18
    1ae6:	a6 58       	subi	r26, 0x86	; 134
    1ae8:	be 4f       	sbci	r27, 0xFE	; 254
    1aea:	1c 92       	st	X, r1
	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    1aec:	2f 5f       	subi	r18, 0xFF	; 255
    1aee:	3f 4f       	sbci	r19, 0xFF	; 255
    1af0:	2d 33       	cpi	r18, 0x3D	; 61
    1af2:	31 05       	cpc	r19, r1
    1af4:	0c f4       	brge	.+2      	; 0x1af8 <lcd_animation_prepare+0x11e>
    1af6:	97 cf       	rjmp	.-210    	; 0x1a26 <lcd_animation_prepare+0x4c>
    1af8:	aa e7       	ldi	r26, 0x7A	; 122
    1afa:	b1 e0       	ldi	r27, 0x01	; 1
    1afc:	ea e7       	ldi	r30, 0x7A	; 122
    1afe:	f1 e0       	ldi	r31, 0x01	; 1
    1b00:	2d e3       	ldi	r18, 0x3D	; 61
    1b02:	31 e0       	ldi	r19, 0x01	; 1
			s_animation_train_left[idx] = 0;
		}
	}

	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
		s_animation_train_right[ANIMATION_TRAIN_BLANK_LEN - idx - 1] = s_animation_train_left[idx];		// x-mirror
    1b04:	8d 91       	ld	r24, X+
    1b06:	82 93       	st	-Z, r24
		} else {
			s_animation_train_left[idx] = 0;
		}
	}

	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    1b08:	e2 17       	cp	r30, r18
    1b0a:	f3 07       	cpc	r31, r19
    1b0c:	d9 f7       	brne	.-10     	; 0x1b04 <lcd_animation_prepare+0x12a>
		s_animation_train_right[ANIMATION_TRAIN_BLANK_LEN - idx - 1] = s_animation_train_left[idx];		// x-mirror
	}

	/* prepare free line for train */
	gfx_mono_generic_draw_filled_rect(0, (GFX_MONO_LCD_PAGES - 1) * GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_PIXEL_CLR);
    1b0e:	00 e0       	ldi	r16, 0x00	; 0
    1b10:	28 e0       	ldi	r18, 0x08	; 8
    1b12:	40 ef       	ldi	r20, 0xF0	; 240
    1b14:	68 e7       	ldi	r22, 0x78	; 120
    1b16:	80 e0       	ldi	r24, 0x00	; 0
    1b18:	0e 94 4f 05 	call	0xa9e	; 0xa9e <gfx_mono_generic_draw_filled_rect>
}
    1b1c:	df 91       	pop	r29
    1b1e:	cf 91       	pop	r28
    1b20:	1f 91       	pop	r17
    1b22:	0f 91       	pop	r16
    1b24:	ff 90       	pop	r15
    1b26:	ef 90       	pop	r14
    1b28:	df 90       	pop	r13
    1b2a:	cf 90       	pop	r12
    1b2c:	08 95       	ret

00001b2e <lcd_animation_loop>:

void lcd_animation_loop(void)
{
    1b2e:	8f 92       	push	r8
    1b30:	9f 92       	push	r9
    1b32:	af 92       	push	r10
    1b34:	bf 92       	push	r11
    1b36:	cf 92       	push	r12
    1b38:	df 92       	push	r13
    1b3a:	ef 92       	push	r14
    1b3c:	ff 92       	push	r15
    1b3e:	0f 93       	push	r16
    1b40:	1f 93       	push	r17
    1b42:	cf 93       	push	r28
    1b44:	df 93       	push	r29
    1b46:	1f 92       	push	r1
    1b48:	cd b7       	in	r28, 0x3d	; 61
    1b4a:	de b7       	in	r29, 0x3e	; 62
	if (s_animation_dx) {
    1b4c:	80 91 bf 01 	lds	r24, 0x01BF	; 0x8001bf <s_animation_dx>
    1b50:	88 23       	and	r24, r24
    1b52:	09 f4       	brne	.+2      	; 0x1b56 <lcd_animation_loop+0x28>
    1b54:	2b c1       	rjmp	.+598    	; 0x1dac <lcd_animation_loop+0x27e>
		float now = get_abs_time();
    1b56:	6f d3       	rcall	.+1758   	; 0x2236 <get_abs_time>
    1b58:	6b 01       	movw	r12, r22
    1b5a:	7c 01       	movw	r14, r24

		if ((now - s_animation_time_last_train) >= 0.04f) {  // 25x per sec
    1b5c:	20 91 b7 01 	lds	r18, 0x01B7	; 0x8001b7 <s_animation_time_last_train>
    1b60:	30 91 b8 01 	lds	r19, 0x01B8	; 0x8001b8 <s_animation_time_last_train+0x1>
    1b64:	40 91 b9 01 	lds	r20, 0x01B9	; 0x8001b9 <s_animation_time_last_train+0x2>
    1b68:	50 91 ba 01 	lds	r21, 0x01BA	; 0x8001ba <s_animation_time_last_train+0x3>
    1b6c:	1d d6       	rcall	.+3130   	; 0x27a8 <__subsf3>
    1b6e:	2a e0       	ldi	r18, 0x0A	; 10
    1b70:	37 ed       	ldi	r19, 0xD7	; 215
    1b72:	43 e2       	ldi	r20, 0x23	; 35
    1b74:	5d e3       	ldi	r21, 0x3D	; 61
    1b76:	cc d7       	rcall	.+3992   	; 0x2b10 <__gesf2>
    1b78:	88 23       	and	r24, r24
    1b7a:	0c f4       	brge	.+2      	; 0x1b7e <lcd_animation_loop+0x50>
    1b7c:	58 c0       	rjmp	.+176    	; 0x1c2e <lcd_animation_loop+0x100>
			s_animation_time_last_train = now;
    1b7e:	c0 92 b7 01 	sts	0x01B7, r12	; 0x8001b7 <s_animation_time_last_train>
    1b82:	d0 92 b8 01 	sts	0x01B8, r13	; 0x8001b8 <s_animation_time_last_train+0x1>
    1b86:	e0 92 b9 01 	sts	0x01B9, r14	; 0x8001b9 <s_animation_time_last_train+0x2>
    1b8a:	f0 92 ba 01 	sts	0x01BA, r15	; 0x8001ba <s_animation_time_last_train+0x3>
			s_animation_train_origin += s_animation_dx;
    1b8e:	80 91 bf 01 	lds	r24, 0x01BF	; 0x8001bf <s_animation_dx>
    1b92:	e0 91 c0 01 	lds	r30, 0x01C0	; 0x8001c0 <s_animation_train_origin>
    1b96:	f0 91 c1 01 	lds	r31, 0x01C1	; 0x8001c1 <s_animation_train_origin+0x1>
    1b9a:	e8 0f       	add	r30, r24
    1b9c:	f1 1d       	adc	r31, r1
    1b9e:	87 fd       	sbrc	r24, 7
    1ba0:	fa 95       	dec	r31
    1ba2:	f0 93 c1 01 	sts	0x01C1, r31	; 0x8001c1 <s_animation_train_origin+0x1>
    1ba6:	e0 93 c0 01 	sts	0x01C0, r30	; 0x8001c0 <s_animation_train_origin>

			if (s_animation_train_origin <= (-10 - ANIMATION_TRAIN_BLANK_LEN)) {
    1baa:	ea 3b       	cpi	r30, 0xBA	; 186
    1bac:	2f ef       	ldi	r18, 0xFF	; 255
    1bae:	f2 07       	cpc	r31, r18
    1bb0:	24 f4       	brge	.+8      	; 0x1bba <lcd_animation_loop+0x8c>
				s_animation_dx = 1;
    1bb2:	81 e0       	ldi	r24, 0x01	; 1
    1bb4:	80 93 bf 01 	sts	0x01BF, r24	; 0x8001bf <s_animation_dx>
    1bb8:	23 c0       	rjmp	.+70     	; 0x1c00 <lcd_animation_loop+0xd2>
				} else if (s_animation_train_origin >= (GFX_MONO_LCD_WIDTH + 10)) {
    1bba:	ea 3f       	cpi	r30, 0xFA	; 250
    1bbc:	f1 05       	cpc	r31, r1
    1bbe:	24 f0       	brlt	.+8      	; 0x1bc8 <lcd_animation_loop+0x9a>
				s_animation_dx = -1;
    1bc0:	8f ef       	ldi	r24, 0xFF	; 255
    1bc2:	80 93 bf 01 	sts	0x01BF, r24	; 0x8001bf <s_animation_dx>
    1bc6:	04 c0       	rjmp	.+8      	; 0x1bd0 <lcd_animation_loop+0xa2>
			}

			if (s_animation_dx < 0) {
    1bc8:	80 91 bf 01 	lds	r24, 0x01BF	; 0x8001bf <s_animation_dx>
    1bcc:	88 23       	and	r24, r24
    1bce:	c4 f4       	brge	.+48     	; 0x1c00 <lcd_animation_loop+0xd2>
				// Draw train left
				if (s_animation_train_origin >= 0 && s_animation_train_origin < GFX_MONO_LCD_WIDTH) {
    1bd0:	e0 3f       	cpi	r30, 0xF0	; 240
    1bd2:	f1 05       	cpc	r31, r1
    1bd4:	38 f4       	brcc	.+14     	; 0x1be4 <lcd_animation_loop+0xb6>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_left, GFX_MONO_LCD_PAGES - 1, s_animation_train_origin, ANIMATION_TRAIN_BLANK_LEN);				// full width
    1bd6:	2d e3       	ldi	r18, 0x3D	; 61
    1bd8:	4e 2f       	mov	r20, r30
    1bda:	6f e0       	ldi	r22, 0x0F	; 15
    1bdc:	8a e7       	ldi	r24, 0x7A	; 122
    1bde:	91 e0       	ldi	r25, 0x01	; 1
    1be0:	d1 d8       	rcall	.-3678   	; 0xd84 <gfx_mono_lcd_uc1608_put_page>
    1be2:	25 c0       	rjmp	.+74     	; 0x1c2e <lcd_animation_loop+0x100>
					} else if (-ANIMATION_TRAIN_BLANK_LEN < s_animation_train_origin && s_animation_train_origin < 0) {
    1be4:	cf 01       	movw	r24, r30
    1be6:	cc 96       	adiw	r24, 0x3c	; 60
    1be8:	cc 97       	sbiw	r24, 0x3c	; 60
    1bea:	08 f5       	brcc	.+66     	; 0x1c2e <lcd_animation_loop+0x100>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_left - s_animation_train_origin, GFX_MONO_LCD_PAGES - 1, 0, ANIMATION_TRAIN_BLANK_LEN + s_animation_train_origin);	// left: reduced width
    1bec:	2d e3       	ldi	r18, 0x3D	; 61
    1bee:	2e 0f       	add	r18, r30
    1bf0:	40 e0       	ldi	r20, 0x00	; 0
    1bf2:	6f e0       	ldi	r22, 0x0F	; 15
    1bf4:	8a e7       	ldi	r24, 0x7A	; 122
    1bf6:	91 e0       	ldi	r25, 0x01	; 1
    1bf8:	8e 1b       	sub	r24, r30
    1bfa:	9f 0b       	sbc	r25, r31
    1bfc:	c3 d8       	rcall	.-3706   	; 0xd84 <gfx_mono_lcd_uc1608_put_page>
    1bfe:	17 c0       	rjmp	.+46     	; 0x1c2e <lcd_animation_loop+0x100>
				}

				} else {
				// Draw train right
				if (s_animation_train_origin >= 0 && s_animation_train_origin < GFX_MONO_LCD_WIDTH) {
    1c00:	e0 3f       	cpi	r30, 0xF0	; 240
    1c02:	f1 05       	cpc	r31, r1
    1c04:	38 f4       	brcc	.+14     	; 0x1c14 <lcd_animation_loop+0xe6>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_right, GFX_MONO_LCD_PAGES - 1, s_animation_train_origin, ANIMATION_TRAIN_BLANK_LEN);				// full width
    1c06:	2d e3       	ldi	r18, 0x3D	; 61
    1c08:	4e 2f       	mov	r20, r30
    1c0a:	6f e0       	ldi	r22, 0x0F	; 15
    1c0c:	8d e3       	ldi	r24, 0x3D	; 61
    1c0e:	91 e0       	ldi	r25, 0x01	; 1
    1c10:	b9 d8       	rcall	.-3726   	; 0xd84 <gfx_mono_lcd_uc1608_put_page>
    1c12:	0d c0       	rjmp	.+26     	; 0x1c2e <lcd_animation_loop+0x100>
					} else if (-ANIMATION_TRAIN_BLANK_LEN < s_animation_train_origin && s_animation_train_origin < 0) {
    1c14:	cf 01       	movw	r24, r30
    1c16:	cc 96       	adiw	r24, 0x3c	; 60
    1c18:	cc 97       	sbiw	r24, 0x3c	; 60
    1c1a:	48 f4       	brcc	.+18     	; 0x1c2e <lcd_animation_loop+0x100>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_right - s_animation_train_origin, GFX_MONO_LCD_PAGES - 1, 0, ANIMATION_TRAIN_BLANK_LEN + s_animation_train_origin);	// left: reduced width
    1c1c:	2d e3       	ldi	r18, 0x3D	; 61
    1c1e:	2e 0f       	add	r18, r30
    1c20:	40 e0       	ldi	r20, 0x00	; 0
    1c22:	6f e0       	ldi	r22, 0x0F	; 15
    1c24:	8d e3       	ldi	r24, 0x3D	; 61
    1c26:	91 e0       	ldi	r25, 0x01	; 1
    1c28:	8e 1b       	sub	r24, r30
    1c2a:	9f 0b       	sbc	r25, r31
    1c2c:	ab d8       	rcall	.-3754   	; 0xd84 <gfx_mono_lcd_uc1608_put_page>
				}
			}
		}

		if ((now - s_animation_time_last_temp) >= 0.50f) {  // 2x per sec
    1c2e:	20 91 bb 01 	lds	r18, 0x01BB	; 0x8001bb <s_animation_time_last_temp>
    1c32:	30 91 bc 01 	lds	r19, 0x01BC	; 0x8001bc <s_animation_time_last_temp+0x1>
    1c36:	40 91 bd 01 	lds	r20, 0x01BD	; 0x8001bd <s_animation_time_last_temp+0x2>
    1c3a:	50 91 be 01 	lds	r21, 0x01BE	; 0x8001be <s_animation_time_last_temp+0x3>
    1c3e:	c7 01       	movw	r24, r14
    1c40:	b6 01       	movw	r22, r12
    1c42:	b2 d5       	rcall	.+2916   	; 0x27a8 <__subsf3>
    1c44:	20 e0       	ldi	r18, 0x00	; 0
    1c46:	30 e0       	ldi	r19, 0x00	; 0
    1c48:	40 e0       	ldi	r20, 0x00	; 0
    1c4a:	5f e3       	ldi	r21, 0x3F	; 63
    1c4c:	61 d7       	rcall	.+3778   	; 0x2b10 <__gesf2>
    1c4e:	88 23       	and	r24, r24
    1c50:	0c f4       	brge	.+2      	; 0x1c54 <lcd_animation_loop+0x126>
    1c52:	66 c0       	rjmp	.+204    	; 0x1d20 <lcd_animation_loop+0x1f2>
			s_animation_time_last_temp = now;
    1c54:	c0 92 bb 01 	sts	0x01BB, r12	; 0x8001bb <s_animation_time_last_temp>
    1c58:	d0 92 bc 01 	sts	0x01BC, r13	; 0x8001bc <s_animation_time_last_temp+0x1>
    1c5c:	e0 92 bd 01 	sts	0x01BD, r14	; 0x8001bd <s_animation_time_last_temp+0x2>
    1c60:	f0 92 be 01 	sts	0x01BE, r15	; 0x8001be <s_animation_time_last_temp+0x3>

static void s_lcd_test_temp(void)
{
	float	t;

	s_task();
    1c64:	3a d3       	rcall	.+1652   	; 0x22da <s_task>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1c66:	8f b7       	in	r24, 0x3f	; 63
    1c68:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1c6a:	f8 94       	cli
	return flags;
    1c6c:	89 81       	ldd	r24, Y+1	; 0x01

	irqflags_t flags = cpu_irq_save();
	t = g_temp;
    1c6e:	80 90 f3 01 	lds	r8, 0x01F3	; 0x8001f3 <g_temp>
    1c72:	90 90 f4 01 	lds	r9, 0x01F4	; 0x8001f4 <g_temp+0x1>
    1c76:	a0 90 f5 01 	lds	r10, 0x01F5	; 0x8001f5 <g_temp+0x2>
    1c7a:	b0 90 f6 01 	lds	r11, 0x01F6	; 0x8001f6 <g_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c7e:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	if (t < 0.f) {
    1c80:	20 e0       	ldi	r18, 0x00	; 0
    1c82:	30 e0       	ldi	r19, 0x00	; 0
    1c84:	a9 01       	movw	r20, r18
    1c86:	c5 01       	movw	r24, r10
    1c88:	b4 01       	movw	r22, r8
    1c8a:	f3 d5       	rcall	.+3046   	; 0x2872 <__cmpsf2>
    1c8c:	88 23       	and	r24, r24
    1c8e:	1c f4       	brge	.+6      	; 0x1c96 <lcd_animation_loop+0x168>
		t = 0.f;
    1c90:	81 2c       	mov	r8, r1
    1c92:	91 2c       	mov	r9, r1
    1c94:	54 01       	movw	r10, r8
	}

	s_lcd_prepare_buf[0] = '0' + (uint8_t)(((int)(t /  10.f)) % 10);
    1c96:	02 ec       	ldi	r16, 0xC2	; 194
    1c98:	11 e0       	ldi	r17, 0x01	; 1
    1c9a:	20 e0       	ldi	r18, 0x00	; 0
    1c9c:	30 e0       	ldi	r19, 0x00	; 0
    1c9e:	40 e2       	ldi	r20, 0x20	; 32
    1ca0:	51 e4       	ldi	r21, 0x41	; 65
    1ca2:	c5 01       	movw	r24, r10
    1ca4:	b4 01       	movw	r22, r8
    1ca6:	e9 d5       	rcall	.+3026   	; 0x287a <__divsf3>
    1ca8:	50 d6       	rcall	.+3232   	; 0x294a <__fixsfsi>
    1caa:	0f 2e       	mov	r0, r31
    1cac:	fa e0       	ldi	r31, 0x0A	; 10
    1cae:	ef 2e       	mov	r14, r31
    1cb0:	f1 2c       	mov	r15, r1
    1cb2:	f0 2d       	mov	r31, r0
    1cb4:	cb 01       	movw	r24, r22
    1cb6:	b7 01       	movw	r22, r14
    1cb8:	92 d7       	rcall	.+3876   	; 0x2bde <__divmodhi4>
    1cba:	80 5d       	subi	r24, 0xD0	; 208
    1cbc:	f8 01       	movw	r30, r16
    1cbe:	80 83       	st	Z, r24
	s_lcd_prepare_buf[1] = '0' + (uint8_t)(((int) t         ) % 10);
    1cc0:	c5 01       	movw	r24, r10
    1cc2:	b4 01       	movw	r22, r8
    1cc4:	42 d6       	rcall	.+3204   	; 0x294a <__fixsfsi>
    1cc6:	cb 01       	movw	r24, r22
    1cc8:	b7 01       	movw	r22, r14
    1cca:	89 d7       	rcall	.+3858   	; 0x2bde <__divmodhi4>
    1ccc:	80 5d       	subi	r24, 0xD0	; 208
    1cce:	f8 01       	movw	r30, r16
    1cd0:	81 83       	std	Z+1, r24	; 0x01
	s_lcd_prepare_buf[2] = ',';
    1cd2:	8c e2       	ldi	r24, 0x2C	; 44
    1cd4:	82 83       	std	Z+2, r24	; 0x02
	s_lcd_prepare_buf[3] = '0' + (uint8_t)(((int)(t *  10.f)) % 10);
    1cd6:	20 e0       	ldi	r18, 0x00	; 0
    1cd8:	30 e0       	ldi	r19, 0x00	; 0
    1cda:	40 e2       	ldi	r20, 0x20	; 32
    1cdc:	51 e4       	ldi	r21, 0x41	; 65
    1cde:	c5 01       	movw	r24, r10
    1ce0:	b4 01       	movw	r22, r8
    1ce2:	1a d7       	rcall	.+3636   	; 0x2b18 <__mulsf3>
    1ce4:	32 d6       	rcall	.+3172   	; 0x294a <__fixsfsi>
    1ce6:	cb 01       	movw	r24, r22
    1ce8:	b7 01       	movw	r22, r14
    1cea:	79 d7       	rcall	.+3826   	; 0x2bde <__divmodhi4>
    1cec:	80 5d       	subi	r24, 0xD0	; 208
    1cee:	f8 01       	movw	r30, r16
    1cf0:	83 83       	std	Z+3, r24	; 0x03
	s_lcd_prepare_buf[4] = '0' + (uint8_t)(((int)(t * 100.f)) % 10);
    1cf2:	20 e0       	ldi	r18, 0x00	; 0
    1cf4:	30 e0       	ldi	r19, 0x00	; 0
    1cf6:	48 ec       	ldi	r20, 0xC8	; 200
    1cf8:	52 e4       	ldi	r21, 0x42	; 66
    1cfa:	c5 01       	movw	r24, r10
    1cfc:	b4 01       	movw	r22, r8
    1cfe:	0c d7       	rcall	.+3608   	; 0x2b18 <__mulsf3>
    1d00:	24 d6       	rcall	.+3144   	; 0x294a <__fixsfsi>
    1d02:	cb 01       	movw	r24, r22
    1d04:	b7 01       	movw	r22, r14
    1d06:	6b d7       	rcall	.+3798   	; 0x2bde <__divmodhi4>
    1d08:	80 5d       	subi	r24, 0xD0	; 208
    1d0a:	f8 01       	movw	r30, r16
    1d0c:	84 83       	std	Z+4, r24	; 0x04
	s_lcd_prepare_buf[5] = 'C';
    1d0e:	83 e4       	ldi	r24, 0x43	; 67
    1d10:	85 83       	std	Z+5, r24	; 0x05
	s_lcd_prepare_buf[6] = 0;
    1d12:	16 82       	std	Z+6, r1	; 0x06

	gfx_mono_draw_string(s_lcd_prepare_buf, 120, 65, &sysfont);
    1d14:	21 e0       	ldi	r18, 0x01	; 1
    1d16:	31 e0       	ldi	r19, 0x01	; 1
    1d18:	41 e4       	ldi	r20, 0x41	; 65
    1d1a:	68 e7       	ldi	r22, 0x78	; 120
    1d1c:	c8 01       	movw	r24, r16
    1d1e:	1d d9       	rcall	.-3526   	; 0xf5a <gfx_mono_draw_string>
	const int w = GFX_MONO_LCD_WIDTH;

	static int loop = 0;
	static uint8_t sw = 0;

	if (loop++ < h) {
    1d20:	20 91 3b 01 	lds	r18, 0x013B	; 0x80013b <loop.2922>
    1d24:	30 91 3c 01 	lds	r19, 0x013C	; 0x80013c <loop.2922+0x1>
    1d28:	c9 01       	movw	r24, r18
    1d2a:	01 96       	adiw	r24, 0x01	; 1
    1d2c:	90 93 3c 01 	sts	0x013C, r25	; 0x80013c <loop.2922+0x1>
    1d30:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <loop.2922>
    1d34:	22 31       	cpi	r18, 0x12	; 18
    1d36:	31 05       	cpc	r19, r1
    1d38:	a4 f4       	brge	.+40     	; 0x1d62 <lcd_animation_loop+0x234>
		uint8_t y11 = oy + loop;
		uint8_t y12 = oy + h - loop - 1;
		gfx_mono_generic_draw_line (0, y11, w - 1, y12, sw % 3);
    1d3a:	00 91 3a 01 	lds	r16, 0x013A	; 0x80013a <__data_end>
    1d3e:	9b ea       	ldi	r25, 0xAB	; 171
    1d40:	09 9f       	mul	r16, r25
    1d42:	91 2d       	mov	r25, r1
    1d44:	11 24       	eor	r1, r1
    1d46:	96 95       	lsr	r25
    1d48:	29 2f       	mov	r18, r25
    1d4a:	22 0f       	add	r18, r18
    1d4c:	92 0f       	add	r25, r18
    1d4e:	09 1b       	sub	r16, r25
	static int loop = 0;
	static uint8_t sw = 0;

	if (loop++ < h) {
		uint8_t y11 = oy + loop;
		uint8_t y12 = oy + h - loop - 1;
    1d50:	2b e1       	ldi	r18, 0x1B	; 27
    1d52:	28 1b       	sub	r18, r24

	static int loop = 0;
	static uint8_t sw = 0;

	if (loop++ < h) {
		uint8_t y11 = oy + loop;
    1d54:	6a e0       	ldi	r22, 0x0A	; 10
    1d56:	68 0f       	add	r22, r24
		uint8_t y12 = oy + h - loop - 1;
		gfx_mono_generic_draw_line (0, y11, w - 1, y12, sw % 3);
    1d58:	4f ee       	ldi	r20, 0xEF	; 239
    1d5a:	80 e0       	ldi	r24, 0x00	; 0
    1d5c:	0e 94 a9 04 	call	0x952	; 0x952 <gfx_mono_generic_draw_line>
    1d60:	25 c0       	rjmp	.+74     	; 0x1dac <lcd_animation_loop+0x27e>

	} else if (loop < (h + w)) {
    1d62:	82 30       	cpi	r24, 0x02	; 2
    1d64:	f1 e0       	ldi	r31, 0x01	; 1
    1d66:	9f 07       	cpc	r25, r31
    1d68:	9c f4       	brge	.+38     	; 0x1d90 <lcd_animation_loop+0x262>
		uint8_t x21 = (loop - h);
		uint8_t x22 = w - (loop - h) - 1;
		gfx_mono_generic_draw_line (x21, oy + h - 1, x22, oy, sw % 3);
    1d6a:	00 91 3a 01 	lds	r16, 0x013A	; 0x80013a <__data_end>
    1d6e:	9b ea       	ldi	r25, 0xAB	; 171
    1d70:	09 9f       	mul	r16, r25
    1d72:	91 2d       	mov	r25, r1
    1d74:	11 24       	eor	r1, r1
    1d76:	96 95       	lsr	r25
    1d78:	29 2f       	mov	r18, r25
    1d7a:	22 0f       	add	r18, r18
    1d7c:	92 0f       	add	r25, r18
    1d7e:	09 1b       	sub	r16, r25
		uint8_t y12 = oy + h - loop - 1;
		gfx_mono_generic_draw_line (0, y11, w - 1, y12, sw % 3);

	} else if (loop < (h + w)) {
		uint8_t x21 = (loop - h);
		uint8_t x22 = w - (loop - h) - 1;
    1d80:	41 e0       	ldi	r20, 0x01	; 1
    1d82:	48 1b       	sub	r20, r24
		gfx_mono_generic_draw_line (x21, oy + h - 1, x22, oy, sw % 3);
    1d84:	2a e0       	ldi	r18, 0x0A	; 10
    1d86:	6b e1       	ldi	r22, 0x1B	; 27
    1d88:	82 51       	subi	r24, 0x12	; 18
    1d8a:	0e 94 a9 04 	call	0x952	; 0x952 <gfx_mono_generic_draw_line>
    1d8e:	0e c0       	rjmp	.+28     	; 0x1dac <lcd_animation_loop+0x27e>

	} else {
		loop = 0;
    1d90:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <loop.2922+0x1>
    1d94:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <loop.2922>
		if (++sw >= 3) {
    1d98:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <__data_end>
    1d9c:	8f 5f       	subi	r24, 0xFF	; 255
    1d9e:	83 30       	cpi	r24, 0x03	; 3
    1da0:	18 f4       	brcc	.+6      	; 0x1da8 <lcd_animation_loop+0x27a>
    1da2:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <__data_end>
    1da6:	02 c0       	rjmp	.+4      	; 0x1dac <lcd_animation_loop+0x27e>
			sw = 0;
    1da8:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <__data_end>
			s_lcd_test_temp();
		}

		s_lcd_test_lines();  // Every cycle
	}	
}
    1dac:	0f 90       	pop	r0
    1dae:	df 91       	pop	r29
    1db0:	cf 91       	pop	r28
    1db2:	1f 91       	pop	r17
    1db4:	0f 91       	pop	r16
    1db6:	ff 90       	pop	r15
    1db8:	ef 90       	pop	r14
    1dba:	df 90       	pop	r13
    1dbc:	cf 90       	pop	r12
    1dbe:	bf 90       	pop	r11
    1dc0:	af 90       	pop	r10
    1dc2:	9f 90       	pop	r9
    1dc4:	8f 90       	pop	r8
    1dc6:	08 95       	ret

00001dc8 <lcd_test>:

void lcd_test(uint8_t pattern_bm)
{
    1dc8:	ff 92       	push	r15
    1dca:	0f 93       	push	r16
    1dcc:	1f 93       	push	r17
    1dce:	cf 93       	push	r28
    1dd0:	df 93       	push	r29
    1dd2:	f8 2e       	mov	r15, r24
	if (pattern_bm & (1 << 0)) {
    1dd4:	80 ff       	sbrs	r24, 0
    1dd6:	06 c0       	rjmp	.+12     	; 0x1de4 <lcd_test+0x1c>
    1dd8:	c0 e0       	ldi	r28, 0x00	; 0
		// TEST 1
		for (int i = 0; i < GFX_MONO_LCD_WIDTH; ++i) {
			lcd_bus_write_ram(i);
    1dda:	8c 2f       	mov	r24, r28
    1ddc:	64 dd       	rcall	.-1336   	; 0x18a6 <lcd_bus_write_ram>
    1dde:	cf 5f       	subi	r28, 0xFF	; 255

void lcd_test(uint8_t pattern_bm)
{
	if (pattern_bm & (1 << 0)) {
		// TEST 1
		for (int i = 0; i < GFX_MONO_LCD_WIDTH; ++i) {
    1de0:	c0 3f       	cpi	r28, 0xF0	; 240
    1de2:	d9 f7       	brne	.-10     	; 0x1dda <lcd_test+0x12>
			lcd_bus_write_ram(i);
		}
	}

	if (pattern_bm & (1 << 1)) {
    1de4:	f1 fe       	sbrs	r15, 1
    1de6:	17 c0       	rjmp	.+46     	; 0x1e16 <lcd_test+0x4e>
		// TEST 2
		lcd_page_set(2);
    1de8:	82 e0       	ldi	r24, 0x02	; 2
    1dea:	bc dd       	rcall	.-1160   	; 0x1964 <lcd_page_set>
		lcd_cr();
    1dec:	d1 dd       	rcall	.-1118   	; 0x1990 <lcd_cr>
		for (int i = 0, pos = 231; i < GFX_MONO_LCD_WIDTH; ++i, ++pos) {
    1dee:	c0 e0       	ldi	r28, 0x00	; 0
    1df0:	d0 e0       	ldi	r29, 0x00	; 0
			if (!(i % 7)) {
    1df2:	07 e0       	ldi	r16, 0x07	; 7
    1df4:	10 e0       	ldi	r17, 0x00	; 0
    1df6:	ce 01       	movw	r24, r28
    1df8:	b8 01       	movw	r22, r16
    1dfa:	f1 d6       	rcall	.+3554   	; 0x2bde <__divmodhi4>
    1dfc:	89 2b       	or	r24, r25
    1dfe:	11 f4       	brne	.+4      	; 0x1e04 <lcd_test+0x3c>
				lcd_bus_write_ram(0);
    1e00:	80 e0       	ldi	r24, 0x00	; 0
    1e02:	51 dd       	rcall	.-1374   	; 0x18a6 <lcd_bus_write_ram>
    1e04:	fe 01       	movw	r30, r28
    1e06:	ed 59       	subi	r30, 0x9D	; 157
    1e08:	fa 4f       	sbci	r31, 0xFA	; 250
			}
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[pos])));
    1e0a:	84 91       	lpm	r24, Z
    1e0c:	4c dd       	rcall	.-1384   	; 0x18a6 <lcd_bus_write_ram>

	if (pattern_bm & (1 << 1)) {
		// TEST 2
		lcd_page_set(2);
		lcd_cr();
		for (int i = 0, pos = 231; i < GFX_MONO_LCD_WIDTH; ++i, ++pos) {
    1e0e:	21 96       	adiw	r28, 0x01	; 1
    1e10:	c0 3f       	cpi	r28, 0xF0	; 240
    1e12:	d1 05       	cpc	r29, r1
    1e14:	81 f7       	brne	.-32     	; 0x1df6 <lcd_test+0x2e>
			}
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[pos])));
		}
	}

	if (pattern_bm & (1 << 2)) {
    1e16:	f2 fe       	sbrs	r15, 2
    1e18:	24 c0       	rjmp	.+72     	; 0x1e62 <lcd_test+0x9a>
		// TEST 3
		gfx_mono_draw_pixel(4 + 0, 40 + 0, GFX_PIXEL_SET);
    1e1a:	41 e0       	ldi	r20, 0x01	; 1
    1e1c:	68 e2       	ldi	r22, 0x28	; 40
    1e1e:	84 e0       	ldi	r24, 0x04	; 4
    1e20:	26 d8       	rcall	.-4020   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 1, 40 + 1, GFX_PIXEL_SET);
    1e22:	41 e0       	ldi	r20, 0x01	; 1
    1e24:	69 e2       	ldi	r22, 0x29	; 41
    1e26:	85 e0       	ldi	r24, 0x05	; 5
    1e28:	22 d8       	rcall	.-4028   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 2, 40 + 2, GFX_PIXEL_SET);
    1e2a:	41 e0       	ldi	r20, 0x01	; 1
    1e2c:	6a e2       	ldi	r22, 0x2A	; 42
    1e2e:	86 e0       	ldi	r24, 0x06	; 6
    1e30:	1e d8       	rcall	.-4036   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 3, 40 + 3, GFX_PIXEL_SET);
    1e32:	41 e0       	ldi	r20, 0x01	; 1
    1e34:	6b e2       	ldi	r22, 0x2B	; 43
    1e36:	87 e0       	ldi	r24, 0x07	; 7
    1e38:	1a d8       	rcall	.-4044   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 2, 40 + 4, GFX_PIXEL_SET);
    1e3a:	41 e0       	ldi	r20, 0x01	; 1
    1e3c:	6c e2       	ldi	r22, 0x2C	; 44
    1e3e:	86 e0       	ldi	r24, 0x06	; 6
    1e40:	16 d8       	rcall	.-4052   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 1, 40 + 5, GFX_PIXEL_SET);
    1e42:	41 e0       	ldi	r20, 0x01	; 1
    1e44:	6d e2       	ldi	r22, 0x2D	; 45
    1e46:	85 e0       	ldi	r24, 0x05	; 5
    1e48:	12 d8       	rcall	.-4060   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 2, 40 + 6, GFX_PIXEL_SET);
    1e4a:	41 e0       	ldi	r20, 0x01	; 1
    1e4c:	6e e2       	ldi	r22, 0x2E	; 46
    1e4e:	86 e0       	ldi	r24, 0x06	; 6
    1e50:	0e d8       	rcall	.-4068   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 3, 40 + 7, GFX_PIXEL_SET);
    1e52:	41 e0       	ldi	r20, 0x01	; 1
    1e54:	6f e2       	ldi	r22, 0x2F	; 47
    1e56:	87 e0       	ldi	r24, 0x07	; 7
    1e58:	0a d8       	rcall	.-4076   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 4, 40 + 8, GFX_PIXEL_SET);
    1e5a:	41 e0       	ldi	r20, 0x01	; 1
    1e5c:	60 e3       	ldi	r22, 0x30	; 48
    1e5e:	88 e0       	ldi	r24, 0x08	; 8
    1e60:	06 d8       	rcall	.-4084   	; 0xe6e <gfx_mono_lcd_uc1608_draw_pixel>
	}

	if (pattern_bm & (1 << 3)) {
    1e62:	f3 fe       	sbrs	r15, 3
    1e64:	07 c0       	rjmp	.+14     	; 0x1e74 <lcd_test+0xac>
		// TEST 4
		gfx_mono_generic_draw_line (0, 16, 239, 31, GFX_PIXEL_SET);
    1e66:	01 e0       	ldi	r16, 0x01	; 1
    1e68:	2f e1       	ldi	r18, 0x1F	; 31
    1e6a:	4f ee       	ldi	r20, 0xEF	; 239
    1e6c:	60 e1       	ldi	r22, 0x10	; 16
    1e6e:	80 e0       	ldi	r24, 0x00	; 0
    1e70:	0e 94 a9 04 	call	0x952	; 0x952 <gfx_mono_generic_draw_line>
	}

	if (pattern_bm & (1 << 4)) {
    1e74:	f4 fe       	sbrs	r15, 4
    1e76:	0d c0       	rjmp	.+26     	; 0x1e92 <lcd_test+0xca>
		// TEST 5
		gfx_mono_generic_draw_rect(        70, 48, 40, 40, GFX_PIXEL_SET);
    1e78:	01 e0       	ldi	r16, 0x01	; 1
    1e7a:	28 e2       	ldi	r18, 0x28	; 40
    1e7c:	48 e2       	ldi	r20, 0x28	; 40
    1e7e:	60 e3       	ldi	r22, 0x30	; 48
    1e80:	86 e4       	ldi	r24, 0x46	; 70
    1e82:	0e 94 2b 05 	call	0xa56	; 0xa56 <gfx_mono_generic_draw_rect>
		gfx_mono_generic_draw_filled_rect(170, 48, 40, 40, GFX_PIXEL_SET);
    1e86:	28 e2       	ldi	r18, 0x28	; 40
    1e88:	48 e2       	ldi	r20, 0x28	; 40
    1e8a:	60 e3       	ldi	r22, 0x30	; 48
    1e8c:	8a ea       	ldi	r24, 0xAA	; 170
    1e8e:	0e 94 4f 05 	call	0xa9e	; 0xa9e <gfx_mono_generic_draw_filled_rect>
	}

	if (pattern_bm & (1 << 5)) {
    1e92:	f5 fe       	sbrs	r15, 5
    1e94:	0d c0       	rjmp	.+26     	; 0x1eb0 <lcd_test+0xe8>
		// TEST 6
		gfx_mono_generic_draw_circle(       10, 80, 10, GFX_PIXEL_SET, GFX_WHOLE);
    1e96:	0f ef       	ldi	r16, 0xFF	; 255
    1e98:	21 e0       	ldi	r18, 0x01	; 1
    1e9a:	4a e0       	ldi	r20, 0x0A	; 10
    1e9c:	60 e5       	ldi	r22, 0x50	; 80
    1e9e:	8a e0       	ldi	r24, 0x0A	; 10
    1ea0:	0e 94 69 05 	call	0xad2	; 0xad2 <gfx_mono_generic_draw_circle>
		gfx_mono_generic_draw_filled_circle(40, 80, 10, GFX_PIXEL_SET, GFX_WHOLE);
    1ea4:	21 e0       	ldi	r18, 0x01	; 1
    1ea6:	4a e0       	ldi	r20, 0x0A	; 10
    1ea8:	60 e5       	ldi	r22, 0x50	; 80
    1eaa:	88 e2       	ldi	r24, 0x28	; 40
    1eac:	0e 94 27 06 	call	0xc4e	; 0xc4e <gfx_mono_generic_draw_filled_circle>
	}

	if (pattern_bm & (1 << 6)) {
    1eb0:	f6 fe       	sbrs	r15, 6
    1eb2:	07 c0       	rjmp	.+14     	; 0x1ec2 <lcd_test+0xfa>
		// TEST 7
		gfx_mono_draw_string("DF4IAH Smart-LCD", 70, 32, &sysfont);
    1eb4:	21 e0       	ldi	r18, 0x01	; 1
    1eb6:	31 e0       	ldi	r19, 0x01	; 1
    1eb8:	40 e2       	ldi	r20, 0x20	; 32
    1eba:	66 e4       	ldi	r22, 0x46	; 70
    1ebc:	88 e0       	ldi	r24, 0x08	; 8
    1ebe:	91 e0       	ldi	r25, 0x01	; 1
    1ec0:	4c d8       	rcall	.-3944   	; 0xf5a <gfx_mono_draw_string>
	}

	if (pattern_bm & (1 << 7)) {
    1ec2:	ff 20       	and	r15, r15
    1ec4:	2c f4       	brge	.+10     	; 0x1ed0 <lcd_test+0x108>
		// TEST 8
		lcd_animation_prepare();
    1ec6:	89 dd       	rcall	.-1262   	; 0x19da <lcd_animation_prepare>

		g_animation_on = true;
    1ec8:	81 e0       	ldi	r24, 0x01	; 1
    1eca:	80 93 f1 01 	sts	0x01F1, r24	; 0x8001f1 <g_animation_on>
		lcd_animation_loop();
    1ece:	2f de       	rcall	.-930    	; 0x1b2e <lcd_animation_loop>
	}
}
    1ed0:	df 91       	pop	r29
    1ed2:	cf 91       	pop	r28
    1ed4:	1f 91       	pop	r17
    1ed6:	0f 91       	pop	r16
    1ed8:	ff 90       	pop	r15
    1eda:	08 95       	ret

00001edc <lcd_10mhz_ref_osc_show_date>:

void lcd_10mhz_ref_osc_show_date(uint16_t year, int8_t month, uint8_t day)
{
    1edc:	ef 92       	push	r14
    1ede:	ff 92       	push	r15
    1ee0:	0f 93       	push	r16
    1ee2:	1f 93       	push	r17
    1ee4:	cf 93       	push	r28
    1ee6:	df 93       	push	r29
    1ee8:	f8 2e       	mov	r15, r24
    1eea:	e9 2e       	mov	r14, r25
    1eec:	16 2f       	mov	r17, r22
    1eee:	04 2f       	mov	r16, r20
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "  .  .  ");
    1ef0:	c2 ec       	ldi	r28, 0xC2	; 194
    1ef2:	d1 e0       	ldi	r29, 0x01	; 1
    1ef4:	29 e0       	ldi	r18, 0x09	; 9
    1ef6:	e9 e1       	ldi	r30, 0x19	; 25
    1ef8:	f1 e0       	ldi	r31, 0x01	; 1
    1efa:	de 01       	movw	r26, r28
    1efc:	01 90       	ld	r0, Z+
    1efe:	0d 92       	st	X+, r0
    1f00:	2a 95       	dec	r18
    1f02:	e1 f7       	brne	.-8      	; 0x1efc <lcd_10mhz_ref_osc_show_date+0x20>
	gfx_mono_draw_string(s_lcd_prepare_buf, 10, 10, &sysfont);
    1f04:	21 e0       	ldi	r18, 0x01	; 1
    1f06:	31 e0       	ldi	r19, 0x01	; 1
    1f08:	4a e0       	ldi	r20, 0x0A	; 10
    1f0a:	6a e0       	ldi	r22, 0x0A	; 10
    1f0c:	ce 01       	movw	r24, r28
    1f0e:	25 d8       	rcall	.-4022   	; 0xf5a <gfx_mono_draw_string>

	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "%02d.%02d.%04d", day, month, year);
    1f10:	ef 92       	push	r14
    1f12:	ff 92       	push	r15
    1f14:	81 2f       	mov	r24, r17
    1f16:	01 2e       	mov	r0, r17
    1f18:	00 0c       	add	r0, r0
    1f1a:	99 0b       	sbc	r25, r25
    1f1c:	9f 93       	push	r25
    1f1e:	1f 93       	push	r17
    1f20:	1f 92       	push	r1
    1f22:	0f 93       	push	r16
    1f24:	82 e2       	ldi	r24, 0x22	; 34
    1f26:	91 e0       	ldi	r25, 0x01	; 1
    1f28:	9f 93       	push	r25
    1f2a:	8f 93       	push	r24
    1f2c:	1f 92       	push	r1
    1f2e:	80 e1       	ldi	r24, 0x10	; 16
    1f30:	8f 93       	push	r24
    1f32:	df 93       	push	r29
    1f34:	cf 93       	push	r28
    1f36:	80 d6       	rcall	.+3328   	; 0x2c38 <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 10, 10, &sysfont);
    1f38:	21 e0       	ldi	r18, 0x01	; 1
    1f3a:	31 e0       	ldi	r19, 0x01	; 1
    1f3c:	4a e0       	ldi	r20, 0x0A	; 10
    1f3e:	6a e0       	ldi	r22, 0x0A	; 10
    1f40:	ce 01       	movw	r24, r28
    1f42:	0b d8       	rcall	.-4074   	; 0xf5a <gfx_mono_draw_string>
    1f44:	8d b7       	in	r24, 0x3d	; 61
    1f46:	9e b7       	in	r25, 0x3e	; 62
    1f48:	0c 96       	adiw	r24, 0x0c	; 12
    1f4a:	0f b6       	in	r0, 0x3f	; 63
    1f4c:	f8 94       	cli
    1f4e:	9e bf       	out	0x3e, r25	; 62
    1f50:	0f be       	out	0x3f, r0	; 63
    1f52:	8d bf       	out	0x3d, r24	; 61
}
    1f54:	df 91       	pop	r29
    1f56:	cf 91       	pop	r28
    1f58:	1f 91       	pop	r17
    1f5a:	0f 91       	pop	r16
    1f5c:	ff 90       	pop	r15
    1f5e:	ef 90       	pop	r14
    1f60:	08 95       	ret

00001f62 <lcd_get_sysfont>:

const void* lcd_get_sysfont(void)
{
	return &sysfont;
}
    1f62:	81 e0       	ldi	r24, 0x01	; 1
    1f64:	91 e0       	ldi	r25, 0x01	; 1
    1f66:	08 95       	ret

00001f68 <lcd_init>:
uint8_t lcd_init(void)
{
	uint8_t data;

	/* INIT sequence */
	lcd_bus_write_cmd(0b11100010);									// Reset display
    1f68:	82 ee       	ldi	r24, 0xE2	; 226
    1f6a:	88 dc       	rcall	.-1776   	; 0x187c <lcd_bus_write_cmd>
    1f6c:	80 e0       	ldi	r24, 0x00	; 0
    1f6e:	90 e0       	ldi	r25, 0x00	; 0
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
		barrier();
    1f70:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    1f72:	8b 32       	cpi	r24, 0x2B	; 43
    1f74:	28 e6       	ldi	r18, 0x68	; 104
    1f76:	92 07       	cpc	r25, r18
    1f78:	d9 f7       	brne	.-10     	; 0x1f70 <lcd_init+0x8>
	delay_ms(20);													// Wait for the panel to get ready in case one is attached to the bus

	data = lcd_bus_read_status();									// Get current status
    1f7a:	6a dc       	rcall	.-1836   	; 0x1850 <lcd_bus_read_status>
	if (!(data & C_LCD_STATUS_M)) {
    1f7c:	88 23       	and	r24, r24
    1f7e:	2c f0       	brlt	.+10     	; 0x1f8a <lcd_init+0x22>
		/* LCD panel reacts correctly - resume with INIT sequence */
		lcd_enable(true);
    1f80:	81 e0       	ldi	r24, 0x01	; 1
    1f82:	c5 dc       	rcall	.-1654   	; 0x190e <lcd_enable>
		lcd_cls();													// Clear screen
    1f84:	11 dd       	rcall	.-1502   	; 0x19a8 <lcd_cls>
		return 0;													// Return OK
    1f86:	80 e0       	ldi	r24, 0x00	; 0
    1f88:	08 95       	ret

	} else {
		return 1;													// Return failure
    1f8a:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    1f8c:	08 95       	ret

00001f8e <lcd_shutdown>:

void lcd_shutdown(void)
{
	lcd_bus_write_cmd(0b11100010);									// Reset display
    1f8e:	82 ee       	ldi	r24, 0xE2	; 226
    1f90:	75 dc       	rcall	.-1814   	; 0x187c <lcd_bus_write_cmd>
    1f92:	80 e0       	ldi	r24, 0x00	; 0
    1f94:	90 e0       	ldi	r25, 0x00	; 0
		barrier();
    1f96:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    1f98:	8b 36       	cpi	r24, 0x6B	; 107
    1f9a:	2a e0       	ldi	r18, 0x0A	; 10
    1f9c:	92 07       	cpc	r25, r18
    1f9e:	d9 f7       	brne	.-10     	; 0x1f96 <lcd_shutdown+0x8>
	delay_ms(2);													// Wait for the energy to dissipate
}
    1fa0:	08 95       	ret

00001fa2 <s_twi_tx_done>:
}

static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
    1fa2:	20 91 eb 01 	lds	r18, 0x01EB	; 0x8001eb <s_tx_next_len>
    1fa6:	22 23       	and	r18, r18
    1fa8:	71 f0       	breq	.+28     	; 0x1fc6 <s_twi_tx_done+0x24>
    1faa:	e2 2f       	mov	r30, r18
    1fac:	f0 e0       	ldi	r31, 0x00	; 0
    1fae:	ee 51       	subi	r30, 0x1E	; 30
    1fb0:	fe 4f       	sbci	r31, 0xFE	; 254
    1fb2:	81 ee       	ldi	r24, 0xE1	; 225
    1fb4:	91 e0       	ldi	r25, 0x01	; 1
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
			s_tx_d[idx] = s_tx_next_d[idx];
    1fb6:	12 92       	st	-Z, r1
static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
    1fb8:	e8 17       	cp	r30, r24
    1fba:	f9 07       	cpc	r31, r25
    1fbc:	e1 f7       	brne	.-8      	; 0x1fb6 <s_twi_tx_done+0x14>
			s_tx_d[idx] = s_tx_next_d[idx];
		}
		s_tx_len = s_tx_next_len;
    1fbe:	20 93 e9 01 	sts	0x01E9, r18	; 0x8001e9 <s_tx_len>
		s_tx_next_len = 0;
    1fc2:	10 92 eb 01 	sts	0x01EB, r1	; 0x8001eb <s_tx_next_len>
    1fc6:	08 95       	ret

00001fc8 <s_twi_rcvd_command_closed_form>:
	// TODO: implementation
	return err;
}

static void s_twi_rcvd_command_closed_form(uint8_t data[], uint8_t cnt)
{
    1fc8:	cf 93       	push	r28
    1fca:	df 93       	push	r29
    1fcc:	00 d0       	rcall	.+0      	; 0x1fce <s_twi_rcvd_command_closed_form+0x6>
    1fce:	00 d0       	rcall	.+0      	; 0x1fd0 <s_twi_rcvd_command_closed_form+0x8>
    1fd0:	cd b7       	in	r28, 0x3d	; 61
    1fd2:	de b7       	in	r29, 0x3e	; 62
	uint8_t isGCA	= !data[0];
	uint8_t cmd		=  data[1];
    1fd4:	fc 01       	movw	r30, r24
    1fd6:	21 81       	ldd	r18, Z+1	; 0x01

	if (isGCA) {
    1fd8:	30 81       	ld	r19, Z
    1fda:	31 11       	cpse	r19, r1
    1fdc:	02 c0       	rjmp	.+4      	; 0x1fe2 <s_twi_rcvd_command_closed_form+0x1a>
		nop();
    1fde:	00 00       	nop
    1fe0:	20 c0       	rjmp	.+64     	; 0x2022 <s_twi_rcvd_command_closed_form+0x5a>
		}

	} else {
		uint8_t buf[4];

		nop();
    1fe2:	00 00       	nop
		switch (cmd) {
    1fe4:	21 30       	cpi	r18, 0x01	; 1
    1fe6:	19 f0       	breq	.+6      	; 0x1fee <s_twi_rcvd_command_closed_form+0x26>
    1fe8:	21 38       	cpi	r18, 0x81	; 129
    1fea:	89 f0       	breq	.+34     	; 0x200e <s_twi_rcvd_command_closed_form+0x46>
    1fec:	1a c0       	rjmp	.+52     	; 0x2022 <s_twi_rcvd_command_closed_form+0x5a>
}

static void s_twi_rx_prepare(uint8_t msgCnt, uint8_t msg[])
{
	if (msgCnt && msg) {
		if (!s_rx_lock) {
    1fee:	80 91 e0 01 	lds	r24, 0x01E0	; 0x8001e0 <s_rx_lock>
    1ff2:	81 11       	cpse	r24, r1
    1ff4:	09 c0       	rjmp	.+18     	; 0x2008 <s_twi_rcvd_command_closed_form+0x40>
			// Prepare master message buffer
			for (int idx = msgCnt; idx >= 0; --idx) {
				s_rx_d[idx] = msg[idx];
    1ff6:	e8 ed       	ldi	r30, 0xD8	; 216
    1ff8:	f1 e0       	ldi	r31, 0x01	; 1
    1ffa:	8a 81       	ldd	r24, Y+2	; 0x02
    1ffc:	81 83       	std	Z+1, r24	; 0x01
    1ffe:	80 e1       	ldi	r24, 0x10	; 16
    2000:	80 83       	st	Z, r24
			}
			s_rx_len = msgCnt;
    2002:	81 e0       	ldi	r24, 0x01	; 1
    2004:	80 93 d7 01 	sts	0x01D7, r24	; 0x8001d7 <s_rx_len>
		nop();
		switch (cmd) {
			case TWI_SMART_LCD_CMD_GETVER:
			buf[0] = VERSION;
			s_twi_rx_prepare(1, buf);
			g_animation_on = false;				// stop animation demo
    2008:	10 92 f1 01 	sts	0x01F1, r1	; 0x8001f1 <g_animation_on>
			break;
    200c:	0a c0       	rjmp	.+20     	; 0x2022 <s_twi_rcvd_command_closed_form+0x5a>
    200e:	fc 01       	movw	r30, r24

			case TWI_SMART_LCD_CMD_SHOW_YEAR_MON_DAY:
			lcd_10mhz_ref_osc_show_date(data[2] | (data[3] << 8), data[4], data[5]);
    2010:	83 81       	ldd	r24, Z+3	; 0x03
    2012:	90 e0       	ldi	r25, 0x00	; 0
    2014:	98 2f       	mov	r25, r24
    2016:	88 27       	eor	r24, r24
    2018:	22 81       	ldd	r18, Z+2	; 0x02
    201a:	45 81       	ldd	r20, Z+5	; 0x05
    201c:	64 81       	ldd	r22, Z+4	; 0x04
    201e:	82 2b       	or	r24, r18
    2020:	5d df       	rcall	.-326    	; 0x1edc <lcd_10mhz_ref_osc_show_date>
			{
				// do nothing
			}
		}
	}
}
    2022:	0f 90       	pop	r0
    2024:	0f 90       	pop	r0
    2026:	0f 90       	pop	r0
    2028:	0f 90       	pop	r0
    202a:	df 91       	pop	r29
    202c:	cf 91       	pop	r28
    202e:	08 95       	ret

00002030 <__vector_24__bottom>:


uint8_t __vector_24__bottom(uint8_t tws, uint8_t twd, uint8_t twcr_cur)
{
    2030:	0f 93       	push	r16
    2032:	1f 93       	push	r17
    2034:	cf 93       	push	r28
    2036:	df 93       	push	r29
    2038:	d6 2f       	mov	r29, r22
    203a:	c4 2f       	mov	r28, r20
	static uint8_t pos_o	= 0;
	static uint8_t cnt_i	= 0;
	static uint8_t cnt_o	= 0;
	uint8_t twcr_new = twcr_cur;

	switch(tws) {
    203c:	08 2f       	mov	r16, r24
    203e:	10 e0       	ldi	r17, 0x00	; 0
    2040:	f8 01       	movw	r30, r16
    2042:	38 97       	sbiw	r30, 0x08	; 8
    2044:	e1 3c       	cpi	r30, 0xC1	; 193
    2046:	f1 05       	cpc	r31, r1
    2048:	08 f0       	brcs	.+2      	; 0x204c <__vector_24__bottom+0x1c>
    204a:	ed c0       	rjmp	.+474    	; 0x2226 <__vector_24__bottom+0x1f6>
    204c:	ec 5c       	subi	r30, 0xCC	; 204
    204e:	ff 4f       	sbci	r31, 0xFF	; 255
    2050:	d9 c5       	rjmp	.+2994   	; 0x2c04 <__tablejump2__>

	/* Master Transmitter Mode */

	case 0x08:									// Start condition transmitted
		s_tx_lock = 1;
    2052:	81 e0       	ldi	r24, 0x01	; 1
    2054:	80 93 ea 01 	sts	0x01EA, r24	; 0x8001ea <s_tx_lock>
		pos_o = 0;
    2058:	10 92 d6 01 	sts	0x01D6, r1	; 0x8001d6 <pos_o.2559>

		cnt_o = 2;								// TEST
    205c:	82 e0       	ldi	r24, 0x02	; 2
    205e:	80 93 d5 01 	sts	0x01D5, r24	; 0x8001d5 <cnt_o.2561>
		s_tx_d[0] = (0x12 << TWD1) | (0b0 << TWD0);	// TEST
    2062:	e1 ee       	ldi	r30, 0xE1	; 225
    2064:	f1 e0       	ldi	r31, 0x01	; 1
    2066:	84 e2       	ldi	r24, 0x24	; 36
    2068:	80 83       	st	Z, r24
		s_tx_d[1] = 0x34;						// TEST
    206a:	84 e3       	ldi	r24, 0x34	; 52
    206c:	81 83       	std	Z+1, r24	; 0x01
		s_tx_d[2] = 0x56;						// TEST
    206e:	86 e5       	ldi	r24, 0x56	; 86
    2070:	82 83       	std	Z+2, r24	; 0x02
		s_tx_d[3] = 0x78;						// TEST
    2072:	88 e7       	ldi	r24, 0x78	; 120
    2074:	83 83       	std	Z+3, r24	; 0x03
		s_tx_d[4] = 0x9a;						// TEST
    2076:	8a e9       	ldi	r24, 0x9A	; 154
    2078:	84 83       	std	Z+4, r24	; 0x04

		//twcr_new &= ~_BV(TWSTA);	// TODO: self-clearing?
		// fall-through.
	case 0x10:									// Repeated start condition transmitted
		nop();
    207a:	00 00       	nop
		// fall-through.
	case 0x18:									// SLA+W transmitted and ACK received
		TWDR = s_tx_d[pos_o++];
    207c:	e0 91 d6 01 	lds	r30, 0x01D6	; 0x8001d6 <pos_o.2559>
    2080:	81 e0       	ldi	r24, 0x01	; 1
    2082:	8e 0f       	add	r24, r30
    2084:	80 93 d6 01 	sts	0x01D6, r24	; 0x8001d6 <pos_o.2559>
    2088:	f0 e0       	ldi	r31, 0x00	; 0
    208a:	ef 51       	subi	r30, 0x1F	; 31
    208c:	fe 4f       	sbci	r31, 0xFE	; 254
    208e:	80 81       	ld	r24, Z
    2090:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		break;
    2094:	c9 c0       	rjmp	.+402    	; 0x2228 <__vector_24__bottom+0x1f8>

	case 0x20:									// SLA+W transmitted and NACK received
		twcr_new |= _BV(TWSTO);					// Send STOP
    2096:	c0 61       	ori	r28, 0x10	; 16
		break;
    2098:	c7 c0       	rjmp	.+398    	; 0x2228 <__vector_24__bottom+0x1f8>

	case 0x28:									// Data byte sent and ACK received
		if (pos_o < cnt_o) {
    209a:	e0 91 d6 01 	lds	r30, 0x01D6	; 0x8001d6 <pos_o.2559>
    209e:	80 91 d5 01 	lds	r24, 0x01D5	; 0x8001d5 <cnt_o.2561>
    20a2:	e8 17       	cp	r30, r24
    20a4:	58 f4       	brcc	.+22     	; 0x20bc <__vector_24__bottom+0x8c>
			TWDR = s_tx_d[pos_o++];				// Send new data byte
    20a6:	81 e0       	ldi	r24, 0x01	; 1
    20a8:	8e 0f       	add	r24, r30
    20aa:	80 93 d6 01 	sts	0x01D6, r24	; 0x8001d6 <pos_o.2559>
    20ae:	f0 e0       	ldi	r31, 0x00	; 0
    20b0:	ef 51       	subi	r30, 0x1F	; 31
    20b2:	fe 4f       	sbci	r31, 0xFE	; 254
    20b4:	80 81       	ld	r24, Z
    20b6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    20ba:	b6 c0       	rjmp	.+364    	; 0x2228 <__vector_24__bottom+0x1f8>
		} else {
			twcr_new |= _BV(TWSTO);				// Send STOP - no more data available
    20bc:	c0 61       	ori	r28, 0x10	; 16
			s_tx_lock = 0;
    20be:	10 92 ea 01 	sts	0x01EA, r1	; 0x8001ea <s_tx_lock>
			s_twi_tx_done();					// Message sent
    20c2:	6f df       	rcall	.-290    	; 0x1fa2 <s_twi_tx_done>
    20c4:	b1 c0       	rjmp	.+354    	; 0x2228 <__vector_24__bottom+0x1f8>
		}
		break;

	case 0x30:									// Data byte sent and NACK received
		twcr_new |= _BV(TWSTO);					// Send STOP - due to an error or slave not ready situation
    20c6:	c0 61       	ori	r28, 0x10	; 16
		s_tx_lock = 0;
    20c8:	10 92 ea 01 	sts	0x01EA, r1	; 0x8001ea <s_tx_lock>
		s_twi_tx_done();						// Message failure
    20cc:	6a df       	rcall	.-300    	; 0x1fa2 <s_twi_tx_done>
		break;
    20ce:	ac c0       	rjmp	.+344    	; 0x2228 <__vector_24__bottom+0x1f8>

	case 0x38:									// Arbitration lost
		twcr_new |= _BV(TWSTA);					// Send START (again)
    20d0:	c0 62       	ori	r28, 0x20	; 32
		break;
    20d2:	aa c0       	rjmp	.+340    	; 0x2228 <__vector_24__bottom+0x1f8>


	/* Slave Receiver Mode */

	case 0x60:									// SLA+W received and ACK sent
		nop();
    20d4:	00 00       	nop
		// fall-through.
	case 0x68:
		s_rx_lock = 1;
    20d6:	11 e0       	ldi	r17, 0x01	; 1
    20d8:	10 93 e0 01 	sts	0x01E0, r17	; 0x8001e0 <s_rx_lock>
		mem_set(s_rx_d, 8, 0x00);
    20dc:	40 e0       	ldi	r20, 0x00	; 0
    20de:	68 e0       	ldi	r22, 0x08	; 8
    20e0:	88 ed       	ldi	r24, 0xD8	; 216
    20e2:	91 e0       	ldi	r25, 0x01	; 1
    20e4:	f0 d0       	rcall	.+480    	; 0x22c6 <mem_set>
		s_rx_d[0] = twd;						// Target address
    20e6:	d0 93 d8 01 	sts	0x01D8, r29	; 0x8001d8 <s_rx_d>
		pos_i = 1;								// Starting of reception
    20ea:	10 93 d4 01 	sts	0x01D4, r17	; 0x8001d4 <pos_i.2558>
		twcr_new |= _BV(TWEA);					// Send after next coming data byte ACK
    20ee:	c0 64       	ori	r28, 0x40	; 64
		break;
    20f0:	9b c0       	rjmp	.+310    	; 0x2228 <__vector_24__bottom+0x1f8>

	case 0x70:									// GCA received and ACK sent
		nop();
    20f2:	00 00       	nop
		// fall-through.
	case 0x78:
		s_rx_lock = 1;
    20f4:	81 e0       	ldi	r24, 0x01	; 1
    20f6:	80 93 e0 01 	sts	0x01E0, r24	; 0x8001e0 <s_rx_lock>
		s_rx_d[0] = twd;						// GCA
    20fa:	d0 93 d8 01 	sts	0x01D8, r29	; 0x8001d8 <s_rx_d>
		pos_i = 1;								// Starting of reception
    20fe:	80 93 d4 01 	sts	0x01D4, r24	; 0x8001d4 <pos_i.2558>
		twcr_new |= _BV(TWEA);					// Send after next coming data byte ACK
    2102:	c0 64       	ori	r28, 0x40	; 64
		break;
    2104:	91 c0       	rjmp	.+290    	; 0x2228 <__vector_24__bottom+0x1f8>

	case 0x80:									// Data after SLA+W received
		nop();
    2106:	00 00       	nop
		// fall-through.
	case 0x90:
		if (cnt_i != 0b111) {					// Closed parameter form
    2108:	80 91 d3 01 	lds	r24, 0x01D3	; 0x8001d3 <cnt_i.2560>
    210c:	87 30       	cpi	r24, 0x07	; 7
    210e:	b1 f0       	breq	.+44     	; 0x213c <__vector_24__bottom+0x10c>
			if (pos_i <= 0b111) {
    2110:	80 91 d4 01 	lds	r24, 0x01D4	; 0x8001d4 <pos_i.2558>
    2114:	88 30       	cpi	r24, 0x08	; 8
    2116:	28 f4       	brcc	.+10     	; 0x2122 <__vector_24__bottom+0xf2>
				s_rx_d[pos_i] = twd;
    2118:	e8 2f       	mov	r30, r24
    211a:	f0 e0       	ldi	r31, 0x00	; 0
    211c:	e8 52       	subi	r30, 0x28	; 40
    211e:	fe 4f       	sbci	r31, 0xFE	; 254
    2120:	d0 83       	st	Z, r29
			}
			if (pos_i == 1) {
    2122:	81 30       	cpi	r24, 0x01	; 1
    2124:	21 f4       	brne	.+8      	; 0x212e <__vector_24__bottom+0xfe>
						cnt_i = 2;
						break;
#endif

					default:
						cnt_i = 3;
    2126:	93 e0       	ldi	r25, 0x03	; 3
    2128:	90 93 d3 01 	sts	0x01D3, r25	; 0x8001d3 <cnt_i.2560>
    212c:	02 c0       	rjmp	.+4      	; 0x2132 <__vector_24__bottom+0x102>
				}
			}
			if (pos_i < 0b111) {
    212e:	87 30       	cpi	r24, 0x07	; 7
    2130:	18 f4       	brcc	.+6      	; 0x2138 <__vector_24__bottom+0x108>
				++pos_i;
    2132:	8f 5f       	subi	r24, 0xFF	; 255
    2134:	80 93 d4 01 	sts	0x01D4, r24	; 0x8001d4 <pos_i.2558>

			if (pos_i <= cnt_i) {
				twcr_new |= _BV(TWEA);			// Send after next coming data byte ACK
			} else {
				//twcr_new &= ~_BV(TWEA);			// Send after next coming data byte NACK
				twcr_new |= _BV(TWEA); // TEST
    2138:	c0 64       	ori	r28, 0x40	; 64
    213a:	76 c0       	rjmp	.+236    	; 0x2228 <__vector_24__bottom+0x1f8>
			}

		} else {								// Open parameter form
			s_rx_d[2] = twd;
    213c:	d0 93 da 01 	sts	0x01DA, r29	; 0x8001da <s_rx_d+0x2>
			if (!s_twi_rcvd_command_open_form(s_rx_d, ++pos_i)) {
				twcr_new |= _BV(TWEA);			// Send after next coming data byte ACK
			} else {
				twcr_new &= ~_BV(TWEA);			// Send after next coming data byte NACK
    2140:	cf 7b       	andi	r28, 0xBF	; 191
				pos_i = 0;
    2142:	10 92 d4 01 	sts	0x01D4, r1	; 0x8001d4 <pos_i.2558>
    2146:	70 c0       	rjmp	.+224    	; 0x2228 <__vector_24__bottom+0x1f8>
			}
		}
		break;

	case 0x88:									// NACK after last data byte sent
		nop();
    2148:	00 00       	nop
		// fall-through.
	case 0x98:
		s_rx_lock = 0;
    214a:	10 92 e0 01 	sts	0x01E0, r1	; 0x8001e0 <s_rx_lock>
		if (cnt_i != 0b111) {
    214e:	80 91 d3 01 	lds	r24, 0x01D3	; 0x8001d3 <cnt_i.2560>
    2152:	87 30       	cpi	r24, 0x07	; 7
    2154:	29 f0       	breq	.+10     	; 0x2160 <__vector_24__bottom+0x130>
			s_twi_rcvd_command_closed_form(s_rx_d, pos_i);	// Call interpreter for closed form of parameters
    2156:	60 91 d4 01 	lds	r22, 0x01D4	; 0x8001d4 <pos_i.2558>
    215a:	88 ed       	ldi	r24, 0xD8	; 216
    215c:	91 e0       	ldi	r25, 0x01	; 1
    215e:	34 df       	rcall	.-408    	; 0x1fc8 <s_twi_rcvd_command_closed_form>
		} else {
			s_twi_rcvd_command_open_form(s_rx_d, ++pos_i);	// Call interpreter for open form of parameters
		}
		pos_i = 0;
    2160:	10 92 d4 01 	sts	0x01D4, r1	; 0x8001d4 <pos_i.2558>
		cnt_i = 0;
    2164:	10 92 d3 01 	sts	0x01D3, r1	; 0x8001d3 <cnt_i.2560>
		mem_set(s_rx_d, 8, 0x00);
    2168:	40 e0       	ldi	r20, 0x00	; 0
    216a:	68 e0       	ldi	r22, 0x08	; 8
    216c:	88 ed       	ldi	r24, 0xD8	; 216
    216e:	91 e0       	ldi	r25, 0x01	; 1
    2170:	aa d0       	rcall	.+340    	; 0x22c6 <mem_set>
		s_rx_lock = 0;
    2172:	10 92 e0 01 	sts	0x01E0, r1	; 0x8001e0 <s_rx_lock>
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    2176:	c0 64       	ori	r28, 0x40	; 64
		break;
    2178:	57 c0       	rjmp	.+174    	; 0x2228 <__vector_24__bottom+0x1f8>

	case 0xA0:									// STOP or RESTART received while still addressed as slave
		s_rx_lock = 0;
    217a:	10 92 e0 01 	sts	0x01E0, r1	; 0x8001e0 <s_rx_lock>
		if (cnt_i != 0b111) {
    217e:	80 91 d3 01 	lds	r24, 0x01D3	; 0x8001d3 <cnt_i.2560>
    2182:	87 30       	cpi	r24, 0x07	; 7
    2184:	29 f0       	breq	.+10     	; 0x2190 <__vector_24__bottom+0x160>
			s_twi_rcvd_command_closed_form(s_rx_d, pos_i);	// Call interpreter for closed form of parameters
    2186:	60 91 d4 01 	lds	r22, 0x01D4	; 0x8001d4 <pos_i.2558>
    218a:	88 ed       	ldi	r24, 0xD8	; 216
    218c:	91 e0       	ldi	r25, 0x01	; 1
    218e:	1c df       	rcall	.-456    	; 0x1fc8 <s_twi_rcvd_command_closed_form>
		} else {
			s_twi_rcvd_command_open_form(s_rx_d, ++pos_i);	// Call interpreter for open form of parameters
		}
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    2190:	c0 64       	ori	r28, 0x40	; 64
		pos_i = 0;
    2192:	10 92 d4 01 	sts	0x01D4, r1	; 0x8001d4 <pos_i.2558>
		break;
    2196:	48 c0       	rjmp	.+144    	; 0x2228 <__vector_24__bottom+0x1f8>


	/* Slave Transmitter Mode */

	case 0xA8:									// SLA+R received and ACK has been returned
		nop();
    2198:	00 00       	nop
		// fall-through.
	case 0xB0:
		s_rx_lock = 1;
    219a:	81 e0       	ldi	r24, 0x01	; 1
    219c:	80 93 e0 01 	sts	0x01E0, r24	; 0x8001e0 <s_rx_lock>
		pos_o = 0;
    21a0:	10 92 d6 01 	sts	0x01D6, r1	; 0x8001d6 <pos_o.2559>
		cnt_o = s_rx_len;
    21a4:	80 91 d7 01 	lds	r24, 0x01D7	; 0x8001d7 <s_rx_len>
    21a8:	80 93 d5 01 	sts	0x01D5, r24	; 0x8001d5 <cnt_o.2561>
		TWDR = cnt_o > pos_o ?  s_rx_d[pos_o++] : 0;
    21ac:	88 23       	and	r24, r24
    21ae:	31 f0       	breq	.+12     	; 0x21bc <__vector_24__bottom+0x18c>
    21b0:	81 e0       	ldi	r24, 0x01	; 1
    21b2:	80 93 d6 01 	sts	0x01D6, r24	; 0x8001d6 <pos_o.2559>
    21b6:	80 91 d8 01 	lds	r24, 0x01D8	; 0x8001d8 <s_rx_d>
    21ba:	01 c0       	rjmp	.+2      	; 0x21be <__vector_24__bottom+0x18e>
    21bc:	80 e0       	ldi	r24, 0x00	; 0
    21be:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>

		if (cnt_o > pos_o) {
    21c2:	90 91 d5 01 	lds	r25, 0x01D5	; 0x8001d5 <cnt_o.2561>
    21c6:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <pos_o.2559>
    21ca:	89 17       	cp	r24, r25
    21cc:	10 f4       	brcc	.+4      	; 0x21d2 <__vector_24__bottom+0x1a2>
			twcr_new |= _BV(TWEA);				// More data to send ACK
    21ce:	c0 64       	ori	r28, 0x40	; 64
    21d0:	2b c0       	rjmp	.+86     	; 0x2228 <__vector_24__bottom+0x1f8>
		} else {
			twcr_new &= ~_BV(TWEA);				// No more data to send NACK
    21d2:	cf 7b       	andi	r28, 0xBF	; 191
    21d4:	29 c0       	rjmp	.+82     	; 0x2228 <__vector_24__bottom+0x1f8>
		}
		break;

	case 0xB8:									// Data sent and ACK has been returned
		TWDR = cnt_o > pos_o ?  s_rx_d[pos_o++] : 0;
    21d6:	e0 91 d6 01 	lds	r30, 0x01D6	; 0x8001d6 <pos_o.2559>
    21da:	80 91 d5 01 	lds	r24, 0x01D5	; 0x8001d5 <cnt_o.2561>
    21de:	e8 17       	cp	r30, r24
    21e0:	48 f4       	brcc	.+18     	; 0x21f4 <__vector_24__bottom+0x1c4>
    21e2:	81 e0       	ldi	r24, 0x01	; 1
    21e4:	8e 0f       	add	r24, r30
    21e6:	80 93 d6 01 	sts	0x01D6, r24	; 0x8001d6 <pos_o.2559>
    21ea:	f0 e0       	ldi	r31, 0x00	; 0
    21ec:	e8 52       	subi	r30, 0x28	; 40
    21ee:	fe 4f       	sbci	r31, 0xFE	; 254
    21f0:	80 81       	ld	r24, Z
    21f2:	01 c0       	rjmp	.+2      	; 0x21f6 <__vector_24__bottom+0x1c6>
    21f4:	80 e0       	ldi	r24, 0x00	; 0
    21f6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		if (cnt_o > pos_o) {
    21fa:	90 91 d5 01 	lds	r25, 0x01D5	; 0x8001d5 <cnt_o.2561>
    21fe:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <pos_o.2559>
    2202:	89 17       	cp	r24, r25
    2204:	10 f4       	brcc	.+4      	; 0x220a <__vector_24__bottom+0x1da>
			twcr_new |= _BV(TWEA);				// More data to send ACK
    2206:	c0 64       	ori	r28, 0x40	; 64
    2208:	0f c0       	rjmp	.+30     	; 0x2228 <__vector_24__bottom+0x1f8>
			} else {
			twcr_new &= ~_BV(TWEA);				// No more data to send NACK
    220a:	cf 7b       	andi	r28, 0xBF	; 191
    220c:	0d c0       	rjmp	.+26     	; 0x2228 <__vector_24__bottom+0x1f8>
		}
		break;

	case 0xC0:									// Data sent and NACK has been returned
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    220e:	c0 64       	ori	r28, 0x40	; 64
		pos_o = 0;
    2210:	10 92 d6 01 	sts	0x01D6, r1	; 0x8001d6 <pos_o.2559>
		cnt_o = 0;
    2214:	10 92 d5 01 	sts	0x01D5, r1	; 0x8001d5 <cnt_o.2561>
		s_rx_lock = 0;
    2218:	10 92 e0 01 	sts	0x01E0, r1	; 0x8001e0 <s_rx_lock>
		break;
    221c:	05 c0       	rjmp	.+10     	; 0x2228 <__vector_24__bottom+0x1f8>

	case 0xC8:									// Last data sent and ACK has been returned
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    221e:	c0 64       	ori	r28, 0x40	; 64
		s_rx_lock = 0;
    2220:	10 92 e0 01 	sts	0x01E0, r1	; 0x8001e0 <s_rx_lock>
		/* message transmitted successfully in slave mode */
		break;
    2224:	01 c0       	rjmp	.+2      	; 0x2228 <__vector_24__bottom+0x1f8>
		
	default:
		nop();
    2226:	00 00       	nop
	}

	return twcr_new;
}
    2228:	8c 2f       	mov	r24, r28
    222a:	df 91       	pop	r29
    222c:	cf 91       	pop	r28
    222e:	1f 91       	pop	r17
    2230:	0f 91       	pop	r16
    2232:	08 95       	ret

00002234 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    2234:	08 95       	ret

00002236 <get_abs_time>:
/* MAIN section */

void halt(void)
{
	/* MAIN Loop Shutdown */
	runmode = 0;
    2236:	8f 92       	push	r8
    2238:	9f 92       	push	r9
    223a:	af 92       	push	r10
    223c:	bf 92       	push	r11
    223e:	cf 92       	push	r12
    2240:	df 92       	push	r13
    2242:	ef 92       	push	r14
    2244:	ff 92       	push	r15
    2246:	cf 93       	push	r28
    2248:	df 93       	push	r29
    224a:	1f 92       	push	r1
    224c:	cd b7       	in	r28, 0x3d	; 61
    224e:	de b7       	in	r29, 0x3e	; 62
    2250:	8f b7       	in	r24, 0x3f	; 63
    2252:	89 83       	std	Y+1, r24	; 0x01
    2254:	f8 94       	cli
    2256:	99 81       	ldd	r25, Y+1	; 0x01
    2258:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
    225c:	20 91 85 00 	lds	r18, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    2260:	c0 90 08 02 	lds	r12, 0x0208	; 0x800208 <g_timer_abs_msb>
    2264:	d0 90 09 02 	lds	r13, 0x0209	; 0x800209 <g_timer_abs_msb+0x1>
    2268:	e0 90 0a 02 	lds	r14, 0x020A	; 0x80020a <g_timer_abs_msb+0x2>
    226c:	f0 90 0b 02 	lds	r15, 0x020B	; 0x80020b <g_timer_abs_msb+0x3>
    2270:	9f bf       	out	0x3f, r25	; 63
    2272:	90 e0       	ldi	r25, 0x00	; 0
    2274:	92 2b       	or	r25, r18
    2276:	bc 01       	movw	r22, r24
    2278:	99 0f       	add	r25, r25
    227a:	88 0b       	sbc	r24, r24
    227c:	99 0b       	sbc	r25, r25
    227e:	98 d3       	rcall	.+1840   	; 0x29b0 <__floatsisf>
    2280:	20 e0       	ldi	r18, 0x00	; 0
    2282:	34 e2       	ldi	r19, 0x24	; 36
    2284:	44 ef       	ldi	r20, 0xF4	; 244
    2286:	5a e4       	ldi	r21, 0x4A	; 74
    2288:	f8 d2       	rcall	.+1520   	; 0x287a <__divsf3>
    228a:	4b 01       	movw	r8, r22
    228c:	5c 01       	movw	r10, r24
    228e:	c7 01       	movw	r24, r14
    2290:	b6 01       	movw	r22, r12
    2292:	8c d3       	rcall	.+1816   	; 0x29ac <__floatunsisf>
    2294:	20 e0       	ldi	r18, 0x00	; 0
    2296:	30 e0       	ldi	r19, 0x00	; 0
    2298:	40 e0       	ldi	r20, 0x00	; 0
    229a:	54 e4       	ldi	r21, 0x44	; 68
    229c:	3d d4       	rcall	.+2170   	; 0x2b18 <__mulsf3>
    229e:	20 e0       	ldi	r18, 0x00	; 0
    22a0:	34 e2       	ldi	r19, 0x24	; 36
    22a2:	44 ef       	ldi	r20, 0xF4	; 244
    22a4:	5a e4       	ldi	r21, 0x4A	; 74
    22a6:	e9 d2       	rcall	.+1490   	; 0x287a <__divsf3>
    22a8:	a5 01       	movw	r20, r10
    22aa:	94 01       	movw	r18, r8
    22ac:	7e d2       	rcall	.+1276   	; 0x27aa <__addsf3>
    22ae:	0f 90       	pop	r0
    22b0:	df 91       	pop	r29
    22b2:	cf 91       	pop	r28
    22b4:	ff 90       	pop	r15
    22b6:	ef 90       	pop	r14
    22b8:	df 90       	pop	r13
    22ba:	cf 90       	pop	r12
    22bc:	bf 90       	pop	r11
    22be:	af 90       	pop	r10
    22c0:	9f 90       	pop	r9
    22c2:	8f 90       	pop	r8
    22c4:	08 95       	ret

000022c6 <mem_set>:
    22c6:	66 23       	and	r22, r22
    22c8:	39 f0       	breq	.+14     	; 0x22d8 <mem_set+0x12>
    22ca:	fc 01       	movw	r30, r24
    22cc:	86 0f       	add	r24, r22
    22ce:	91 1d       	adc	r25, r1
    22d0:	41 93       	st	Z+, r20
    22d2:	e8 17       	cp	r30, r24
    22d4:	f9 07       	cpc	r31, r25
    22d6:	e1 f7       	brne	.-8      	; 0x22d0 <mem_set+0xa>
    22d8:	08 95       	ret

000022da <s_task>:
    22da:	4f 92       	push	r4
    22dc:	5f 92       	push	r5
    22de:	6f 92       	push	r6
    22e0:	7f 92       	push	r7
    22e2:	8f 92       	push	r8
    22e4:	9f 92       	push	r9
    22e6:	af 92       	push	r10
    22e8:	bf 92       	push	r11
    22ea:	cf 92       	push	r12
    22ec:	df 92       	push	r13
    22ee:	ef 92       	push	r14
    22f0:	ff 92       	push	r15
    22f2:	0f 93       	push	r16
    22f4:	1f 93       	push	r17
    22f6:	cf 93       	push	r28
    22f8:	df 93       	push	r29
    22fa:	cd b7       	in	r28, 0x3d	; 61
    22fc:	de b7       	in	r29, 0x3e	; 62
    22fe:	66 97       	sbiw	r28, 0x16	; 22
    2300:	0f b6       	in	r0, 0x3f	; 63
    2302:	f8 94       	cli
    2304:	de bf       	out	0x3e, r29	; 62
    2306:	0f be       	out	0x3f, r0	; 63
    2308:	cd bf       	out	0x3d, r28	; 61
    230a:	8f b7       	in	r24, 0x3f	; 63
    230c:	8a 8b       	std	Y+18, r24	; 0x12
    230e:	f8 94       	cli
    2310:	8a 89       	ldd	r24, Y+18	; 0x12
    2312:	c0 90 03 02 	lds	r12, 0x0203	; 0x800203 <g_adc_ldr>
    2316:	d0 90 04 02 	lds	r13, 0x0204	; 0x800204 <g_adc_ldr+0x1>
    231a:	e0 90 05 02 	lds	r14, 0x0205	; 0x800205 <g_adc_ldr+0x2>
    231e:	f0 90 06 02 	lds	r15, 0x0206	; 0x800206 <g_adc_ldr+0x3>
    2322:	20 91 ff 01 	lds	r18, 0x01FF	; 0x8001ff <g_adc_ldr_last>
    2326:	30 91 00 02 	lds	r19, 0x0200	; 0x800200 <g_adc_ldr_last+0x1>
    232a:	40 91 01 02 	lds	r20, 0x0201	; 0x800201 <g_adc_ldr_last+0x2>
    232e:	50 91 02 02 	lds	r21, 0x0202	; 0x800202 <g_adc_ldr_last+0x3>
    2332:	40 90 fb 01 	lds	r4, 0x01FB	; 0x8001fb <g_adc_temp>
    2336:	50 90 fc 01 	lds	r5, 0x01FC	; 0x8001fc <g_adc_temp+0x1>
    233a:	60 90 fd 01 	lds	r6, 0x01FD	; 0x8001fd <g_adc_temp+0x2>
    233e:	70 90 fe 01 	lds	r7, 0x01FE	; 0x8001fe <g_adc_temp+0x3>
    2342:	80 90 f7 01 	lds	r8, 0x01F7	; 0x8001f7 <g_adc_temp_last>
    2346:	90 90 f8 01 	lds	r9, 0x01F8	; 0x8001f8 <g_adc_temp_last+0x1>
    234a:	a0 90 f9 01 	lds	r10, 0x01F9	; 0x8001f9 <g_adc_temp_last+0x2>
    234e:	b0 90 fa 01 	lds	r11, 0x01FA	; 0x8001fa <g_adc_temp_last+0x3>
    2352:	8b 8a       	std	Y+19, r8	; 0x13
    2354:	9c 8a       	std	Y+20, r9	; 0x14
    2356:	ad 8a       	std	Y+21, r10	; 0x15
    2358:	be 8a       	std	Y+22, r11	; 0x16
    235a:	8f bf       	out	0x3f, r24	; 63
    235c:	c7 01       	movw	r24, r14
    235e:	b6 01       	movw	r22, r12
    2360:	23 d2       	rcall	.+1094   	; 0x27a8 <__subsf3>
    2362:	4b 01       	movw	r8, r22
    2364:	5c 01       	movw	r10, r24
    2366:	20 e0       	ldi	r18, 0x00	; 0
    2368:	30 e0       	ldi	r19, 0x00	; 0
    236a:	40 e2       	ldi	r20, 0x20	; 32
    236c:	50 ec       	ldi	r21, 0xC0	; 192
    236e:	81 d2       	rcall	.+1282   	; 0x2872 <__cmpsf2>
    2370:	18 16       	cp	r1, r24
    2372:	54 f4       	brge	.+20     	; 0x2388 <s_task+0xae>
    2374:	20 e0       	ldi	r18, 0x00	; 0
    2376:	30 e0       	ldi	r19, 0x00	; 0
    2378:	40 e2       	ldi	r20, 0x20	; 32
    237a:	50 e4       	ldi	r21, 0x40	; 64
    237c:	c5 01       	movw	r24, r10
    237e:	b4 01       	movw	r22, r8
    2380:	c7 d3       	rcall	.+1934   	; 0x2b10 <__gesf2>
    2382:	88 23       	and	r24, r24
    2384:	0c f4       	brge	.+2      	; 0x2388 <s_task+0xae>
    2386:	53 c0       	rjmp	.+166    	; 0x242e <s_task+0x154>
    2388:	a7 01       	movw	r20, r14
    238a:	96 01       	movw	r18, r12
    238c:	60 e0       	ldi	r22, 0x00	; 0
    238e:	70 ec       	ldi	r23, 0xC0	; 192
    2390:	8f e7       	ldi	r24, 0x7F	; 127
    2392:	94 e4       	ldi	r25, 0x44	; 68
    2394:	09 d2       	rcall	.+1042   	; 0x27a8 <__subsf3>
    2396:	de d2       	rcall	.+1468   	; 0x2954 <__fixunssfsi>
    2398:	4b 01       	movw	r8, r22
    239a:	5c 01       	movw	r10, r24
    239c:	86 eb       	ldi	r24, 0xB6	; 182
    239e:	88 16       	cp	r8, r24
    23a0:	83 e0       	ldi	r24, 0x03	; 3
    23a2:	98 06       	cpc	r9, r24
    23a4:	b8 f4       	brcc	.+46     	; 0x23d4 <s_task+0xfa>
    23a6:	b4 01       	movw	r22, r8
    23a8:	80 e0       	ldi	r24, 0x00	; 0
    23aa:	90 e0       	ldi	r25, 0x00	; 0
    23ac:	ff d2       	rcall	.+1534   	; 0x29ac <__floatunsisf>
    23ae:	20 e0       	ldi	r18, 0x00	; 0
    23b0:	30 e4       	ldi	r19, 0x40	; 64
    23b2:	4d e6       	ldi	r20, 0x6D	; 109
    23b4:	54 e4       	ldi	r21, 0x44	; 68
    23b6:	61 d2       	rcall	.+1218   	; 0x287a <__divsf3>
    23b8:	20 e0       	ldi	r18, 0x00	; 0
    23ba:	30 e0       	ldi	r19, 0x00	; 0
    23bc:	4f e7       	ldi	r20, 0x7F	; 127
    23be:	53 e4       	ldi	r21, 0x43	; 67
    23c0:	ab d3       	rcall	.+1878   	; 0x2b18 <__mulsf3>
    23c2:	c8 d2       	rcall	.+1424   	; 0x2954 <__fixunssfsi>
    23c4:	60 93 b3 00 	sts	0x00B3, r22	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
    23c8:	e0 eb       	ldi	r30, 0xB0	; 176
    23ca:	f0 e0       	ldi	r31, 0x00	; 0
    23cc:	80 81       	ld	r24, Z
    23ce:	80 68       	ori	r24, 0x80	; 128
    23d0:	80 83       	st	Z, r24
    23d2:	07 c0       	rjmp	.+14     	; 0x23e2 <s_task+0x108>
    23d4:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
    23d8:	e0 eb       	ldi	r30, 0xB0	; 176
    23da:	f0 e0       	ldi	r31, 0x00	; 0
    23dc:	80 81       	ld	r24, Z
    23de:	8f 73       	andi	r24, 0x3F	; 63
    23e0:	80 83       	st	Z, r24
    23e2:	9f 92       	push	r9
    23e4:	8f 92       	push	r8
    23e6:	81 e3       	ldi	r24, 0x31	; 49
    23e8:	91 e0       	ldi	r25, 0x01	; 1
    23ea:	9f 93       	push	r25
    23ec:	8f 93       	push	r24
    23ee:	8e 01       	movw	r16, r28
    23f0:	0f 5f       	subi	r16, 0xFF	; 255
    23f2:	1f 4f       	sbci	r17, 0xFF	; 255
    23f4:	1f 93       	push	r17
    23f6:	0f 93       	push	r16
    23f8:	4c d4       	rcall	.+2200   	; 0x2c92 <sprintf>
    23fa:	b3 dd       	rcall	.-1178   	; 0x1f62 <lcd_get_sysfont>
    23fc:	9c 01       	movw	r18, r24
    23fe:	41 e5       	ldi	r20, 0x51	; 81
    2400:	68 e7       	ldi	r22, 0x78	; 120
    2402:	c8 01       	movw	r24, r16
    2404:	0e 94 ad 07 	call	0xf5a	; 0xf5a <gfx_mono_draw_string>
    2408:	8f b7       	in	r24, 0x3f	; 63
    240a:	89 8b       	std	Y+17, r24	; 0x11
    240c:	f8 94       	cli
    240e:	89 89       	ldd	r24, Y+17	; 0x11
    2410:	c0 92 ff 01 	sts	0x01FF, r12	; 0x8001ff <g_adc_ldr_last>
    2414:	d0 92 00 02 	sts	0x0200, r13	; 0x800200 <g_adc_ldr_last+0x1>
    2418:	e0 92 01 02 	sts	0x0201, r14	; 0x800201 <g_adc_ldr_last+0x2>
    241c:	f0 92 02 02 	sts	0x0202, r15	; 0x800202 <g_adc_ldr_last+0x3>
    2420:	8f bf       	out	0x3f, r24	; 63
    2422:	0f 90       	pop	r0
    2424:	0f 90       	pop	r0
    2426:	0f 90       	pop	r0
    2428:	0f 90       	pop	r0
    242a:	0f 90       	pop	r0
    242c:	0f 90       	pop	r0
    242e:	2b 89       	ldd	r18, Y+19	; 0x13
    2430:	3c 89       	ldd	r19, Y+20	; 0x14
    2432:	4d 89       	ldd	r20, Y+21	; 0x15
    2434:	5e 89       	ldd	r21, Y+22	; 0x16
    2436:	c3 01       	movw	r24, r6
    2438:	b2 01       	movw	r22, r4
    243a:	b6 d1       	rcall	.+876    	; 0x27a8 <__subsf3>
    243c:	6b 01       	movw	r12, r22
    243e:	7c 01       	movw	r14, r24
    2440:	2a e0       	ldi	r18, 0x0A	; 10
    2442:	37 ed       	ldi	r19, 0xD7	; 215
    2444:	43 ea       	ldi	r20, 0xA3	; 163
    2446:	5b eb       	ldi	r21, 0xBB	; 187
    2448:	14 d2       	rcall	.+1064   	; 0x2872 <__cmpsf2>
    244a:	18 16       	cp	r1, r24
    244c:	4c f4       	brge	.+18     	; 0x2460 <s_task+0x186>
    244e:	2a e0       	ldi	r18, 0x0A	; 10
    2450:	37 ed       	ldi	r19, 0xD7	; 215
    2452:	43 ea       	ldi	r20, 0xA3	; 163
    2454:	5b e3       	ldi	r21, 0x3B	; 59
    2456:	c7 01       	movw	r24, r14
    2458:	b6 01       	movw	r22, r12
    245a:	5a d3       	rcall	.+1716   	; 0x2b10 <__gesf2>
    245c:	88 23       	and	r24, r24
    245e:	34 f1       	brlt	.+76     	; 0x24ac <s_task+0x1d2>
    2460:	8f b7       	in	r24, 0x3f	; 63
    2462:	89 83       	std	Y+1, r24	; 0x01
    2464:	f8 94       	cli
    2466:	19 81       	ldd	r17, Y+1	; 0x01
    2468:	29 e1       	ldi	r18, 0x19	; 25
    246a:	37 ec       	ldi	r19, 0xC7	; 199
    246c:	4f ea       	ldi	r20, 0xAF	; 175
    246e:	53 e4       	ldi	r21, 0x43	; 67
    2470:	c3 01       	movw	r24, r6
    2472:	b2 01       	movw	r22, r4
    2474:	99 d1       	rcall	.+818    	; 0x27a8 <__subsf3>
    2476:	20 e0       	ldi	r18, 0x00	; 0
    2478:	30 ea       	ldi	r19, 0xA0	; 160
    247a:	47 e8       	ldi	r20, 0x87	; 135
    247c:	5f e3       	ldi	r21, 0x3F	; 63
    247e:	4c d3       	rcall	.+1688   	; 0x2b18 <__mulsf3>
    2480:	20 e0       	ldi	r18, 0x00	; 0
    2482:	30 e0       	ldi	r19, 0x00	; 0
    2484:	48 ec       	ldi	r20, 0xC8	; 200
    2486:	51 e4       	ldi	r21, 0x41	; 65
    2488:	90 d1       	rcall	.+800    	; 0x27aa <__addsf3>
    248a:	60 93 f3 01 	sts	0x01F3, r22	; 0x8001f3 <g_temp>
    248e:	70 93 f4 01 	sts	0x01F4, r23	; 0x8001f4 <g_temp+0x1>
    2492:	80 93 f5 01 	sts	0x01F5, r24	; 0x8001f5 <g_temp+0x2>
    2496:	90 93 f6 01 	sts	0x01F6, r25	; 0x8001f6 <g_temp+0x3>
    249a:	40 92 f7 01 	sts	0x01F7, r4	; 0x8001f7 <g_adc_temp_last>
    249e:	50 92 f8 01 	sts	0x01F8, r5	; 0x8001f8 <g_adc_temp_last+0x1>
    24a2:	60 92 f9 01 	sts	0x01F9, r6	; 0x8001f9 <g_adc_temp_last+0x2>
    24a6:	70 92 fa 01 	sts	0x01FA, r7	; 0x8001fa <g_adc_temp_last+0x3>
    24aa:	1f bf       	out	0x3f, r17	; 63
    24ac:	80 91 f1 01 	lds	r24, 0x01F1	; 0x8001f1 <g_animation_on>
    24b0:	88 23       	and	r24, r24
    24b2:	11 f0       	breq	.+4      	; 0x24b8 <s_task+0x1de>
    24b4:	3c db       	rcall	.-2440   	; 0x1b2e <lcd_animation_loop>
    24b6:	07 c0       	rjmp	.+14     	; 0x24c6 <s_task+0x1ec>
    24b8:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
    24bc:	88 23       	and	r24, r24
    24be:	19 f0       	breq	.+6      	; 0x24c6 <s_task+0x1ec>
    24c0:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    24c4:	71 da       	rcall	.-2846   	; 0x19a8 <lcd_cls>
    24c6:	66 96       	adiw	r28, 0x16	; 22
    24c8:	0f b6       	in	r0, 0x3f	; 63
    24ca:	f8 94       	cli
    24cc:	de bf       	out	0x3e, r29	; 62
    24ce:	0f be       	out	0x3f, r0	; 63
    24d0:	cd bf       	out	0x3d, r28	; 61
    24d2:	df 91       	pop	r29
    24d4:	cf 91       	pop	r28
    24d6:	1f 91       	pop	r17
    24d8:	0f 91       	pop	r16
    24da:	ff 90       	pop	r15
    24dc:	ef 90       	pop	r14
    24de:	df 90       	pop	r13
    24e0:	cf 90       	pop	r12
    24e2:	bf 90       	pop	r11
    24e4:	af 90       	pop	r10
    24e6:	9f 90       	pop	r9
    24e8:	8f 90       	pop	r8
    24ea:	7f 90       	pop	r7
    24ec:	6f 90       	pop	r6
    24ee:	5f 90       	pop	r5
    24f0:	4f 90       	pop	r4
    24f2:	08 95       	ret

000024f4 <main>:
}

int main (void)
{
    24f4:	ef 92       	push	r14
    24f6:	ff 92       	push	r15
    24f8:	0f 93       	push	r16
    24fa:	1f 93       	push	r17
    24fc:	cf 93       	push	r28
    24fe:	df 93       	push	r29
    2500:	00 d0       	rcall	.+0      	; 0x2502 <main+0xe>
    2502:	00 d0       	rcall	.+0      	; 0x2504 <main+0x10>
    2504:	1f 92       	push	r1
    2506:	cd b7       	in	r28, 0x3d	; 61
    2508:	de b7       	in	r29, 0x3e	; 62
{
	/* This function is called prior enabled interrupts and thus does not lock interrupts,
	 * most critical pins are handled first.
	 */

	PORTC = 0b01111110;		// PC0: LDR-ADC in-NoPU, PC1: SW_I in-PU, PC2: SW_Q in-PU, PC3: LCD-CS out-HI
    250a:	8e e7       	ldi	r24, 0x7E	; 126
    250c:	88 b9       	out	0x08, r24	; 8
	DDRC  = 0b00001000;		// PC4: I2C-SDA in-PU-AF-TWI, PC5: I2C-SCL in-PU-AF-TWI, PC6: RESET in-PU, PC7: -
    250e:	88 e0       	ldi	r24, 0x08	; 8
    2510:	87 b9       	out	0x07, r24	; 7

	PORTB = 0b00010100;		// PB0: LCD-CD out-LO, PB1: AUDIO out-AF-OC1A, PB2: SW_P in-PU, PB3: LCDBL out-AF-OC2A,
    2512:	84 e1       	ldi	r24, 0x14	; 20
    2514:	85 b9       	out	0x05, r24	; 5
	DDRB  = 0b11111011;		// PB4: LCD-R/!W out-HI, PB5: LCD-EN out-LO, PB6: LEDRD out-LO, LEDGN out-LO
    2516:	8b ef       	ldi	r24, 0xFB	; 251
    2518:	84 b9       	out	0x04, r24	; 4

	PORTD = 0xff;			// PD0..PD7: LCD-D0..LCD-D7 in-PU
    251a:	8f ef       	ldi	r24, 0xFF	; 255
    251c:	8b b9       	out	0x0b, r24	; 11
	DDRD  = 0x00;
    251e:	1a b8       	out	0x0a, r1	; 10

	// Analog input: Digital Disable Register
	DIDR0 = 0b00000001;		// PC0: LDR-ADC
    2520:	0f 2e       	mov	r0, r31
    2522:	fe e7       	ldi	r31, 0x7E	; 126
    2524:	ef 2e       	mov	r14, r31
    2526:	f1 2c       	mov	r15, r1
    2528:	f0 2d       	mov	r31, r0
    252a:	11 e0       	ldi	r17, 0x01	; 1
    252c:	f7 01       	movw	r30, r14
    252e:	10 83       	st	Z, r17

	/* Rapid I/O settings */
	s_io_preinit();

	/* Init of sub-modules */
	sysclk_init();	PRR = 0b11101011;			// For debugging this module has to be powered on, again
    2530:	0e 94 a4 03 	call	0x748	; 0x748 <sysclk_init>
    2534:	8b ee       	ldi	r24, 0xEB	; 235
    2536:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
static void s_tc_init(void)
{
	/* This function is called prior enabled interrupts and thus does not lock interrupts. */

	/* Timer Synchronous Mode - prepare for  s_tc_start(void) */
	GTCCR = _BV(TSM)							// Timer Synchronous Mode active
    253a:	03 e8       	ldi	r16, 0x83	; 131
    253c:	03 bd       	out	0x23, r16	; 35
	{
	}

	/* TC1 - OC1A: Audio output @ 16-bit counter PWM, used: 10-bit resolution - overflows with 15625 Hz */
	{
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    253e:	68 e0       	ldi	r22, 0x08	; 8
    2540:	80 e0       	ldi	r24, 0x00	; 0
    2542:	0e 94 bd 03 	call	0x77a	; 0x77a <sysclk_enable_module>

		TCCR1A  = (0b10  << COM1A0)		 		// HI --> LO when compare value is reached - non-inverted PWM mode
    2546:	82 e8       	ldi	r24, 0x82	; 130
    2548:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
				| (0b10  << WGM10);				// WGM: 0b0110 = Fast PWM 9 bit

		TCCR1B  = ( 0b01 << WGM12)
    254c:	89 e0       	ldi	r24, 0x09	; 9
    254e:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
				| (0b001 << CS10);				// CLKio DIV1 = 8 MHz

		TCNT1H  = 0b00000000           ;		// Clear current value for synchronous start (when restarting without reset)
    2552:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
		barrier();
		TCNT1L	=            0b00000000;
    2556:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>

		OCR1AH  =        0b1           ;		// Mid-range compare value for zero audio output
    255a:	10 93 89 00 	sts	0x0089, r17	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		OCR1AL  =            0b00000000;
    255e:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>

		TIMSK1  = _BV(TOIE1);					// TOIE1 interrupt
    2562:	10 93 6f 00 	sts	0x006F, r17	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
		TIFR1   = 0b00100111;					// Clear all flags (when restarting without reset)
    2566:	87 e2       	ldi	r24, 0x27	; 39
    2568:	86 bb       	out	0x16, r24	; 22
	}

	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    256a:	60 e4       	ldi	r22, 0x40	; 64
    256c:	80 e0       	ldi	r24, 0x00	; 0
    256e:	0e 94 bd 03 	call	0x77a	; 0x77a <sysclk_enable_module>

		TCCR2A  = (0b10  << COM2A0)				// HI --> LO when compare value is reached - non-inverted PWM mode
    2572:	00 93 b0 00 	sts	0x00B0, r16	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
				| (0b11  << WGM20);				// WGM: 0b011 = Fast PWM mode 8 bit

		TCCR2B  = ( 0b0  << WGM22)
    2576:	85 e0       	ldi	r24, 0x05	; 5
    2578:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
				| (0b101 << CS20);				// CLKio DIV 128 = 62500 Hz --> / 2**8 = 244 Hz looping rate

		TCNT2   = 0;							// Clear current value for synchronous start (when restarting without reset)
    257c:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>

		OCR2A   = 0x00;							// LCD backlight dimmed down
    2580:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>

		TIMSK2  = 0b00000000;					// No interrupts
    2584:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		TIFR2   = 0b00000111;					// Clear all flags
    2588:	87 e0       	ldi	r24, 0x07	; 7
    258a:	87 bb       	out	0x17, r24	; 23

		ASSR    = 0;							// No async. TOSC1 mode
    258c:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>
}


static void s_adc_init(void)
{
	sysclk_enable_module(POWER_RED_REG0, PRADC_bm);	// enable ADC sub-module
    2590:	61 e0       	ldi	r22, 0x01	; 1
    2592:	80 e0       	ldi	r24, 0x00	; 0
    2594:	0e 94 bd 03 	call	0x77a	; 0x77a <sysclk_enable_module>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    2598:	f7 01       	movw	r30, r14
    259a:	10 83       	st	Z, r17
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
    259c:	ea e7       	ldi	r30, 0x7A	; 122
    259e:	f0 e0       	ldi	r31, 0x00	; 0
    25a0:	87 e8       	ldi	r24, 0x87	; 135
    25a2:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    25a4:	80 ec       	ldi	r24, 0xC0	; 192
    25a6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	adc_disable_digital_inputs(_BV(ADC0D));		// disable the digital input on the ADC0 port

	adc_init(ADC_PRESCALER_DIV128);
	adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);

	ADCSRA |= _BV(ADIF);						// clear interrupt status bit by setting it to clear
    25aa:	80 81       	ld	r24, Z
    25ac:	80 61       	ori	r24, 0x10	; 16
    25ae:	80 83       	st	Z, r24
}

/*  \brief Enable ADC interrupt */
static inline void adc_enable_interrupt(void)
{
	ADCSRA |= (1 << ADIE);
    25b0:	80 81       	ld	r24, Z
    25b2:	88 60       	ori	r24, 0x08	; 8
    25b4:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    25b6:	ab e7       	ldi	r26, 0x7B	; 123
    25b8:	b0 e0       	ldi	r27, 0x00	; 0
    25ba:	8c 91       	ld	r24, X
    25bc:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
    25be:	86 60       	ori	r24, 0x06	; 6
	ADC_ADTS_REG = temp;
    25c0:	8c 93       	st	X, r24
}

/*  \brief Enable ADC Auto Trigger */
static inline void adc_enable_autotrigger(void)
{
	ADCSRA |= (1 << ADATE);
    25c2:	80 81       	ld	r24, Z
    25c4:	80 62       	ori	r24, 0x20	; 32
    25c6:	80 83       	st	Z, r24
	ioport_init();
	s_tc_init();
	s_adc_init();

	/* I/O pins go active here */
	board_init();
    25c8:	35 de       	rcall	.-918    	; 0x2234 <board_init>
//@}
static inline reset_cause_t reset_cause_get_causes(void)
{
#if (MEGA_XX4 ||MEGA_XX4_A || MEGA_XX8 || MEGA_XX8_A || \
	MEGA_XX || MEGA_XX_UN2 || MEGA_XX0_1 || MEGA_RF || MEGA_UNCATEGORIZED) && !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t temp_mcsr = MCUSR ;
    25ca:	84 b7       	in	r24, 0x34	; 52
    25cc:	98 2f       	mov	r25, r24
    25ce:	97 70       	andi	r25, 0x07	; 7

	reset_cause_t rc = reset_cause_get_causes();
	if (rc & CHIP_RESET_CAUSE_EXTRST	||
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
    25d0:	11 f4       	brne	.+4      	; 0x25d6 <main+0xe2>
		rc & CHIP_RESET_CAUSE_POR		||
    25d2:	81 11       	cpse	r24, r1
    25d4:	39 c0       	rjmp	.+114    	; 0x2648 <main+0x154>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    25d6:	8f b7       	in	r24, 0x3f	; 63
    25d8:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    25da:	f8 94       	cli
	return flags;
    25dc:	8d 81       	ldd	r24, Y+5	; 0x05

static void s_reset_global_vars(void)
{
	irqflags_t flags	= cpu_irq_save();

	g_adc_state			= ADC_STATE_PRE_LDR;
    25de:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <g_adc_state>
	g_adc_ldr			= 0.f;
    25e2:	10 92 03 02 	sts	0x0203, r1	; 0x800203 <g_adc_ldr>
    25e6:	10 92 04 02 	sts	0x0204, r1	; 0x800204 <g_adc_ldr+0x1>
    25ea:	10 92 05 02 	sts	0x0205, r1	; 0x800205 <g_adc_ldr+0x2>
    25ee:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <g_adc_ldr+0x3>
	g_adc_ldr_last		= 0.f;
    25f2:	10 92 ff 01 	sts	0x01FF, r1	; 0x8001ff <g_adc_ldr_last>
    25f6:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <g_adc_ldr_last+0x1>
    25fa:	10 92 01 02 	sts	0x0201, r1	; 0x800201 <g_adc_ldr_last+0x2>
    25fe:	10 92 02 02 	sts	0x0202, r1	; 0x800202 <g_adc_ldr_last+0x3>
	g_adc_temp			= 0.f;
    2602:	10 92 fb 01 	sts	0x01FB, r1	; 0x8001fb <g_adc_temp>
    2606:	10 92 fc 01 	sts	0x01FC, r1	; 0x8001fc <g_adc_temp+0x1>
    260a:	10 92 fd 01 	sts	0x01FD, r1	; 0x8001fd <g_adc_temp+0x2>
    260e:	10 92 fe 01 	sts	0x01FE, r1	; 0x8001fe <g_adc_temp+0x3>
	g_adc_temp_last		= 0.f;
    2612:	10 92 f7 01 	sts	0x01F7, r1	; 0x8001f7 <g_adc_temp_last>
    2616:	10 92 f8 01 	sts	0x01F8, r1	; 0x8001f8 <g_adc_temp_last+0x1>
    261a:	10 92 f9 01 	sts	0x01F9, r1	; 0x8001f9 <g_adc_temp_last+0x2>
    261e:	10 92 fa 01 	sts	0x01FA, r1	; 0x8001fa <g_adc_temp_last+0x3>

	g_temp				= 25.f;
    2622:	40 e0       	ldi	r20, 0x00	; 0
    2624:	50 e0       	ldi	r21, 0x00	; 0
    2626:	68 ec       	ldi	r22, 0xC8	; 200
    2628:	71 e4       	ldi	r23, 0x41	; 65
    262a:	40 93 f3 01 	sts	0x01F3, r20	; 0x8001f3 <g_temp>
    262e:	50 93 f4 01 	sts	0x01F4, r21	; 0x8001f4 <g_temp+0x1>
    2632:	60 93 f5 01 	sts	0x01F5, r22	; 0x8001f5 <g_temp+0x2>
    2636:	70 93 f6 01 	sts	0x01F6, r23	; 0x8001f6 <g_temp+0x3>
	g_lcdbl_dimmer		= 64;
    263a:	90 e4       	ldi	r25, 0x40	; 64
    263c:	90 93 f2 01 	sts	0x01F2, r25	; 0x8001f2 <g_lcdbl_dimmer>

	g_animation_on		= false;
    2640:	10 92 f1 01 	sts	0x01F1, r1	; 0x8001f1 <g_animation_on>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2644:	8f bf       	out	0x3f, r24	; 63
    2646:	0d c0       	rjmp	.+26     	; 0x2662 <main+0x16e>
		rc & CHIP_RESET_CAUSE_POR		||
		!rc) {
		s_reset_global_vars();
	} else {
		/* DEBUG */
		g_u32_DEBUG21 = rc;
    2648:	90 e0       	ldi	r25, 0x00	; 0
    264a:	a0 e0       	ldi	r26, 0x00	; 0
    264c:	b0 e0       	ldi	r27, 0x00	; 0
    264e:	80 93 ed 01 	sts	0x01ED, r24	; 0x8001ed <g_u32_DEBUG21>
    2652:	90 93 ee 01 	sts	0x01EE, r25	; 0x8001ee <g_u32_DEBUG21+0x1>
    2656:	a0 93 ef 01 	sts	0x01EF, r26	; 0x8001ef <g_u32_DEBUG21+0x2>
    265a:	b0 93 f0 01 	sts	0x01F0, r27	; 0x8001f0 <g_u32_DEBUG21+0x3>
		asm_break();
    265e:	0e 94 d6 07 	call	0xfac	; 0xfac <asm_break>
	sysclk_disable_module(POWER_RED_REG0, PRADC_bm);	// disable ADC sub-module
}

static void s_twi_init(void)
{
	sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    2662:	60 e8       	ldi	r22, 0x80	; 128
    2664:	80 e0       	ldi	r24, 0x00	; 0
    2666:	0e 94 bd 03 	call	0x77a	; 0x77a <sysclk_enable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    266a:	8f b7       	in	r24, 0x3f	; 63
    266c:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    266e:	f8 94       	cli
	return flags;
    2670:	8c 81       	ldd	r24, Y+4	; 0x04

	irqflags_t flags = cpu_irq_save();

	TWSR = (0b00 << TWPS0);						// Prescaler value = 1
    2672:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWBR = 2;									// TWI bit-rate = 400 kBit/sec @ 8 MHz when master mode active
    2676:	92 e0       	ldi	r25, 0x02	; 2
    2678:	90 93 b8 00 	sts	0x00B8, r25	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>

	TWAR  = (TWI_SLAVE_ADDR    << 1) /* | (TWI_SLAVE_ADDR_GCE << TWGCE)*/ ;
    267c:	94 e4       	ldi	r25, 0x44	; 68
    267e:	90 93 ba 00 	sts	0x00BA, r25	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
	TWAMR = (TWI_SLAVE_ADDR_BM << 1);
    2682:	10 92 bd 00 	sts	0x00BD, r1	; 0x8000bd <__TEXT_REGION_LENGTH__+0x7e00bd>

	TWCR = _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// Enable Acknowledge, ENable TWI port, Interrupt Enable, no START or STOP bit
    2686:	95 e4       	ldi	r25, 0x45	; 69
    2688:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    268c:	8f bf       	out	0x3f, r24	; 63

	/* I2C interface */
	s_twi_init();

	/* All interrupt sources prepared here - IRQ activation */
	cpu_irq_enable();
    268e:	78 94       	sei
	/* TC0: not in use */
	/* TC1: Audio output @ 16-bit counter PWM, used: 10-bit resolution */
	/* TC2: LCD backlight w/ 8-bit resolution */
	{
		/* Timer Synchronous Mode - trigger */
		GTCCR = 0;								// trigger the sync for all counters
    2690:	13 bc       	out	0x23, r1	; 35

	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here

	/* Initialize external components */
	lcd_init();
    2692:	6a dc       	rcall	.-1836   	; 0x1f68 <lcd_init>
	lcd_test(0b11110001);						// Debugging purposes
    2694:	81 ef       	ldi	r24, 0xF1	; 241
    2696:	98 db       	rcall	.-2256   	; 0x1dc8 <lcd_test>


	/* main loop */
	runmode = 1;
    2698:	81 e0       	ldi	r24, 0x01	; 1
    269a:	80 93 ec 01 	sts	0x01EC, r24	; 0x8001ec <runmode>
	}
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    269e:	11 e0       	ldi	r17, 0x01	; 1


	/* main loop */
	runmode = 1;
    while (runmode) {
	    s_task();
    26a0:	1c de       	rcall	.-968    	; 0x22da <s_task>
	}
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    26a2:	13 bf       	out	0x33, r17	; 51
		  | _BV(SE);							// enable sleep command

	__asm__ __volatile__ ("sleep" ::: "memory");
    26a4:	88 95       	sleep

	SMCR &= ~(_BV(SE));							// disable sleep command
    26a6:	83 b7       	in	r24, 0x33	; 51
    26a8:	8e 7f       	andi	r24, 0xFE	; 254
    26aa:	83 bf       	out	0x33, r24	; 51
	lcd_test(0b11110001);						// Debugging purposes


	/* main loop */
	runmode = 1;
    while (runmode) {
    26ac:	80 91 ec 01 	lds	r24, 0x01EC	; 0x8001ec <runmode>
    26b0:	81 11       	cpse	r24, r1
    26b2:	f6 cf       	rjmp	.-20     	; 0x26a0 <main+0x1ac>
	    s_enter_sleep(SLEEP_MODE_IDLE);
    }


	/* Shutdown external components */
	lcd_shutdown();
    26b4:	6c dc       	rcall	.-1832   	; 0x1f8e <lcd_shutdown>

	cpu_irq_disable();
    26b6:	f8 94       	cli

	/* disable sub-modules */
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
    26b8:	80 b7       	in	r24, 0x30	; 48
    26ba:	80 68       	ori	r24, 0x80	; 128
    26bc:	80 bf       	out	0x30, r24	; 48

	sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    26be:	64 e0       	ldi	r22, 0x04	; 4
    26c0:	80 e0       	ldi	r24, 0x00	; 0
    26c2:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>
	sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    26c6:	62 e0       	ldi	r22, 0x02	; 2
    26c8:	80 e0       	ldi	r24, 0x00	; 0
    26ca:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    26ce:	8f b7       	in	r24, 0x3f	; 63
    26d0:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    26d2:	f8 94       	cli
	return flags;
    26d4:	8b 81       	ldd	r24, Y+3	; 0x03

static void s_twi_disable(void)
{
	irqflags_t flags = cpu_irq_save();

	TWCR = _BV(TWEN);							// disable the interrupt source
    26d6:	ec eb       	ldi	r30, 0xBC	; 188
    26d8:	f0 e0       	ldi	r31, 0x00	; 0
    26da:	94 e0       	ldi	r25, 0x04	; 4
    26dc:	90 83       	st	Z, r25
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    26de:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    26e0:	44 9a       	sbi	0x08, 4	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    26e2:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    26e4:	45 9a       	sbi	0x08, 5	; 8
	ioport_set_pin_mode(SDA_GPIO, IOPORT_MODE_PULLUP);

	ioport_set_pin_dir(SCL_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(SCL_GPIO, IOPORT_MODE_PULLUP);

	TWCR = 0;									// disable the TWI port
    26e6:	10 82       	st	Z, r1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    26e8:	8f bf       	out	0x3f, r24	; 63

	cpu_irq_restore(flags);

	sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    26ea:	60 e8       	ldi	r22, 0x80	; 128
    26ec:	80 e0       	ldi	r24, 0x00	; 0
    26ee:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>
}

/*  \brief Disable ADC interrupt */
static inline void adc_disable_interrupt(void)
{
	ADCSRA &= ~(1 << ADIE);
    26f2:	ea e7       	ldi	r30, 0x7A	; 122
    26f4:	f0 e0       	ldi	r31, 0x00	; 0
    26f6:	80 81       	ld	r24, Z
    26f8:	87 7f       	andi	r24, 0xF7	; 247
    26fa:	80 83       	st	Z, r24
}

/*  \brief Disable ADC Auto Trigger */
static inline void adc_disable_autotrigger(void)
{
	ADCSRA &= ~(1 << ADATE);
    26fc:	80 81       	ld	r24, Z
    26fe:	8f 7d       	andi	r24, 0xDF	; 223
    2700:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    2702:	eb e7       	ldi	r30, 0x7B	; 123
    2704:	f0 e0       	ldi	r31, 0x00	; 0
    2706:	80 81       	ld	r24, Z
    2708:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
	ADC_ADTS_REG = temp;
    270a:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    270c:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    2710:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
	adc_disable_autotrigger();
	adc_set_autotrigger_source(0);
	adc_set_admux(0);
	adc_disable_digital_inputs(0);

	sysclk_disable_module(POWER_RED_REG0, PRADC_bm);	// disable ADC sub-module
    2714:	61 e0       	ldi	r22, 0x01	; 1
    2716:	80 e0       	ldi	r24, 0x00	; 0
    2718:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    271c:	8f b7       	in	r24, 0x3f	; 63
    271e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2720:	f8 94       	cli
	return flags;
    2722:	19 81       	ldd	r17, Y+1	; 0x01
{
	irqflags_t flags = cpu_irq_save();

	/* TC0: not in use */
	{
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    2724:	60 e2       	ldi	r22, 0x20	; 32
    2726:	80 e0       	ldi	r24, 0x00	; 0
    2728:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    272c:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    272e:	29 98       	cbi	0x05, 1	; 5
	{
		// bring pin to high Z mode to reduce audible plop noise
		ioport_set_pin_dir(AUDIO_PWM, IOPORT_DIR_INPUT);
		ioport_set_pin_mode(AUDIO_PWM, IOPORT_MODE_PULLDOWN);

		TCCR1A  = 0;							// release alternate port function
    2730:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
		TCCR1B  = 0;
    2734:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		TCCR1C  = 0;
    2738:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TIMSK1  = 0;							// no interrupts
    273c:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    2740:	68 e0       	ldi	r22, 0x08	; 8
    2742:	80 e0       	ldi	r24, 0x00	; 0
    2744:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    2748:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    274a:	2b 98       	cbi	0x05, 3	; 5
	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		ioport_set_pin_dir(LCDBL_PWM, IOPORT_DIR_OUTPUT);
		ioport_set_pin_level(LCDBL_PWM, false);	// turn backlight off

		TCCR2A  = 0;							// release alternate port function
    274c:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
		TCCR2B  = 0;
    2750:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>

		TIMSK2  = 0;							// no interrupts
    2754:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>

		ASSR    = 0;							// no async TOSC1 mode
    2758:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>

		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    275c:	60 e4       	ldi	r22, 0x40	; 64
    275e:	80 e0       	ldi	r24, 0x00	; 0
    2760:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2764:	8f b7       	in	r24, 0x3f	; 63
    2766:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    2768:	f8 94       	cli
	return flags;
    276a:	8a 81       	ldd	r24, Y+2	; 0x02
    276c:	5f 93       	push	r21
    276e:	50 e8       	ldi	r21, 0x80	; 128
    2770:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    2774:	50 e0       	ldi	r21, 0x00	; 0
    2776:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    277a:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    277c:	8f bf       	out	0x3f, r24	; 63
    277e:	1f bf       	out	0x3f, r17	; 63
	}
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    2780:	89 e0       	ldi	r24, 0x09	; 9
    2782:	83 bf       	out	0x33, r24	; 51
		  | _BV(SE);							// enable sleep command

	__asm__ __volatile__ ("sleep" ::: "memory");
    2784:	88 95       	sleep

	SMCR &= ~(_BV(SE));							// disable sleep command
    2786:	83 b7       	in	r24, 0x33	; 51
    2788:	8e 7f       	andi	r24, 0xFE	; 254
    278a:	83 bf       	out	0x33, r24	; 51
	s_tc_disable();

    s_enter_sleep(SLEEP_MODE_PWR_DOWN);

    return retcode;								// should never be reached
}
    278c:	80 e0       	ldi	r24, 0x00	; 0
    278e:	90 e0       	ldi	r25, 0x00	; 0
    2790:	0f 90       	pop	r0
    2792:	0f 90       	pop	r0
    2794:	0f 90       	pop	r0
    2796:	0f 90       	pop	r0
    2798:	0f 90       	pop	r0
    279a:	df 91       	pop	r29
    279c:	cf 91       	pop	r28
    279e:	1f 91       	pop	r17
    27a0:	0f 91       	pop	r16
    27a2:	ff 90       	pop	r15
    27a4:	ef 90       	pop	r14
    27a6:	08 95       	ret

000027a8 <__subsf3>:
    27a8:	50 58       	subi	r21, 0x80	; 128

000027aa <__addsf3>:
    27aa:	bb 27       	eor	r27, r27
    27ac:	aa 27       	eor	r26, r26
    27ae:	0e d0       	rcall	.+28     	; 0x27cc <__addsf3x>
    27b0:	75 c1       	rjmp	.+746    	; 0x2a9c <__fp_round>
    27b2:	66 d1       	rcall	.+716    	; 0x2a80 <__fp_pscA>
    27b4:	30 f0       	brcs	.+12     	; 0x27c2 <__addsf3+0x18>
    27b6:	6b d1       	rcall	.+726    	; 0x2a8e <__fp_pscB>
    27b8:	20 f0       	brcs	.+8      	; 0x27c2 <__addsf3+0x18>
    27ba:	31 f4       	brne	.+12     	; 0x27c8 <__addsf3+0x1e>
    27bc:	9f 3f       	cpi	r25, 0xFF	; 255
    27be:	11 f4       	brne	.+4      	; 0x27c4 <__addsf3+0x1a>
    27c0:	1e f4       	brtc	.+6      	; 0x27c8 <__addsf3+0x1e>
    27c2:	5b c1       	rjmp	.+694    	; 0x2a7a <__fp_nan>
    27c4:	0e f4       	brtc	.+2      	; 0x27c8 <__addsf3+0x1e>
    27c6:	e0 95       	com	r30
    27c8:	e7 fb       	bst	r30, 7
    27ca:	51 c1       	rjmp	.+674    	; 0x2a6e <__fp_inf>

000027cc <__addsf3x>:
    27cc:	e9 2f       	mov	r30, r25
    27ce:	77 d1       	rcall	.+750    	; 0x2abe <__fp_split3>
    27d0:	80 f3       	brcs	.-32     	; 0x27b2 <__addsf3+0x8>
    27d2:	ba 17       	cp	r27, r26
    27d4:	62 07       	cpc	r22, r18
    27d6:	73 07       	cpc	r23, r19
    27d8:	84 07       	cpc	r24, r20
    27da:	95 07       	cpc	r25, r21
    27dc:	18 f0       	brcs	.+6      	; 0x27e4 <__addsf3x+0x18>
    27de:	71 f4       	brne	.+28     	; 0x27fc <__addsf3x+0x30>
    27e0:	9e f5       	brtc	.+102    	; 0x2848 <__addsf3x+0x7c>
    27e2:	8f c1       	rjmp	.+798    	; 0x2b02 <__fp_zero>
    27e4:	0e f4       	brtc	.+2      	; 0x27e8 <__addsf3x+0x1c>
    27e6:	e0 95       	com	r30
    27e8:	0b 2e       	mov	r0, r27
    27ea:	ba 2f       	mov	r27, r26
    27ec:	a0 2d       	mov	r26, r0
    27ee:	0b 01       	movw	r0, r22
    27f0:	b9 01       	movw	r22, r18
    27f2:	90 01       	movw	r18, r0
    27f4:	0c 01       	movw	r0, r24
    27f6:	ca 01       	movw	r24, r20
    27f8:	a0 01       	movw	r20, r0
    27fa:	11 24       	eor	r1, r1
    27fc:	ff 27       	eor	r31, r31
    27fe:	59 1b       	sub	r21, r25
    2800:	99 f0       	breq	.+38     	; 0x2828 <__addsf3x+0x5c>
    2802:	59 3f       	cpi	r21, 0xF9	; 249
    2804:	50 f4       	brcc	.+20     	; 0x281a <__addsf3x+0x4e>
    2806:	50 3e       	cpi	r21, 0xE0	; 224
    2808:	68 f1       	brcs	.+90     	; 0x2864 <__addsf3x+0x98>
    280a:	1a 16       	cp	r1, r26
    280c:	f0 40       	sbci	r31, 0x00	; 0
    280e:	a2 2f       	mov	r26, r18
    2810:	23 2f       	mov	r18, r19
    2812:	34 2f       	mov	r19, r20
    2814:	44 27       	eor	r20, r20
    2816:	58 5f       	subi	r21, 0xF8	; 248
    2818:	f3 cf       	rjmp	.-26     	; 0x2800 <__addsf3x+0x34>
    281a:	46 95       	lsr	r20
    281c:	37 95       	ror	r19
    281e:	27 95       	ror	r18
    2820:	a7 95       	ror	r26
    2822:	f0 40       	sbci	r31, 0x00	; 0
    2824:	53 95       	inc	r21
    2826:	c9 f7       	brne	.-14     	; 0x281a <__addsf3x+0x4e>
    2828:	7e f4       	brtc	.+30     	; 0x2848 <__addsf3x+0x7c>
    282a:	1f 16       	cp	r1, r31
    282c:	ba 0b       	sbc	r27, r26
    282e:	62 0b       	sbc	r22, r18
    2830:	73 0b       	sbc	r23, r19
    2832:	84 0b       	sbc	r24, r20
    2834:	ba f0       	brmi	.+46     	; 0x2864 <__addsf3x+0x98>
    2836:	91 50       	subi	r25, 0x01	; 1
    2838:	a1 f0       	breq	.+40     	; 0x2862 <__addsf3x+0x96>
    283a:	ff 0f       	add	r31, r31
    283c:	bb 1f       	adc	r27, r27
    283e:	66 1f       	adc	r22, r22
    2840:	77 1f       	adc	r23, r23
    2842:	88 1f       	adc	r24, r24
    2844:	c2 f7       	brpl	.-16     	; 0x2836 <__addsf3x+0x6a>
    2846:	0e c0       	rjmp	.+28     	; 0x2864 <__addsf3x+0x98>
    2848:	ba 0f       	add	r27, r26
    284a:	62 1f       	adc	r22, r18
    284c:	73 1f       	adc	r23, r19
    284e:	84 1f       	adc	r24, r20
    2850:	48 f4       	brcc	.+18     	; 0x2864 <__addsf3x+0x98>
    2852:	87 95       	ror	r24
    2854:	77 95       	ror	r23
    2856:	67 95       	ror	r22
    2858:	b7 95       	ror	r27
    285a:	f7 95       	ror	r31
    285c:	9e 3f       	cpi	r25, 0xFE	; 254
    285e:	08 f0       	brcs	.+2      	; 0x2862 <__addsf3x+0x96>
    2860:	b3 cf       	rjmp	.-154    	; 0x27c8 <__addsf3+0x1e>
    2862:	93 95       	inc	r25
    2864:	88 0f       	add	r24, r24
    2866:	08 f0       	brcs	.+2      	; 0x286a <__addsf3x+0x9e>
    2868:	99 27       	eor	r25, r25
    286a:	ee 0f       	add	r30, r30
    286c:	97 95       	ror	r25
    286e:	87 95       	ror	r24
    2870:	08 95       	ret

00002872 <__cmpsf2>:
    2872:	d9 d0       	rcall	.+434    	; 0x2a26 <__fp_cmp>
    2874:	08 f4       	brcc	.+2      	; 0x2878 <__cmpsf2+0x6>
    2876:	81 e0       	ldi	r24, 0x01	; 1
    2878:	08 95       	ret

0000287a <__divsf3>:
    287a:	0c d0       	rcall	.+24     	; 0x2894 <__divsf3x>
    287c:	0f c1       	rjmp	.+542    	; 0x2a9c <__fp_round>
    287e:	07 d1       	rcall	.+526    	; 0x2a8e <__fp_pscB>
    2880:	40 f0       	brcs	.+16     	; 0x2892 <__divsf3+0x18>
    2882:	fe d0       	rcall	.+508    	; 0x2a80 <__fp_pscA>
    2884:	30 f0       	brcs	.+12     	; 0x2892 <__divsf3+0x18>
    2886:	21 f4       	brne	.+8      	; 0x2890 <__divsf3+0x16>
    2888:	5f 3f       	cpi	r21, 0xFF	; 255
    288a:	19 f0       	breq	.+6      	; 0x2892 <__divsf3+0x18>
    288c:	f0 c0       	rjmp	.+480    	; 0x2a6e <__fp_inf>
    288e:	51 11       	cpse	r21, r1
    2890:	39 c1       	rjmp	.+626    	; 0x2b04 <__fp_szero>
    2892:	f3 c0       	rjmp	.+486    	; 0x2a7a <__fp_nan>

00002894 <__divsf3x>:
    2894:	14 d1       	rcall	.+552    	; 0x2abe <__fp_split3>
    2896:	98 f3       	brcs	.-26     	; 0x287e <__divsf3+0x4>

00002898 <__divsf3_pse>:
    2898:	99 23       	and	r25, r25
    289a:	c9 f3       	breq	.-14     	; 0x288e <__divsf3+0x14>
    289c:	55 23       	and	r21, r21
    289e:	b1 f3       	breq	.-20     	; 0x288c <__divsf3+0x12>
    28a0:	95 1b       	sub	r25, r21
    28a2:	55 0b       	sbc	r21, r21
    28a4:	bb 27       	eor	r27, r27
    28a6:	aa 27       	eor	r26, r26
    28a8:	62 17       	cp	r22, r18
    28aa:	73 07       	cpc	r23, r19
    28ac:	84 07       	cpc	r24, r20
    28ae:	38 f0       	brcs	.+14     	; 0x28be <__divsf3_pse+0x26>
    28b0:	9f 5f       	subi	r25, 0xFF	; 255
    28b2:	5f 4f       	sbci	r21, 0xFF	; 255
    28b4:	22 0f       	add	r18, r18
    28b6:	33 1f       	adc	r19, r19
    28b8:	44 1f       	adc	r20, r20
    28ba:	aa 1f       	adc	r26, r26
    28bc:	a9 f3       	breq	.-22     	; 0x28a8 <__divsf3_pse+0x10>
    28be:	33 d0       	rcall	.+102    	; 0x2926 <__divsf3_pse+0x8e>
    28c0:	0e 2e       	mov	r0, r30
    28c2:	3a f0       	brmi	.+14     	; 0x28d2 <__divsf3_pse+0x3a>
    28c4:	e0 e8       	ldi	r30, 0x80	; 128
    28c6:	30 d0       	rcall	.+96     	; 0x2928 <__divsf3_pse+0x90>
    28c8:	91 50       	subi	r25, 0x01	; 1
    28ca:	50 40       	sbci	r21, 0x00	; 0
    28cc:	e6 95       	lsr	r30
    28ce:	00 1c       	adc	r0, r0
    28d0:	ca f7       	brpl	.-14     	; 0x28c4 <__divsf3_pse+0x2c>
    28d2:	29 d0       	rcall	.+82     	; 0x2926 <__divsf3_pse+0x8e>
    28d4:	fe 2f       	mov	r31, r30
    28d6:	27 d0       	rcall	.+78     	; 0x2926 <__divsf3_pse+0x8e>
    28d8:	66 0f       	add	r22, r22
    28da:	77 1f       	adc	r23, r23
    28dc:	88 1f       	adc	r24, r24
    28de:	bb 1f       	adc	r27, r27
    28e0:	26 17       	cp	r18, r22
    28e2:	37 07       	cpc	r19, r23
    28e4:	48 07       	cpc	r20, r24
    28e6:	ab 07       	cpc	r26, r27
    28e8:	b0 e8       	ldi	r27, 0x80	; 128
    28ea:	09 f0       	breq	.+2      	; 0x28ee <__divsf3_pse+0x56>
    28ec:	bb 0b       	sbc	r27, r27
    28ee:	80 2d       	mov	r24, r0
    28f0:	bf 01       	movw	r22, r30
    28f2:	ff 27       	eor	r31, r31
    28f4:	93 58       	subi	r25, 0x83	; 131
    28f6:	5f 4f       	sbci	r21, 0xFF	; 255
    28f8:	2a f0       	brmi	.+10     	; 0x2904 <__divsf3_pse+0x6c>
    28fa:	9e 3f       	cpi	r25, 0xFE	; 254
    28fc:	51 05       	cpc	r21, r1
    28fe:	68 f0       	brcs	.+26     	; 0x291a <__divsf3_pse+0x82>
    2900:	b6 c0       	rjmp	.+364    	; 0x2a6e <__fp_inf>
    2902:	00 c1       	rjmp	.+512    	; 0x2b04 <__fp_szero>
    2904:	5f 3f       	cpi	r21, 0xFF	; 255
    2906:	ec f3       	brlt	.-6      	; 0x2902 <__divsf3_pse+0x6a>
    2908:	98 3e       	cpi	r25, 0xE8	; 232
    290a:	dc f3       	brlt	.-10     	; 0x2902 <__divsf3_pse+0x6a>
    290c:	86 95       	lsr	r24
    290e:	77 95       	ror	r23
    2910:	67 95       	ror	r22
    2912:	b7 95       	ror	r27
    2914:	f7 95       	ror	r31
    2916:	9f 5f       	subi	r25, 0xFF	; 255
    2918:	c9 f7       	brne	.-14     	; 0x290c <__divsf3_pse+0x74>
    291a:	88 0f       	add	r24, r24
    291c:	91 1d       	adc	r25, r1
    291e:	96 95       	lsr	r25
    2920:	87 95       	ror	r24
    2922:	97 f9       	bld	r25, 7
    2924:	08 95       	ret
    2926:	e1 e0       	ldi	r30, 0x01	; 1
    2928:	66 0f       	add	r22, r22
    292a:	77 1f       	adc	r23, r23
    292c:	88 1f       	adc	r24, r24
    292e:	bb 1f       	adc	r27, r27
    2930:	62 17       	cp	r22, r18
    2932:	73 07       	cpc	r23, r19
    2934:	84 07       	cpc	r24, r20
    2936:	ba 07       	cpc	r27, r26
    2938:	20 f0       	brcs	.+8      	; 0x2942 <__divsf3_pse+0xaa>
    293a:	62 1b       	sub	r22, r18
    293c:	73 0b       	sbc	r23, r19
    293e:	84 0b       	sbc	r24, r20
    2940:	ba 0b       	sbc	r27, r26
    2942:	ee 1f       	adc	r30, r30
    2944:	88 f7       	brcc	.-30     	; 0x2928 <__divsf3_pse+0x90>
    2946:	e0 95       	com	r30
    2948:	08 95       	ret

0000294a <__fixsfsi>:
    294a:	04 d0       	rcall	.+8      	; 0x2954 <__fixunssfsi>
    294c:	68 94       	set
    294e:	b1 11       	cpse	r27, r1
    2950:	d9 c0       	rjmp	.+434    	; 0x2b04 <__fp_szero>
    2952:	08 95       	ret

00002954 <__fixunssfsi>:
    2954:	bc d0       	rcall	.+376    	; 0x2ace <__fp_splitA>
    2956:	88 f0       	brcs	.+34     	; 0x297a <__fixunssfsi+0x26>
    2958:	9f 57       	subi	r25, 0x7F	; 127
    295a:	90 f0       	brcs	.+36     	; 0x2980 <__fixunssfsi+0x2c>
    295c:	b9 2f       	mov	r27, r25
    295e:	99 27       	eor	r25, r25
    2960:	b7 51       	subi	r27, 0x17	; 23
    2962:	a0 f0       	brcs	.+40     	; 0x298c <__fixunssfsi+0x38>
    2964:	d1 f0       	breq	.+52     	; 0x299a <__fixunssfsi+0x46>
    2966:	66 0f       	add	r22, r22
    2968:	77 1f       	adc	r23, r23
    296a:	88 1f       	adc	r24, r24
    296c:	99 1f       	adc	r25, r25
    296e:	1a f0       	brmi	.+6      	; 0x2976 <__fixunssfsi+0x22>
    2970:	ba 95       	dec	r27
    2972:	c9 f7       	brne	.-14     	; 0x2966 <__fixunssfsi+0x12>
    2974:	12 c0       	rjmp	.+36     	; 0x299a <__fixunssfsi+0x46>
    2976:	b1 30       	cpi	r27, 0x01	; 1
    2978:	81 f0       	breq	.+32     	; 0x299a <__fixunssfsi+0x46>
    297a:	c3 d0       	rcall	.+390    	; 0x2b02 <__fp_zero>
    297c:	b1 e0       	ldi	r27, 0x01	; 1
    297e:	08 95       	ret
    2980:	c0 c0       	rjmp	.+384    	; 0x2b02 <__fp_zero>
    2982:	67 2f       	mov	r22, r23
    2984:	78 2f       	mov	r23, r24
    2986:	88 27       	eor	r24, r24
    2988:	b8 5f       	subi	r27, 0xF8	; 248
    298a:	39 f0       	breq	.+14     	; 0x299a <__fixunssfsi+0x46>
    298c:	b9 3f       	cpi	r27, 0xF9	; 249
    298e:	cc f3       	brlt	.-14     	; 0x2982 <__fixunssfsi+0x2e>
    2990:	86 95       	lsr	r24
    2992:	77 95       	ror	r23
    2994:	67 95       	ror	r22
    2996:	b3 95       	inc	r27
    2998:	d9 f7       	brne	.-10     	; 0x2990 <__fixunssfsi+0x3c>
    299a:	3e f4       	brtc	.+14     	; 0x29aa <__fixunssfsi+0x56>
    299c:	90 95       	com	r25
    299e:	80 95       	com	r24
    29a0:	70 95       	com	r23
    29a2:	61 95       	neg	r22
    29a4:	7f 4f       	sbci	r23, 0xFF	; 255
    29a6:	8f 4f       	sbci	r24, 0xFF	; 255
    29a8:	9f 4f       	sbci	r25, 0xFF	; 255
    29aa:	08 95       	ret

000029ac <__floatunsisf>:
    29ac:	e8 94       	clt
    29ae:	09 c0       	rjmp	.+18     	; 0x29c2 <__floatsisf+0x12>

000029b0 <__floatsisf>:
    29b0:	97 fb       	bst	r25, 7
    29b2:	3e f4       	brtc	.+14     	; 0x29c2 <__floatsisf+0x12>
    29b4:	90 95       	com	r25
    29b6:	80 95       	com	r24
    29b8:	70 95       	com	r23
    29ba:	61 95       	neg	r22
    29bc:	7f 4f       	sbci	r23, 0xFF	; 255
    29be:	8f 4f       	sbci	r24, 0xFF	; 255
    29c0:	9f 4f       	sbci	r25, 0xFF	; 255
    29c2:	99 23       	and	r25, r25
    29c4:	a9 f0       	breq	.+42     	; 0x29f0 <__floatsisf+0x40>
    29c6:	f9 2f       	mov	r31, r25
    29c8:	96 e9       	ldi	r25, 0x96	; 150
    29ca:	bb 27       	eor	r27, r27
    29cc:	93 95       	inc	r25
    29ce:	f6 95       	lsr	r31
    29d0:	87 95       	ror	r24
    29d2:	77 95       	ror	r23
    29d4:	67 95       	ror	r22
    29d6:	b7 95       	ror	r27
    29d8:	f1 11       	cpse	r31, r1
    29da:	f8 cf       	rjmp	.-16     	; 0x29cc <__floatsisf+0x1c>
    29dc:	fa f4       	brpl	.+62     	; 0x2a1c <__floatsisf+0x6c>
    29de:	bb 0f       	add	r27, r27
    29e0:	11 f4       	brne	.+4      	; 0x29e6 <__floatsisf+0x36>
    29e2:	60 ff       	sbrs	r22, 0
    29e4:	1b c0       	rjmp	.+54     	; 0x2a1c <__floatsisf+0x6c>
    29e6:	6f 5f       	subi	r22, 0xFF	; 255
    29e8:	7f 4f       	sbci	r23, 0xFF	; 255
    29ea:	8f 4f       	sbci	r24, 0xFF	; 255
    29ec:	9f 4f       	sbci	r25, 0xFF	; 255
    29ee:	16 c0       	rjmp	.+44     	; 0x2a1c <__floatsisf+0x6c>
    29f0:	88 23       	and	r24, r24
    29f2:	11 f0       	breq	.+4      	; 0x29f8 <__floatsisf+0x48>
    29f4:	96 e9       	ldi	r25, 0x96	; 150
    29f6:	11 c0       	rjmp	.+34     	; 0x2a1a <__floatsisf+0x6a>
    29f8:	77 23       	and	r23, r23
    29fa:	21 f0       	breq	.+8      	; 0x2a04 <__floatsisf+0x54>
    29fc:	9e e8       	ldi	r25, 0x8E	; 142
    29fe:	87 2f       	mov	r24, r23
    2a00:	76 2f       	mov	r23, r22
    2a02:	05 c0       	rjmp	.+10     	; 0x2a0e <__floatsisf+0x5e>
    2a04:	66 23       	and	r22, r22
    2a06:	71 f0       	breq	.+28     	; 0x2a24 <__floatsisf+0x74>
    2a08:	96 e8       	ldi	r25, 0x86	; 134
    2a0a:	86 2f       	mov	r24, r22
    2a0c:	70 e0       	ldi	r23, 0x00	; 0
    2a0e:	60 e0       	ldi	r22, 0x00	; 0
    2a10:	2a f0       	brmi	.+10     	; 0x2a1c <__floatsisf+0x6c>
    2a12:	9a 95       	dec	r25
    2a14:	66 0f       	add	r22, r22
    2a16:	77 1f       	adc	r23, r23
    2a18:	88 1f       	adc	r24, r24
    2a1a:	da f7       	brpl	.-10     	; 0x2a12 <__floatsisf+0x62>
    2a1c:	88 0f       	add	r24, r24
    2a1e:	96 95       	lsr	r25
    2a20:	87 95       	ror	r24
    2a22:	97 f9       	bld	r25, 7
    2a24:	08 95       	ret

00002a26 <__fp_cmp>:
    2a26:	99 0f       	add	r25, r25
    2a28:	00 08       	sbc	r0, r0
    2a2a:	55 0f       	add	r21, r21
    2a2c:	aa 0b       	sbc	r26, r26
    2a2e:	e0 e8       	ldi	r30, 0x80	; 128
    2a30:	fe ef       	ldi	r31, 0xFE	; 254
    2a32:	16 16       	cp	r1, r22
    2a34:	17 06       	cpc	r1, r23
    2a36:	e8 07       	cpc	r30, r24
    2a38:	f9 07       	cpc	r31, r25
    2a3a:	c0 f0       	brcs	.+48     	; 0x2a6c <__fp_cmp+0x46>
    2a3c:	12 16       	cp	r1, r18
    2a3e:	13 06       	cpc	r1, r19
    2a40:	e4 07       	cpc	r30, r20
    2a42:	f5 07       	cpc	r31, r21
    2a44:	98 f0       	brcs	.+38     	; 0x2a6c <__fp_cmp+0x46>
    2a46:	62 1b       	sub	r22, r18
    2a48:	73 0b       	sbc	r23, r19
    2a4a:	84 0b       	sbc	r24, r20
    2a4c:	95 0b       	sbc	r25, r21
    2a4e:	39 f4       	brne	.+14     	; 0x2a5e <__fp_cmp+0x38>
    2a50:	0a 26       	eor	r0, r26
    2a52:	61 f0       	breq	.+24     	; 0x2a6c <__fp_cmp+0x46>
    2a54:	23 2b       	or	r18, r19
    2a56:	24 2b       	or	r18, r20
    2a58:	25 2b       	or	r18, r21
    2a5a:	21 f4       	brne	.+8      	; 0x2a64 <__fp_cmp+0x3e>
    2a5c:	08 95       	ret
    2a5e:	0a 26       	eor	r0, r26
    2a60:	09 f4       	brne	.+2      	; 0x2a64 <__fp_cmp+0x3e>
    2a62:	a1 40       	sbci	r26, 0x01	; 1
    2a64:	a6 95       	lsr	r26
    2a66:	8f ef       	ldi	r24, 0xFF	; 255
    2a68:	81 1d       	adc	r24, r1
    2a6a:	81 1d       	adc	r24, r1
    2a6c:	08 95       	ret

00002a6e <__fp_inf>:
    2a6e:	97 f9       	bld	r25, 7
    2a70:	9f 67       	ori	r25, 0x7F	; 127
    2a72:	80 e8       	ldi	r24, 0x80	; 128
    2a74:	70 e0       	ldi	r23, 0x00	; 0
    2a76:	60 e0       	ldi	r22, 0x00	; 0
    2a78:	08 95       	ret

00002a7a <__fp_nan>:
    2a7a:	9f ef       	ldi	r25, 0xFF	; 255
    2a7c:	80 ec       	ldi	r24, 0xC0	; 192
    2a7e:	08 95       	ret

00002a80 <__fp_pscA>:
    2a80:	00 24       	eor	r0, r0
    2a82:	0a 94       	dec	r0
    2a84:	16 16       	cp	r1, r22
    2a86:	17 06       	cpc	r1, r23
    2a88:	18 06       	cpc	r1, r24
    2a8a:	09 06       	cpc	r0, r25
    2a8c:	08 95       	ret

00002a8e <__fp_pscB>:
    2a8e:	00 24       	eor	r0, r0
    2a90:	0a 94       	dec	r0
    2a92:	12 16       	cp	r1, r18
    2a94:	13 06       	cpc	r1, r19
    2a96:	14 06       	cpc	r1, r20
    2a98:	05 06       	cpc	r0, r21
    2a9a:	08 95       	ret

00002a9c <__fp_round>:
    2a9c:	09 2e       	mov	r0, r25
    2a9e:	03 94       	inc	r0
    2aa0:	00 0c       	add	r0, r0
    2aa2:	11 f4       	brne	.+4      	; 0x2aa8 <__fp_round+0xc>
    2aa4:	88 23       	and	r24, r24
    2aa6:	52 f0       	brmi	.+20     	; 0x2abc <__fp_round+0x20>
    2aa8:	bb 0f       	add	r27, r27
    2aaa:	40 f4       	brcc	.+16     	; 0x2abc <__fp_round+0x20>
    2aac:	bf 2b       	or	r27, r31
    2aae:	11 f4       	brne	.+4      	; 0x2ab4 <__fp_round+0x18>
    2ab0:	60 ff       	sbrs	r22, 0
    2ab2:	04 c0       	rjmp	.+8      	; 0x2abc <__fp_round+0x20>
    2ab4:	6f 5f       	subi	r22, 0xFF	; 255
    2ab6:	7f 4f       	sbci	r23, 0xFF	; 255
    2ab8:	8f 4f       	sbci	r24, 0xFF	; 255
    2aba:	9f 4f       	sbci	r25, 0xFF	; 255
    2abc:	08 95       	ret

00002abe <__fp_split3>:
    2abe:	57 fd       	sbrc	r21, 7
    2ac0:	90 58       	subi	r25, 0x80	; 128
    2ac2:	44 0f       	add	r20, r20
    2ac4:	55 1f       	adc	r21, r21
    2ac6:	59 f0       	breq	.+22     	; 0x2ade <__fp_splitA+0x10>
    2ac8:	5f 3f       	cpi	r21, 0xFF	; 255
    2aca:	71 f0       	breq	.+28     	; 0x2ae8 <__fp_splitA+0x1a>
    2acc:	47 95       	ror	r20

00002ace <__fp_splitA>:
    2ace:	88 0f       	add	r24, r24
    2ad0:	97 fb       	bst	r25, 7
    2ad2:	99 1f       	adc	r25, r25
    2ad4:	61 f0       	breq	.+24     	; 0x2aee <__fp_splitA+0x20>
    2ad6:	9f 3f       	cpi	r25, 0xFF	; 255
    2ad8:	79 f0       	breq	.+30     	; 0x2af8 <__fp_splitA+0x2a>
    2ada:	87 95       	ror	r24
    2adc:	08 95       	ret
    2ade:	12 16       	cp	r1, r18
    2ae0:	13 06       	cpc	r1, r19
    2ae2:	14 06       	cpc	r1, r20
    2ae4:	55 1f       	adc	r21, r21
    2ae6:	f2 cf       	rjmp	.-28     	; 0x2acc <__fp_split3+0xe>
    2ae8:	46 95       	lsr	r20
    2aea:	f1 df       	rcall	.-30     	; 0x2ace <__fp_splitA>
    2aec:	08 c0       	rjmp	.+16     	; 0x2afe <__fp_splitA+0x30>
    2aee:	16 16       	cp	r1, r22
    2af0:	17 06       	cpc	r1, r23
    2af2:	18 06       	cpc	r1, r24
    2af4:	99 1f       	adc	r25, r25
    2af6:	f1 cf       	rjmp	.-30     	; 0x2ada <__fp_splitA+0xc>
    2af8:	86 95       	lsr	r24
    2afa:	71 05       	cpc	r23, r1
    2afc:	61 05       	cpc	r22, r1
    2afe:	08 94       	sec
    2b00:	08 95       	ret

00002b02 <__fp_zero>:
    2b02:	e8 94       	clt

00002b04 <__fp_szero>:
    2b04:	bb 27       	eor	r27, r27
    2b06:	66 27       	eor	r22, r22
    2b08:	77 27       	eor	r23, r23
    2b0a:	cb 01       	movw	r24, r22
    2b0c:	97 f9       	bld	r25, 7
    2b0e:	08 95       	ret

00002b10 <__gesf2>:
    2b10:	8a df       	rcall	.-236    	; 0x2a26 <__fp_cmp>
    2b12:	08 f4       	brcc	.+2      	; 0x2b16 <__gesf2+0x6>
    2b14:	8f ef       	ldi	r24, 0xFF	; 255
    2b16:	08 95       	ret

00002b18 <__mulsf3>:
    2b18:	0b d0       	rcall	.+22     	; 0x2b30 <__mulsf3x>
    2b1a:	c0 cf       	rjmp	.-128    	; 0x2a9c <__fp_round>
    2b1c:	b1 df       	rcall	.-158    	; 0x2a80 <__fp_pscA>
    2b1e:	28 f0       	brcs	.+10     	; 0x2b2a <__mulsf3+0x12>
    2b20:	b6 df       	rcall	.-148    	; 0x2a8e <__fp_pscB>
    2b22:	18 f0       	brcs	.+6      	; 0x2b2a <__mulsf3+0x12>
    2b24:	95 23       	and	r25, r21
    2b26:	09 f0       	breq	.+2      	; 0x2b2a <__mulsf3+0x12>
    2b28:	a2 cf       	rjmp	.-188    	; 0x2a6e <__fp_inf>
    2b2a:	a7 cf       	rjmp	.-178    	; 0x2a7a <__fp_nan>
    2b2c:	11 24       	eor	r1, r1
    2b2e:	ea cf       	rjmp	.-44     	; 0x2b04 <__fp_szero>

00002b30 <__mulsf3x>:
    2b30:	c6 df       	rcall	.-116    	; 0x2abe <__fp_split3>
    2b32:	a0 f3       	brcs	.-24     	; 0x2b1c <__mulsf3+0x4>

00002b34 <__mulsf3_pse>:
    2b34:	95 9f       	mul	r25, r21
    2b36:	d1 f3       	breq	.-12     	; 0x2b2c <__mulsf3+0x14>
    2b38:	95 0f       	add	r25, r21
    2b3a:	50 e0       	ldi	r21, 0x00	; 0
    2b3c:	55 1f       	adc	r21, r21
    2b3e:	62 9f       	mul	r22, r18
    2b40:	f0 01       	movw	r30, r0
    2b42:	72 9f       	mul	r23, r18
    2b44:	bb 27       	eor	r27, r27
    2b46:	f0 0d       	add	r31, r0
    2b48:	b1 1d       	adc	r27, r1
    2b4a:	63 9f       	mul	r22, r19
    2b4c:	aa 27       	eor	r26, r26
    2b4e:	f0 0d       	add	r31, r0
    2b50:	b1 1d       	adc	r27, r1
    2b52:	aa 1f       	adc	r26, r26
    2b54:	64 9f       	mul	r22, r20
    2b56:	66 27       	eor	r22, r22
    2b58:	b0 0d       	add	r27, r0
    2b5a:	a1 1d       	adc	r26, r1
    2b5c:	66 1f       	adc	r22, r22
    2b5e:	82 9f       	mul	r24, r18
    2b60:	22 27       	eor	r18, r18
    2b62:	b0 0d       	add	r27, r0
    2b64:	a1 1d       	adc	r26, r1
    2b66:	62 1f       	adc	r22, r18
    2b68:	73 9f       	mul	r23, r19
    2b6a:	b0 0d       	add	r27, r0
    2b6c:	a1 1d       	adc	r26, r1
    2b6e:	62 1f       	adc	r22, r18
    2b70:	83 9f       	mul	r24, r19
    2b72:	a0 0d       	add	r26, r0
    2b74:	61 1d       	adc	r22, r1
    2b76:	22 1f       	adc	r18, r18
    2b78:	74 9f       	mul	r23, r20
    2b7a:	33 27       	eor	r19, r19
    2b7c:	a0 0d       	add	r26, r0
    2b7e:	61 1d       	adc	r22, r1
    2b80:	23 1f       	adc	r18, r19
    2b82:	84 9f       	mul	r24, r20
    2b84:	60 0d       	add	r22, r0
    2b86:	21 1d       	adc	r18, r1
    2b88:	82 2f       	mov	r24, r18
    2b8a:	76 2f       	mov	r23, r22
    2b8c:	6a 2f       	mov	r22, r26
    2b8e:	11 24       	eor	r1, r1
    2b90:	9f 57       	subi	r25, 0x7F	; 127
    2b92:	50 40       	sbci	r21, 0x00	; 0
    2b94:	8a f0       	brmi	.+34     	; 0x2bb8 <__mulsf3_pse+0x84>
    2b96:	e1 f0       	breq	.+56     	; 0x2bd0 <__mulsf3_pse+0x9c>
    2b98:	88 23       	and	r24, r24
    2b9a:	4a f0       	brmi	.+18     	; 0x2bae <__mulsf3_pse+0x7a>
    2b9c:	ee 0f       	add	r30, r30
    2b9e:	ff 1f       	adc	r31, r31
    2ba0:	bb 1f       	adc	r27, r27
    2ba2:	66 1f       	adc	r22, r22
    2ba4:	77 1f       	adc	r23, r23
    2ba6:	88 1f       	adc	r24, r24
    2ba8:	91 50       	subi	r25, 0x01	; 1
    2baa:	50 40       	sbci	r21, 0x00	; 0
    2bac:	a9 f7       	brne	.-22     	; 0x2b98 <__mulsf3_pse+0x64>
    2bae:	9e 3f       	cpi	r25, 0xFE	; 254
    2bb0:	51 05       	cpc	r21, r1
    2bb2:	70 f0       	brcs	.+28     	; 0x2bd0 <__mulsf3_pse+0x9c>
    2bb4:	5c cf       	rjmp	.-328    	; 0x2a6e <__fp_inf>
    2bb6:	a6 cf       	rjmp	.-180    	; 0x2b04 <__fp_szero>
    2bb8:	5f 3f       	cpi	r21, 0xFF	; 255
    2bba:	ec f3       	brlt	.-6      	; 0x2bb6 <__mulsf3_pse+0x82>
    2bbc:	98 3e       	cpi	r25, 0xE8	; 232
    2bbe:	dc f3       	brlt	.-10     	; 0x2bb6 <__mulsf3_pse+0x82>
    2bc0:	86 95       	lsr	r24
    2bc2:	77 95       	ror	r23
    2bc4:	67 95       	ror	r22
    2bc6:	b7 95       	ror	r27
    2bc8:	f7 95       	ror	r31
    2bca:	e7 95       	ror	r30
    2bcc:	9f 5f       	subi	r25, 0xFF	; 255
    2bce:	c1 f7       	brne	.-16     	; 0x2bc0 <__mulsf3_pse+0x8c>
    2bd0:	fe 2b       	or	r31, r30
    2bd2:	88 0f       	add	r24, r24
    2bd4:	91 1d       	adc	r25, r1
    2bd6:	96 95       	lsr	r25
    2bd8:	87 95       	ror	r24
    2bda:	97 f9       	bld	r25, 7
    2bdc:	08 95       	ret

00002bde <__divmodhi4>:
    2bde:	97 fb       	bst	r25, 7
    2be0:	07 2e       	mov	r0, r23
    2be2:	16 f4       	brtc	.+4      	; 0x2be8 <__divmodhi4+0xa>
    2be4:	00 94       	com	r0
    2be6:	06 d0       	rcall	.+12     	; 0x2bf4 <__divmodhi4_neg1>
    2be8:	77 fd       	sbrc	r23, 7
    2bea:	08 d0       	rcall	.+16     	; 0x2bfc <__divmodhi4_neg2>
    2bec:	11 d0       	rcall	.+34     	; 0x2c10 <__udivmodhi4>
    2bee:	07 fc       	sbrc	r0, 7
    2bf0:	05 d0       	rcall	.+10     	; 0x2bfc <__divmodhi4_neg2>
    2bf2:	3e f4       	brtc	.+14     	; 0x2c02 <__divmodhi4_exit>

00002bf4 <__divmodhi4_neg1>:
    2bf4:	90 95       	com	r25
    2bf6:	81 95       	neg	r24
    2bf8:	9f 4f       	sbci	r25, 0xFF	; 255
    2bfa:	08 95       	ret

00002bfc <__divmodhi4_neg2>:
    2bfc:	70 95       	com	r23
    2bfe:	61 95       	neg	r22
    2c00:	7f 4f       	sbci	r23, 0xFF	; 255

00002c02 <__divmodhi4_exit>:
    2c02:	08 95       	ret

00002c04 <__tablejump2__>:
    2c04:	ee 0f       	add	r30, r30
    2c06:	ff 1f       	adc	r31, r31
    2c08:	05 90       	lpm	r0, Z+
    2c0a:	f4 91       	lpm	r31, Z
    2c0c:	e0 2d       	mov	r30, r0
    2c0e:	09 94       	ijmp

00002c10 <__udivmodhi4>:
    2c10:	aa 1b       	sub	r26, r26
    2c12:	bb 1b       	sub	r27, r27
    2c14:	51 e1       	ldi	r21, 0x11	; 17
    2c16:	07 c0       	rjmp	.+14     	; 0x2c26 <__udivmodhi4_ep>

00002c18 <__udivmodhi4_loop>:
    2c18:	aa 1f       	adc	r26, r26
    2c1a:	bb 1f       	adc	r27, r27
    2c1c:	a6 17       	cp	r26, r22
    2c1e:	b7 07       	cpc	r27, r23
    2c20:	10 f0       	brcs	.+4      	; 0x2c26 <__udivmodhi4_ep>
    2c22:	a6 1b       	sub	r26, r22
    2c24:	b7 0b       	sbc	r27, r23

00002c26 <__udivmodhi4_ep>:
    2c26:	88 1f       	adc	r24, r24
    2c28:	99 1f       	adc	r25, r25
    2c2a:	5a 95       	dec	r21
    2c2c:	a9 f7       	brne	.-22     	; 0x2c18 <__udivmodhi4_loop>
    2c2e:	80 95       	com	r24
    2c30:	90 95       	com	r25
    2c32:	bc 01       	movw	r22, r24
    2c34:	cd 01       	movw	r24, r26
    2c36:	08 95       	ret

00002c38 <snprintf>:
    2c38:	ae e0       	ldi	r26, 0x0E	; 14
    2c3a:	b0 e0       	ldi	r27, 0x00	; 0
    2c3c:	e1 e2       	ldi	r30, 0x21	; 33
    2c3e:	f6 e1       	ldi	r31, 0x16	; 22
    2c40:	c5 c2       	rjmp	.+1418   	; 0x31cc <__prologue_saves__+0x1c>
    2c42:	0d 89       	ldd	r16, Y+21	; 0x15
    2c44:	1e 89       	ldd	r17, Y+22	; 0x16
    2c46:	8f 89       	ldd	r24, Y+23	; 0x17
    2c48:	98 8d       	ldd	r25, Y+24	; 0x18
    2c4a:	26 e0       	ldi	r18, 0x06	; 6
    2c4c:	2c 83       	std	Y+4, r18	; 0x04
    2c4e:	1a 83       	std	Y+2, r17	; 0x02
    2c50:	09 83       	std	Y+1, r16	; 0x01
    2c52:	97 ff       	sbrs	r25, 7
    2c54:	02 c0       	rjmp	.+4      	; 0x2c5a <snprintf+0x22>
    2c56:	80 e0       	ldi	r24, 0x00	; 0
    2c58:	90 e8       	ldi	r25, 0x80	; 128
    2c5a:	01 97       	sbiw	r24, 0x01	; 1
    2c5c:	9e 83       	std	Y+6, r25	; 0x06
    2c5e:	8d 83       	std	Y+5, r24	; 0x05
    2c60:	ae 01       	movw	r20, r28
    2c62:	45 5e       	subi	r20, 0xE5	; 229
    2c64:	5f 4f       	sbci	r21, 0xFF	; 255
    2c66:	69 8d       	ldd	r22, Y+25	; 0x19
    2c68:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2c6a:	ce 01       	movw	r24, r28
    2c6c:	01 96       	adiw	r24, 0x01	; 1
    2c6e:	31 d0       	rcall	.+98     	; 0x2cd2 <vfprintf>
    2c70:	4d 81       	ldd	r20, Y+5	; 0x05
    2c72:	5e 81       	ldd	r21, Y+6	; 0x06
    2c74:	57 fd       	sbrc	r21, 7
    2c76:	0a c0       	rjmp	.+20     	; 0x2c8c <snprintf+0x54>
    2c78:	2f 81       	ldd	r18, Y+7	; 0x07
    2c7a:	38 85       	ldd	r19, Y+8	; 0x08
    2c7c:	42 17       	cp	r20, r18
    2c7e:	53 07       	cpc	r21, r19
    2c80:	0c f4       	brge	.+2      	; 0x2c84 <snprintf+0x4c>
    2c82:	9a 01       	movw	r18, r20
    2c84:	f8 01       	movw	r30, r16
    2c86:	e2 0f       	add	r30, r18
    2c88:	f3 1f       	adc	r31, r19
    2c8a:	10 82       	st	Z, r1
    2c8c:	2e 96       	adiw	r28, 0x0e	; 14
    2c8e:	e4 e0       	ldi	r30, 0x04	; 4
    2c90:	b9 c2       	rjmp	.+1394   	; 0x3204 <__epilogue_restores__+0x1c>

00002c92 <sprintf>:
    2c92:	ae e0       	ldi	r26, 0x0E	; 14
    2c94:	b0 e0       	ldi	r27, 0x00	; 0
    2c96:	ee e4       	ldi	r30, 0x4E	; 78
    2c98:	f6 e1       	ldi	r31, 0x16	; 22
    2c9a:	98 c2       	rjmp	.+1328   	; 0x31cc <__prologue_saves__+0x1c>
    2c9c:	0d 89       	ldd	r16, Y+21	; 0x15
    2c9e:	1e 89       	ldd	r17, Y+22	; 0x16
    2ca0:	86 e0       	ldi	r24, 0x06	; 6
    2ca2:	8c 83       	std	Y+4, r24	; 0x04
    2ca4:	1a 83       	std	Y+2, r17	; 0x02
    2ca6:	09 83       	std	Y+1, r16	; 0x01
    2ca8:	8f ef       	ldi	r24, 0xFF	; 255
    2caa:	9f e7       	ldi	r25, 0x7F	; 127
    2cac:	9e 83       	std	Y+6, r25	; 0x06
    2cae:	8d 83       	std	Y+5, r24	; 0x05
    2cb0:	ae 01       	movw	r20, r28
    2cb2:	47 5e       	subi	r20, 0xE7	; 231
    2cb4:	5f 4f       	sbci	r21, 0xFF	; 255
    2cb6:	6f 89       	ldd	r22, Y+23	; 0x17
    2cb8:	78 8d       	ldd	r23, Y+24	; 0x18
    2cba:	ce 01       	movw	r24, r28
    2cbc:	01 96       	adiw	r24, 0x01	; 1
    2cbe:	09 d0       	rcall	.+18     	; 0x2cd2 <vfprintf>
    2cc0:	2f 81       	ldd	r18, Y+7	; 0x07
    2cc2:	38 85       	ldd	r19, Y+8	; 0x08
    2cc4:	f8 01       	movw	r30, r16
    2cc6:	e2 0f       	add	r30, r18
    2cc8:	f3 1f       	adc	r31, r19
    2cca:	10 82       	st	Z, r1
    2ccc:	2e 96       	adiw	r28, 0x0e	; 14
    2cce:	e4 e0       	ldi	r30, 0x04	; 4
    2cd0:	99 c2       	rjmp	.+1330   	; 0x3204 <__epilogue_restores__+0x1c>

00002cd2 <vfprintf>:
    2cd2:	ac e0       	ldi	r26, 0x0C	; 12
    2cd4:	b0 e0       	ldi	r27, 0x00	; 0
    2cd6:	ee e6       	ldi	r30, 0x6E	; 110
    2cd8:	f6 e1       	ldi	r31, 0x16	; 22
    2cda:	6a c2       	rjmp	.+1236   	; 0x31b0 <__prologue_saves__>
    2cdc:	7c 01       	movw	r14, r24
    2cde:	6b 01       	movw	r12, r22
    2ce0:	8a 01       	movw	r16, r20
    2ce2:	fc 01       	movw	r30, r24
    2ce4:	17 82       	std	Z+7, r1	; 0x07
    2ce6:	16 82       	std	Z+6, r1	; 0x06
    2ce8:	83 81       	ldd	r24, Z+3	; 0x03
    2cea:	81 ff       	sbrs	r24, 1
    2cec:	b0 c1       	rjmp	.+864    	; 0x304e <vfprintf+0x37c>
    2cee:	ce 01       	movw	r24, r28
    2cf0:	01 96       	adiw	r24, 0x01	; 1
    2cf2:	4c 01       	movw	r8, r24
    2cf4:	f7 01       	movw	r30, r14
    2cf6:	93 81       	ldd	r25, Z+3	; 0x03
    2cf8:	f6 01       	movw	r30, r12
    2cfa:	93 fd       	sbrc	r25, 3
    2cfc:	85 91       	lpm	r24, Z+
    2cfe:	93 ff       	sbrs	r25, 3
    2d00:	81 91       	ld	r24, Z+
    2d02:	6f 01       	movw	r12, r30
    2d04:	88 23       	and	r24, r24
    2d06:	09 f4       	brne	.+2      	; 0x2d0a <vfprintf+0x38>
    2d08:	9e c1       	rjmp	.+828    	; 0x3046 <vfprintf+0x374>
    2d0a:	85 32       	cpi	r24, 0x25	; 37
    2d0c:	39 f4       	brne	.+14     	; 0x2d1c <vfprintf+0x4a>
    2d0e:	93 fd       	sbrc	r25, 3
    2d10:	85 91       	lpm	r24, Z+
    2d12:	93 ff       	sbrs	r25, 3
    2d14:	81 91       	ld	r24, Z+
    2d16:	6f 01       	movw	r12, r30
    2d18:	85 32       	cpi	r24, 0x25	; 37
    2d1a:	21 f4       	brne	.+8      	; 0x2d24 <vfprintf+0x52>
    2d1c:	b7 01       	movw	r22, r14
    2d1e:	90 e0       	ldi	r25, 0x00	; 0
    2d20:	b1 d1       	rcall	.+866    	; 0x3084 <fputc>
    2d22:	e8 cf       	rjmp	.-48     	; 0x2cf4 <vfprintf+0x22>
    2d24:	51 2c       	mov	r5, r1
    2d26:	31 2c       	mov	r3, r1
    2d28:	20 e0       	ldi	r18, 0x00	; 0
    2d2a:	20 32       	cpi	r18, 0x20	; 32
    2d2c:	a0 f4       	brcc	.+40     	; 0x2d56 <vfprintf+0x84>
    2d2e:	8b 32       	cpi	r24, 0x2B	; 43
    2d30:	69 f0       	breq	.+26     	; 0x2d4c <vfprintf+0x7a>
    2d32:	30 f4       	brcc	.+12     	; 0x2d40 <vfprintf+0x6e>
    2d34:	80 32       	cpi	r24, 0x20	; 32
    2d36:	59 f0       	breq	.+22     	; 0x2d4e <vfprintf+0x7c>
    2d38:	83 32       	cpi	r24, 0x23	; 35
    2d3a:	69 f4       	brne	.+26     	; 0x2d56 <vfprintf+0x84>
    2d3c:	20 61       	ori	r18, 0x10	; 16
    2d3e:	2c c0       	rjmp	.+88     	; 0x2d98 <vfprintf+0xc6>
    2d40:	8d 32       	cpi	r24, 0x2D	; 45
    2d42:	39 f0       	breq	.+14     	; 0x2d52 <vfprintf+0x80>
    2d44:	80 33       	cpi	r24, 0x30	; 48
    2d46:	39 f4       	brne	.+14     	; 0x2d56 <vfprintf+0x84>
    2d48:	21 60       	ori	r18, 0x01	; 1
    2d4a:	26 c0       	rjmp	.+76     	; 0x2d98 <vfprintf+0xc6>
    2d4c:	22 60       	ori	r18, 0x02	; 2
    2d4e:	24 60       	ori	r18, 0x04	; 4
    2d50:	23 c0       	rjmp	.+70     	; 0x2d98 <vfprintf+0xc6>
    2d52:	28 60       	ori	r18, 0x08	; 8
    2d54:	21 c0       	rjmp	.+66     	; 0x2d98 <vfprintf+0xc6>
    2d56:	27 fd       	sbrc	r18, 7
    2d58:	27 c0       	rjmp	.+78     	; 0x2da8 <vfprintf+0xd6>
    2d5a:	30 ed       	ldi	r19, 0xD0	; 208
    2d5c:	38 0f       	add	r19, r24
    2d5e:	3a 30       	cpi	r19, 0x0A	; 10
    2d60:	78 f4       	brcc	.+30     	; 0x2d80 <vfprintf+0xae>
    2d62:	26 ff       	sbrs	r18, 6
    2d64:	06 c0       	rjmp	.+12     	; 0x2d72 <vfprintf+0xa0>
    2d66:	fa e0       	ldi	r31, 0x0A	; 10
    2d68:	5f 9e       	mul	r5, r31
    2d6a:	30 0d       	add	r19, r0
    2d6c:	11 24       	eor	r1, r1
    2d6e:	53 2e       	mov	r5, r19
    2d70:	13 c0       	rjmp	.+38     	; 0x2d98 <vfprintf+0xc6>
    2d72:	8a e0       	ldi	r24, 0x0A	; 10
    2d74:	38 9e       	mul	r3, r24
    2d76:	30 0d       	add	r19, r0
    2d78:	11 24       	eor	r1, r1
    2d7a:	33 2e       	mov	r3, r19
    2d7c:	20 62       	ori	r18, 0x20	; 32
    2d7e:	0c c0       	rjmp	.+24     	; 0x2d98 <vfprintf+0xc6>
    2d80:	8e 32       	cpi	r24, 0x2E	; 46
    2d82:	21 f4       	brne	.+8      	; 0x2d8c <vfprintf+0xba>
    2d84:	26 fd       	sbrc	r18, 6
    2d86:	5f c1       	rjmp	.+702    	; 0x3046 <vfprintf+0x374>
    2d88:	20 64       	ori	r18, 0x40	; 64
    2d8a:	06 c0       	rjmp	.+12     	; 0x2d98 <vfprintf+0xc6>
    2d8c:	8c 36       	cpi	r24, 0x6C	; 108
    2d8e:	11 f4       	brne	.+4      	; 0x2d94 <vfprintf+0xc2>
    2d90:	20 68       	ori	r18, 0x80	; 128
    2d92:	02 c0       	rjmp	.+4      	; 0x2d98 <vfprintf+0xc6>
    2d94:	88 36       	cpi	r24, 0x68	; 104
    2d96:	41 f4       	brne	.+16     	; 0x2da8 <vfprintf+0xd6>
    2d98:	f6 01       	movw	r30, r12
    2d9a:	93 fd       	sbrc	r25, 3
    2d9c:	85 91       	lpm	r24, Z+
    2d9e:	93 ff       	sbrs	r25, 3
    2da0:	81 91       	ld	r24, Z+
    2da2:	6f 01       	movw	r12, r30
    2da4:	81 11       	cpse	r24, r1
    2da6:	c1 cf       	rjmp	.-126    	; 0x2d2a <vfprintf+0x58>
    2da8:	98 2f       	mov	r25, r24
    2daa:	9f 7d       	andi	r25, 0xDF	; 223
    2dac:	95 54       	subi	r25, 0x45	; 69
    2dae:	93 30       	cpi	r25, 0x03	; 3
    2db0:	28 f4       	brcc	.+10     	; 0x2dbc <vfprintf+0xea>
    2db2:	0c 5f       	subi	r16, 0xFC	; 252
    2db4:	1f 4f       	sbci	r17, 0xFF	; 255
    2db6:	ff e3       	ldi	r31, 0x3F	; 63
    2db8:	f9 83       	std	Y+1, r31	; 0x01
    2dba:	0d c0       	rjmp	.+26     	; 0x2dd6 <vfprintf+0x104>
    2dbc:	83 36       	cpi	r24, 0x63	; 99
    2dbe:	31 f0       	breq	.+12     	; 0x2dcc <vfprintf+0xfa>
    2dc0:	83 37       	cpi	r24, 0x73	; 115
    2dc2:	71 f0       	breq	.+28     	; 0x2de0 <vfprintf+0x10e>
    2dc4:	83 35       	cpi	r24, 0x53	; 83
    2dc6:	09 f0       	breq	.+2      	; 0x2dca <vfprintf+0xf8>
    2dc8:	57 c0       	rjmp	.+174    	; 0x2e78 <vfprintf+0x1a6>
    2dca:	21 c0       	rjmp	.+66     	; 0x2e0e <vfprintf+0x13c>
    2dcc:	f8 01       	movw	r30, r16
    2dce:	80 81       	ld	r24, Z
    2dd0:	89 83       	std	Y+1, r24	; 0x01
    2dd2:	0e 5f       	subi	r16, 0xFE	; 254
    2dd4:	1f 4f       	sbci	r17, 0xFF	; 255
    2dd6:	44 24       	eor	r4, r4
    2dd8:	43 94       	inc	r4
    2dda:	51 2c       	mov	r5, r1
    2ddc:	54 01       	movw	r10, r8
    2dde:	14 c0       	rjmp	.+40     	; 0x2e08 <vfprintf+0x136>
    2de0:	38 01       	movw	r6, r16
    2de2:	f2 e0       	ldi	r31, 0x02	; 2
    2de4:	6f 0e       	add	r6, r31
    2de6:	71 1c       	adc	r7, r1
    2de8:	f8 01       	movw	r30, r16
    2dea:	a0 80       	ld	r10, Z
    2dec:	b1 80       	ldd	r11, Z+1	; 0x01
    2dee:	26 ff       	sbrs	r18, 6
    2df0:	03 c0       	rjmp	.+6      	; 0x2df8 <vfprintf+0x126>
    2df2:	65 2d       	mov	r22, r5
    2df4:	70 e0       	ldi	r23, 0x00	; 0
    2df6:	02 c0       	rjmp	.+4      	; 0x2dfc <vfprintf+0x12a>
    2df8:	6f ef       	ldi	r22, 0xFF	; 255
    2dfa:	7f ef       	ldi	r23, 0xFF	; 255
    2dfc:	c5 01       	movw	r24, r10
    2dfe:	2c 87       	std	Y+12, r18	; 0x0c
    2e00:	36 d1       	rcall	.+620    	; 0x306e <strnlen>
    2e02:	2c 01       	movw	r4, r24
    2e04:	83 01       	movw	r16, r6
    2e06:	2c 85       	ldd	r18, Y+12	; 0x0c
    2e08:	2f 77       	andi	r18, 0x7F	; 127
    2e0a:	22 2e       	mov	r2, r18
    2e0c:	16 c0       	rjmp	.+44     	; 0x2e3a <vfprintf+0x168>
    2e0e:	38 01       	movw	r6, r16
    2e10:	f2 e0       	ldi	r31, 0x02	; 2
    2e12:	6f 0e       	add	r6, r31
    2e14:	71 1c       	adc	r7, r1
    2e16:	f8 01       	movw	r30, r16
    2e18:	a0 80       	ld	r10, Z
    2e1a:	b1 80       	ldd	r11, Z+1	; 0x01
    2e1c:	26 ff       	sbrs	r18, 6
    2e1e:	03 c0       	rjmp	.+6      	; 0x2e26 <vfprintf+0x154>
    2e20:	65 2d       	mov	r22, r5
    2e22:	70 e0       	ldi	r23, 0x00	; 0
    2e24:	02 c0       	rjmp	.+4      	; 0x2e2a <vfprintf+0x158>
    2e26:	6f ef       	ldi	r22, 0xFF	; 255
    2e28:	7f ef       	ldi	r23, 0xFF	; 255
    2e2a:	c5 01       	movw	r24, r10
    2e2c:	2c 87       	std	Y+12, r18	; 0x0c
    2e2e:	14 d1       	rcall	.+552    	; 0x3058 <strnlen_P>
    2e30:	2c 01       	movw	r4, r24
    2e32:	2c 85       	ldd	r18, Y+12	; 0x0c
    2e34:	20 68       	ori	r18, 0x80	; 128
    2e36:	22 2e       	mov	r2, r18
    2e38:	83 01       	movw	r16, r6
    2e3a:	23 fc       	sbrc	r2, 3
    2e3c:	19 c0       	rjmp	.+50     	; 0x2e70 <vfprintf+0x19e>
    2e3e:	83 2d       	mov	r24, r3
    2e40:	90 e0       	ldi	r25, 0x00	; 0
    2e42:	48 16       	cp	r4, r24
    2e44:	59 06       	cpc	r5, r25
    2e46:	a0 f4       	brcc	.+40     	; 0x2e70 <vfprintf+0x19e>
    2e48:	b7 01       	movw	r22, r14
    2e4a:	80 e2       	ldi	r24, 0x20	; 32
    2e4c:	90 e0       	ldi	r25, 0x00	; 0
    2e4e:	1a d1       	rcall	.+564    	; 0x3084 <fputc>
    2e50:	3a 94       	dec	r3
    2e52:	f5 cf       	rjmp	.-22     	; 0x2e3e <vfprintf+0x16c>
    2e54:	f5 01       	movw	r30, r10
    2e56:	27 fc       	sbrc	r2, 7
    2e58:	85 91       	lpm	r24, Z+
    2e5a:	27 fe       	sbrs	r2, 7
    2e5c:	81 91       	ld	r24, Z+
    2e5e:	5f 01       	movw	r10, r30
    2e60:	b7 01       	movw	r22, r14
    2e62:	90 e0       	ldi	r25, 0x00	; 0
    2e64:	0f d1       	rcall	.+542    	; 0x3084 <fputc>
    2e66:	31 10       	cpse	r3, r1
    2e68:	3a 94       	dec	r3
    2e6a:	f1 e0       	ldi	r31, 0x01	; 1
    2e6c:	4f 1a       	sub	r4, r31
    2e6e:	51 08       	sbc	r5, r1
    2e70:	41 14       	cp	r4, r1
    2e72:	51 04       	cpc	r5, r1
    2e74:	79 f7       	brne	.-34     	; 0x2e54 <vfprintf+0x182>
    2e76:	de c0       	rjmp	.+444    	; 0x3034 <vfprintf+0x362>
    2e78:	84 36       	cpi	r24, 0x64	; 100
    2e7a:	11 f0       	breq	.+4      	; 0x2e80 <vfprintf+0x1ae>
    2e7c:	89 36       	cpi	r24, 0x69	; 105
    2e7e:	31 f5       	brne	.+76     	; 0x2ecc <vfprintf+0x1fa>
    2e80:	f8 01       	movw	r30, r16
    2e82:	27 ff       	sbrs	r18, 7
    2e84:	07 c0       	rjmp	.+14     	; 0x2e94 <vfprintf+0x1c2>
    2e86:	60 81       	ld	r22, Z
    2e88:	71 81       	ldd	r23, Z+1	; 0x01
    2e8a:	82 81       	ldd	r24, Z+2	; 0x02
    2e8c:	93 81       	ldd	r25, Z+3	; 0x03
    2e8e:	0c 5f       	subi	r16, 0xFC	; 252
    2e90:	1f 4f       	sbci	r17, 0xFF	; 255
    2e92:	08 c0       	rjmp	.+16     	; 0x2ea4 <vfprintf+0x1d2>
    2e94:	60 81       	ld	r22, Z
    2e96:	71 81       	ldd	r23, Z+1	; 0x01
    2e98:	07 2e       	mov	r0, r23
    2e9a:	00 0c       	add	r0, r0
    2e9c:	88 0b       	sbc	r24, r24
    2e9e:	99 0b       	sbc	r25, r25
    2ea0:	0e 5f       	subi	r16, 0xFE	; 254
    2ea2:	1f 4f       	sbci	r17, 0xFF	; 255
    2ea4:	2f 76       	andi	r18, 0x6F	; 111
    2ea6:	72 2e       	mov	r7, r18
    2ea8:	97 ff       	sbrs	r25, 7
    2eaa:	09 c0       	rjmp	.+18     	; 0x2ebe <vfprintf+0x1ec>
    2eac:	90 95       	com	r25
    2eae:	80 95       	com	r24
    2eb0:	70 95       	com	r23
    2eb2:	61 95       	neg	r22
    2eb4:	7f 4f       	sbci	r23, 0xFF	; 255
    2eb6:	8f 4f       	sbci	r24, 0xFF	; 255
    2eb8:	9f 4f       	sbci	r25, 0xFF	; 255
    2eba:	20 68       	ori	r18, 0x80	; 128
    2ebc:	72 2e       	mov	r7, r18
    2ebe:	2a e0       	ldi	r18, 0x0A	; 10
    2ec0:	30 e0       	ldi	r19, 0x00	; 0
    2ec2:	a4 01       	movw	r20, r8
    2ec4:	17 d1       	rcall	.+558    	; 0x30f4 <__ultoa_invert>
    2ec6:	a8 2e       	mov	r10, r24
    2ec8:	a8 18       	sub	r10, r8
    2eca:	43 c0       	rjmp	.+134    	; 0x2f52 <vfprintf+0x280>
    2ecc:	85 37       	cpi	r24, 0x75	; 117
    2ece:	29 f4       	brne	.+10     	; 0x2eda <vfprintf+0x208>
    2ed0:	2f 7e       	andi	r18, 0xEF	; 239
    2ed2:	b2 2e       	mov	r11, r18
    2ed4:	2a e0       	ldi	r18, 0x0A	; 10
    2ed6:	30 e0       	ldi	r19, 0x00	; 0
    2ed8:	25 c0       	rjmp	.+74     	; 0x2f24 <vfprintf+0x252>
    2eda:	f2 2f       	mov	r31, r18
    2edc:	f9 7f       	andi	r31, 0xF9	; 249
    2ede:	bf 2e       	mov	r11, r31
    2ee0:	8f 36       	cpi	r24, 0x6F	; 111
    2ee2:	c1 f0       	breq	.+48     	; 0x2f14 <vfprintf+0x242>
    2ee4:	18 f4       	brcc	.+6      	; 0x2eec <vfprintf+0x21a>
    2ee6:	88 35       	cpi	r24, 0x58	; 88
    2ee8:	79 f0       	breq	.+30     	; 0x2f08 <vfprintf+0x236>
    2eea:	ad c0       	rjmp	.+346    	; 0x3046 <vfprintf+0x374>
    2eec:	80 37       	cpi	r24, 0x70	; 112
    2eee:	19 f0       	breq	.+6      	; 0x2ef6 <vfprintf+0x224>
    2ef0:	88 37       	cpi	r24, 0x78	; 120
    2ef2:	21 f0       	breq	.+8      	; 0x2efc <vfprintf+0x22a>
    2ef4:	a8 c0       	rjmp	.+336    	; 0x3046 <vfprintf+0x374>
    2ef6:	2f 2f       	mov	r18, r31
    2ef8:	20 61       	ori	r18, 0x10	; 16
    2efa:	b2 2e       	mov	r11, r18
    2efc:	b4 fe       	sbrs	r11, 4
    2efe:	0d c0       	rjmp	.+26     	; 0x2f1a <vfprintf+0x248>
    2f00:	8b 2d       	mov	r24, r11
    2f02:	84 60       	ori	r24, 0x04	; 4
    2f04:	b8 2e       	mov	r11, r24
    2f06:	09 c0       	rjmp	.+18     	; 0x2f1a <vfprintf+0x248>
    2f08:	24 ff       	sbrs	r18, 4
    2f0a:	0a c0       	rjmp	.+20     	; 0x2f20 <vfprintf+0x24e>
    2f0c:	9f 2f       	mov	r25, r31
    2f0e:	96 60       	ori	r25, 0x06	; 6
    2f10:	b9 2e       	mov	r11, r25
    2f12:	06 c0       	rjmp	.+12     	; 0x2f20 <vfprintf+0x24e>
    2f14:	28 e0       	ldi	r18, 0x08	; 8
    2f16:	30 e0       	ldi	r19, 0x00	; 0
    2f18:	05 c0       	rjmp	.+10     	; 0x2f24 <vfprintf+0x252>
    2f1a:	20 e1       	ldi	r18, 0x10	; 16
    2f1c:	30 e0       	ldi	r19, 0x00	; 0
    2f1e:	02 c0       	rjmp	.+4      	; 0x2f24 <vfprintf+0x252>
    2f20:	20 e1       	ldi	r18, 0x10	; 16
    2f22:	32 e0       	ldi	r19, 0x02	; 2
    2f24:	f8 01       	movw	r30, r16
    2f26:	b7 fe       	sbrs	r11, 7
    2f28:	07 c0       	rjmp	.+14     	; 0x2f38 <vfprintf+0x266>
    2f2a:	60 81       	ld	r22, Z
    2f2c:	71 81       	ldd	r23, Z+1	; 0x01
    2f2e:	82 81       	ldd	r24, Z+2	; 0x02
    2f30:	93 81       	ldd	r25, Z+3	; 0x03
    2f32:	0c 5f       	subi	r16, 0xFC	; 252
    2f34:	1f 4f       	sbci	r17, 0xFF	; 255
    2f36:	06 c0       	rjmp	.+12     	; 0x2f44 <vfprintf+0x272>
    2f38:	60 81       	ld	r22, Z
    2f3a:	71 81       	ldd	r23, Z+1	; 0x01
    2f3c:	80 e0       	ldi	r24, 0x00	; 0
    2f3e:	90 e0       	ldi	r25, 0x00	; 0
    2f40:	0e 5f       	subi	r16, 0xFE	; 254
    2f42:	1f 4f       	sbci	r17, 0xFF	; 255
    2f44:	a4 01       	movw	r20, r8
    2f46:	d6 d0       	rcall	.+428    	; 0x30f4 <__ultoa_invert>
    2f48:	a8 2e       	mov	r10, r24
    2f4a:	a8 18       	sub	r10, r8
    2f4c:	fb 2d       	mov	r31, r11
    2f4e:	ff 77       	andi	r31, 0x7F	; 127
    2f50:	7f 2e       	mov	r7, r31
    2f52:	76 fe       	sbrs	r7, 6
    2f54:	0b c0       	rjmp	.+22     	; 0x2f6c <vfprintf+0x29a>
    2f56:	37 2d       	mov	r19, r7
    2f58:	3e 7f       	andi	r19, 0xFE	; 254
    2f5a:	a5 14       	cp	r10, r5
    2f5c:	50 f4       	brcc	.+20     	; 0x2f72 <vfprintf+0x2a0>
    2f5e:	74 fe       	sbrs	r7, 4
    2f60:	0a c0       	rjmp	.+20     	; 0x2f76 <vfprintf+0x2a4>
    2f62:	72 fc       	sbrc	r7, 2
    2f64:	08 c0       	rjmp	.+16     	; 0x2f76 <vfprintf+0x2a4>
    2f66:	37 2d       	mov	r19, r7
    2f68:	3e 7e       	andi	r19, 0xEE	; 238
    2f6a:	05 c0       	rjmp	.+10     	; 0x2f76 <vfprintf+0x2a4>
    2f6c:	ba 2c       	mov	r11, r10
    2f6e:	37 2d       	mov	r19, r7
    2f70:	03 c0       	rjmp	.+6      	; 0x2f78 <vfprintf+0x2a6>
    2f72:	ba 2c       	mov	r11, r10
    2f74:	01 c0       	rjmp	.+2      	; 0x2f78 <vfprintf+0x2a6>
    2f76:	b5 2c       	mov	r11, r5
    2f78:	34 ff       	sbrs	r19, 4
    2f7a:	0d c0       	rjmp	.+26     	; 0x2f96 <vfprintf+0x2c4>
    2f7c:	fe 01       	movw	r30, r28
    2f7e:	ea 0d       	add	r30, r10
    2f80:	f1 1d       	adc	r31, r1
    2f82:	80 81       	ld	r24, Z
    2f84:	80 33       	cpi	r24, 0x30	; 48
    2f86:	11 f4       	brne	.+4      	; 0x2f8c <vfprintf+0x2ba>
    2f88:	39 7e       	andi	r19, 0xE9	; 233
    2f8a:	09 c0       	rjmp	.+18     	; 0x2f9e <vfprintf+0x2cc>
    2f8c:	32 ff       	sbrs	r19, 2
    2f8e:	06 c0       	rjmp	.+12     	; 0x2f9c <vfprintf+0x2ca>
    2f90:	b3 94       	inc	r11
    2f92:	b3 94       	inc	r11
    2f94:	04 c0       	rjmp	.+8      	; 0x2f9e <vfprintf+0x2cc>
    2f96:	83 2f       	mov	r24, r19
    2f98:	86 78       	andi	r24, 0x86	; 134
    2f9a:	09 f0       	breq	.+2      	; 0x2f9e <vfprintf+0x2cc>
    2f9c:	b3 94       	inc	r11
    2f9e:	33 fd       	sbrc	r19, 3
    2fa0:	12 c0       	rjmp	.+36     	; 0x2fc6 <vfprintf+0x2f4>
    2fa2:	30 ff       	sbrs	r19, 0
    2fa4:	06 c0       	rjmp	.+12     	; 0x2fb2 <vfprintf+0x2e0>
    2fa6:	5a 2c       	mov	r5, r10
    2fa8:	b3 14       	cp	r11, r3
    2faa:	18 f4       	brcc	.+6      	; 0x2fb2 <vfprintf+0x2e0>
    2fac:	53 0c       	add	r5, r3
    2fae:	5b 18       	sub	r5, r11
    2fb0:	b3 2c       	mov	r11, r3
    2fb2:	b3 14       	cp	r11, r3
    2fb4:	60 f4       	brcc	.+24     	; 0x2fce <vfprintf+0x2fc>
    2fb6:	b7 01       	movw	r22, r14
    2fb8:	80 e2       	ldi	r24, 0x20	; 32
    2fba:	90 e0       	ldi	r25, 0x00	; 0
    2fbc:	3c 87       	std	Y+12, r19	; 0x0c
    2fbe:	62 d0       	rcall	.+196    	; 0x3084 <fputc>
    2fc0:	b3 94       	inc	r11
    2fc2:	3c 85       	ldd	r19, Y+12	; 0x0c
    2fc4:	f6 cf       	rjmp	.-20     	; 0x2fb2 <vfprintf+0x2e0>
    2fc6:	b3 14       	cp	r11, r3
    2fc8:	10 f4       	brcc	.+4      	; 0x2fce <vfprintf+0x2fc>
    2fca:	3b 18       	sub	r3, r11
    2fcc:	01 c0       	rjmp	.+2      	; 0x2fd0 <vfprintf+0x2fe>
    2fce:	31 2c       	mov	r3, r1
    2fd0:	34 ff       	sbrs	r19, 4
    2fd2:	11 c0       	rjmp	.+34     	; 0x2ff6 <vfprintf+0x324>
    2fd4:	b7 01       	movw	r22, r14
    2fd6:	80 e3       	ldi	r24, 0x30	; 48
    2fd8:	90 e0       	ldi	r25, 0x00	; 0
    2fda:	3c 87       	std	Y+12, r19	; 0x0c
    2fdc:	53 d0       	rcall	.+166    	; 0x3084 <fputc>
    2fde:	3c 85       	ldd	r19, Y+12	; 0x0c
    2fe0:	32 ff       	sbrs	r19, 2
    2fe2:	16 c0       	rjmp	.+44     	; 0x3010 <vfprintf+0x33e>
    2fe4:	31 fd       	sbrc	r19, 1
    2fe6:	03 c0       	rjmp	.+6      	; 0x2fee <vfprintf+0x31c>
    2fe8:	88 e7       	ldi	r24, 0x78	; 120
    2fea:	90 e0       	ldi	r25, 0x00	; 0
    2fec:	02 c0       	rjmp	.+4      	; 0x2ff2 <vfprintf+0x320>
    2fee:	88 e5       	ldi	r24, 0x58	; 88
    2ff0:	90 e0       	ldi	r25, 0x00	; 0
    2ff2:	b7 01       	movw	r22, r14
    2ff4:	0c c0       	rjmp	.+24     	; 0x300e <vfprintf+0x33c>
    2ff6:	83 2f       	mov	r24, r19
    2ff8:	86 78       	andi	r24, 0x86	; 134
    2ffa:	51 f0       	breq	.+20     	; 0x3010 <vfprintf+0x33e>
    2ffc:	31 ff       	sbrs	r19, 1
    2ffe:	02 c0       	rjmp	.+4      	; 0x3004 <vfprintf+0x332>
    3000:	8b e2       	ldi	r24, 0x2B	; 43
    3002:	01 c0       	rjmp	.+2      	; 0x3006 <vfprintf+0x334>
    3004:	80 e2       	ldi	r24, 0x20	; 32
    3006:	37 fd       	sbrc	r19, 7
    3008:	8d e2       	ldi	r24, 0x2D	; 45
    300a:	b7 01       	movw	r22, r14
    300c:	90 e0       	ldi	r25, 0x00	; 0
    300e:	3a d0       	rcall	.+116    	; 0x3084 <fputc>
    3010:	a5 14       	cp	r10, r5
    3012:	30 f4       	brcc	.+12     	; 0x3020 <vfprintf+0x34e>
    3014:	b7 01       	movw	r22, r14
    3016:	80 e3       	ldi	r24, 0x30	; 48
    3018:	90 e0       	ldi	r25, 0x00	; 0
    301a:	34 d0       	rcall	.+104    	; 0x3084 <fputc>
    301c:	5a 94       	dec	r5
    301e:	f8 cf       	rjmp	.-16     	; 0x3010 <vfprintf+0x33e>
    3020:	aa 94       	dec	r10
    3022:	f4 01       	movw	r30, r8
    3024:	ea 0d       	add	r30, r10
    3026:	f1 1d       	adc	r31, r1
    3028:	80 81       	ld	r24, Z
    302a:	b7 01       	movw	r22, r14
    302c:	90 e0       	ldi	r25, 0x00	; 0
    302e:	2a d0       	rcall	.+84     	; 0x3084 <fputc>
    3030:	a1 10       	cpse	r10, r1
    3032:	f6 cf       	rjmp	.-20     	; 0x3020 <vfprintf+0x34e>
    3034:	33 20       	and	r3, r3
    3036:	09 f4       	brne	.+2      	; 0x303a <vfprintf+0x368>
    3038:	5d ce       	rjmp	.-838    	; 0x2cf4 <vfprintf+0x22>
    303a:	b7 01       	movw	r22, r14
    303c:	80 e2       	ldi	r24, 0x20	; 32
    303e:	90 e0       	ldi	r25, 0x00	; 0
    3040:	21 d0       	rcall	.+66     	; 0x3084 <fputc>
    3042:	3a 94       	dec	r3
    3044:	f7 cf       	rjmp	.-18     	; 0x3034 <vfprintf+0x362>
    3046:	f7 01       	movw	r30, r14
    3048:	86 81       	ldd	r24, Z+6	; 0x06
    304a:	97 81       	ldd	r25, Z+7	; 0x07
    304c:	02 c0       	rjmp	.+4      	; 0x3052 <vfprintf+0x380>
    304e:	8f ef       	ldi	r24, 0xFF	; 255
    3050:	9f ef       	ldi	r25, 0xFF	; 255
    3052:	2c 96       	adiw	r28, 0x0c	; 12
    3054:	e2 e1       	ldi	r30, 0x12	; 18
    3056:	c8 c0       	rjmp	.+400    	; 0x31e8 <__epilogue_restores__>

00003058 <strnlen_P>:
    3058:	fc 01       	movw	r30, r24
    305a:	05 90       	lpm	r0, Z+
    305c:	61 50       	subi	r22, 0x01	; 1
    305e:	70 40       	sbci	r23, 0x00	; 0
    3060:	01 10       	cpse	r0, r1
    3062:	d8 f7       	brcc	.-10     	; 0x305a <strnlen_P+0x2>
    3064:	80 95       	com	r24
    3066:	90 95       	com	r25
    3068:	8e 0f       	add	r24, r30
    306a:	9f 1f       	adc	r25, r31
    306c:	08 95       	ret

0000306e <strnlen>:
    306e:	fc 01       	movw	r30, r24
    3070:	61 50       	subi	r22, 0x01	; 1
    3072:	70 40       	sbci	r23, 0x00	; 0
    3074:	01 90       	ld	r0, Z+
    3076:	01 10       	cpse	r0, r1
    3078:	d8 f7       	brcc	.-10     	; 0x3070 <strnlen+0x2>
    307a:	80 95       	com	r24
    307c:	90 95       	com	r25
    307e:	8e 0f       	add	r24, r30
    3080:	9f 1f       	adc	r25, r31
    3082:	08 95       	ret

00003084 <fputc>:
    3084:	0f 93       	push	r16
    3086:	1f 93       	push	r17
    3088:	cf 93       	push	r28
    308a:	df 93       	push	r29
    308c:	fb 01       	movw	r30, r22
    308e:	23 81       	ldd	r18, Z+3	; 0x03
    3090:	21 fd       	sbrc	r18, 1
    3092:	03 c0       	rjmp	.+6      	; 0x309a <fputc+0x16>
    3094:	8f ef       	ldi	r24, 0xFF	; 255
    3096:	9f ef       	ldi	r25, 0xFF	; 255
    3098:	28 c0       	rjmp	.+80     	; 0x30ea <fputc+0x66>
    309a:	22 ff       	sbrs	r18, 2
    309c:	16 c0       	rjmp	.+44     	; 0x30ca <fputc+0x46>
    309e:	46 81       	ldd	r20, Z+6	; 0x06
    30a0:	57 81       	ldd	r21, Z+7	; 0x07
    30a2:	24 81       	ldd	r18, Z+4	; 0x04
    30a4:	35 81       	ldd	r19, Z+5	; 0x05
    30a6:	42 17       	cp	r20, r18
    30a8:	53 07       	cpc	r21, r19
    30aa:	44 f4       	brge	.+16     	; 0x30bc <fputc+0x38>
    30ac:	a0 81       	ld	r26, Z
    30ae:	b1 81       	ldd	r27, Z+1	; 0x01
    30b0:	9d 01       	movw	r18, r26
    30b2:	2f 5f       	subi	r18, 0xFF	; 255
    30b4:	3f 4f       	sbci	r19, 0xFF	; 255
    30b6:	31 83       	std	Z+1, r19	; 0x01
    30b8:	20 83       	st	Z, r18
    30ba:	8c 93       	st	X, r24
    30bc:	26 81       	ldd	r18, Z+6	; 0x06
    30be:	37 81       	ldd	r19, Z+7	; 0x07
    30c0:	2f 5f       	subi	r18, 0xFF	; 255
    30c2:	3f 4f       	sbci	r19, 0xFF	; 255
    30c4:	37 83       	std	Z+7, r19	; 0x07
    30c6:	26 83       	std	Z+6, r18	; 0x06
    30c8:	10 c0       	rjmp	.+32     	; 0x30ea <fputc+0x66>
    30ca:	eb 01       	movw	r28, r22
    30cc:	09 2f       	mov	r16, r25
    30ce:	18 2f       	mov	r17, r24
    30d0:	00 84       	ldd	r0, Z+8	; 0x08
    30d2:	f1 85       	ldd	r31, Z+9	; 0x09
    30d4:	e0 2d       	mov	r30, r0
    30d6:	09 95       	icall
    30d8:	89 2b       	or	r24, r25
    30da:	e1 f6       	brne	.-72     	; 0x3094 <fputc+0x10>
    30dc:	8e 81       	ldd	r24, Y+6	; 0x06
    30de:	9f 81       	ldd	r25, Y+7	; 0x07
    30e0:	01 96       	adiw	r24, 0x01	; 1
    30e2:	9f 83       	std	Y+7, r25	; 0x07
    30e4:	8e 83       	std	Y+6, r24	; 0x06
    30e6:	81 2f       	mov	r24, r17
    30e8:	90 2f       	mov	r25, r16
    30ea:	df 91       	pop	r29
    30ec:	cf 91       	pop	r28
    30ee:	1f 91       	pop	r17
    30f0:	0f 91       	pop	r16
    30f2:	08 95       	ret

000030f4 <__ultoa_invert>:
    30f4:	fa 01       	movw	r30, r20
    30f6:	aa 27       	eor	r26, r26
    30f8:	28 30       	cpi	r18, 0x08	; 8
    30fa:	51 f1       	breq	.+84     	; 0x3150 <__ultoa_invert+0x5c>
    30fc:	20 31       	cpi	r18, 0x10	; 16
    30fe:	81 f1       	breq	.+96     	; 0x3160 <__ultoa_invert+0x6c>
    3100:	e8 94       	clt
    3102:	6f 93       	push	r22
    3104:	6e 7f       	andi	r22, 0xFE	; 254
    3106:	6e 5f       	subi	r22, 0xFE	; 254
    3108:	7f 4f       	sbci	r23, 0xFF	; 255
    310a:	8f 4f       	sbci	r24, 0xFF	; 255
    310c:	9f 4f       	sbci	r25, 0xFF	; 255
    310e:	af 4f       	sbci	r26, 0xFF	; 255
    3110:	b1 e0       	ldi	r27, 0x01	; 1
    3112:	3e d0       	rcall	.+124    	; 0x3190 <__ultoa_invert+0x9c>
    3114:	b4 e0       	ldi	r27, 0x04	; 4
    3116:	3c d0       	rcall	.+120    	; 0x3190 <__ultoa_invert+0x9c>
    3118:	67 0f       	add	r22, r23
    311a:	78 1f       	adc	r23, r24
    311c:	89 1f       	adc	r24, r25
    311e:	9a 1f       	adc	r25, r26
    3120:	a1 1d       	adc	r26, r1
    3122:	68 0f       	add	r22, r24
    3124:	79 1f       	adc	r23, r25
    3126:	8a 1f       	adc	r24, r26
    3128:	91 1d       	adc	r25, r1
    312a:	a1 1d       	adc	r26, r1
    312c:	6a 0f       	add	r22, r26
    312e:	71 1d       	adc	r23, r1
    3130:	81 1d       	adc	r24, r1
    3132:	91 1d       	adc	r25, r1
    3134:	a1 1d       	adc	r26, r1
    3136:	20 d0       	rcall	.+64     	; 0x3178 <__ultoa_invert+0x84>
    3138:	09 f4       	brne	.+2      	; 0x313c <__ultoa_invert+0x48>
    313a:	68 94       	set
    313c:	3f 91       	pop	r19
    313e:	2a e0       	ldi	r18, 0x0A	; 10
    3140:	26 9f       	mul	r18, r22
    3142:	11 24       	eor	r1, r1
    3144:	30 19       	sub	r19, r0
    3146:	30 5d       	subi	r19, 0xD0	; 208
    3148:	31 93       	st	Z+, r19
    314a:	de f6       	brtc	.-74     	; 0x3102 <__ultoa_invert+0xe>
    314c:	cf 01       	movw	r24, r30
    314e:	08 95       	ret
    3150:	46 2f       	mov	r20, r22
    3152:	47 70       	andi	r20, 0x07	; 7
    3154:	40 5d       	subi	r20, 0xD0	; 208
    3156:	41 93       	st	Z+, r20
    3158:	b3 e0       	ldi	r27, 0x03	; 3
    315a:	0f d0       	rcall	.+30     	; 0x317a <__ultoa_invert+0x86>
    315c:	c9 f7       	brne	.-14     	; 0x3150 <__ultoa_invert+0x5c>
    315e:	f6 cf       	rjmp	.-20     	; 0x314c <__ultoa_invert+0x58>
    3160:	46 2f       	mov	r20, r22
    3162:	4f 70       	andi	r20, 0x0F	; 15
    3164:	40 5d       	subi	r20, 0xD0	; 208
    3166:	4a 33       	cpi	r20, 0x3A	; 58
    3168:	18 f0       	brcs	.+6      	; 0x3170 <__ultoa_invert+0x7c>
    316a:	49 5d       	subi	r20, 0xD9	; 217
    316c:	31 fd       	sbrc	r19, 1
    316e:	40 52       	subi	r20, 0x20	; 32
    3170:	41 93       	st	Z+, r20
    3172:	02 d0       	rcall	.+4      	; 0x3178 <__ultoa_invert+0x84>
    3174:	a9 f7       	brne	.-22     	; 0x3160 <__ultoa_invert+0x6c>
    3176:	ea cf       	rjmp	.-44     	; 0x314c <__ultoa_invert+0x58>
    3178:	b4 e0       	ldi	r27, 0x04	; 4
    317a:	a6 95       	lsr	r26
    317c:	97 95       	ror	r25
    317e:	87 95       	ror	r24
    3180:	77 95       	ror	r23
    3182:	67 95       	ror	r22
    3184:	ba 95       	dec	r27
    3186:	c9 f7       	brne	.-14     	; 0x317a <__ultoa_invert+0x86>
    3188:	00 97       	sbiw	r24, 0x00	; 0
    318a:	61 05       	cpc	r22, r1
    318c:	71 05       	cpc	r23, r1
    318e:	08 95       	ret
    3190:	9b 01       	movw	r18, r22
    3192:	ac 01       	movw	r20, r24
    3194:	0a 2e       	mov	r0, r26
    3196:	06 94       	lsr	r0
    3198:	57 95       	ror	r21
    319a:	47 95       	ror	r20
    319c:	37 95       	ror	r19
    319e:	27 95       	ror	r18
    31a0:	ba 95       	dec	r27
    31a2:	c9 f7       	brne	.-14     	; 0x3196 <__ultoa_invert+0xa2>
    31a4:	62 0f       	add	r22, r18
    31a6:	73 1f       	adc	r23, r19
    31a8:	84 1f       	adc	r24, r20
    31aa:	95 1f       	adc	r25, r21
    31ac:	a0 1d       	adc	r26, r0
    31ae:	08 95       	ret

000031b0 <__prologue_saves__>:
    31b0:	2f 92       	push	r2
    31b2:	3f 92       	push	r3
    31b4:	4f 92       	push	r4
    31b6:	5f 92       	push	r5
    31b8:	6f 92       	push	r6
    31ba:	7f 92       	push	r7
    31bc:	8f 92       	push	r8
    31be:	9f 92       	push	r9
    31c0:	af 92       	push	r10
    31c2:	bf 92       	push	r11
    31c4:	cf 92       	push	r12
    31c6:	df 92       	push	r13
    31c8:	ef 92       	push	r14
    31ca:	ff 92       	push	r15
    31cc:	0f 93       	push	r16
    31ce:	1f 93       	push	r17
    31d0:	cf 93       	push	r28
    31d2:	df 93       	push	r29
    31d4:	cd b7       	in	r28, 0x3d	; 61
    31d6:	de b7       	in	r29, 0x3e	; 62
    31d8:	ca 1b       	sub	r28, r26
    31da:	db 0b       	sbc	r29, r27
    31dc:	0f b6       	in	r0, 0x3f	; 63
    31de:	f8 94       	cli
    31e0:	de bf       	out	0x3e, r29	; 62
    31e2:	0f be       	out	0x3f, r0	; 63
    31e4:	cd bf       	out	0x3d, r28	; 61
    31e6:	09 94       	ijmp

000031e8 <__epilogue_restores__>:
    31e8:	2a 88       	ldd	r2, Y+18	; 0x12
    31ea:	39 88       	ldd	r3, Y+17	; 0x11
    31ec:	48 88       	ldd	r4, Y+16	; 0x10
    31ee:	5f 84       	ldd	r5, Y+15	; 0x0f
    31f0:	6e 84       	ldd	r6, Y+14	; 0x0e
    31f2:	7d 84       	ldd	r7, Y+13	; 0x0d
    31f4:	8c 84       	ldd	r8, Y+12	; 0x0c
    31f6:	9b 84       	ldd	r9, Y+11	; 0x0b
    31f8:	aa 84       	ldd	r10, Y+10	; 0x0a
    31fa:	b9 84       	ldd	r11, Y+9	; 0x09
    31fc:	c8 84       	ldd	r12, Y+8	; 0x08
    31fe:	df 80       	ldd	r13, Y+7	; 0x07
    3200:	ee 80       	ldd	r14, Y+6	; 0x06
    3202:	fd 80       	ldd	r15, Y+5	; 0x05
    3204:	0c 81       	ldd	r16, Y+4	; 0x04
    3206:	1b 81       	ldd	r17, Y+3	; 0x03
    3208:	aa 81       	ldd	r26, Y+2	; 0x02
    320a:	b9 81       	ldd	r27, Y+1	; 0x01
    320c:	ce 0f       	add	r28, r30
    320e:	d1 1d       	adc	r29, r1
    3210:	0f b6       	in	r0, 0x3f	; 63
    3212:	f8 94       	cli
    3214:	de bf       	out	0x3e, r29	; 62
    3216:	0f be       	out	0x3f, r0	; 63
    3218:	cd bf       	out	0x3d, r28	; 61
    321a:	ed 01       	movw	r28, r26
    321c:	08 95       	ret

0000321e <_exit>:
    321e:	f8 94       	cli

00003220 <__stop_program>:
    3220:	ff cf       	rjmp	.-2      	; 0x3220 <__stop_program>
