{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586434302253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586434302254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  9 09:11:42 2020 " "Processing started: Thu Apr  9 09:11:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586434302254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434302254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC -c PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC -c PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434302254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586434302451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586434302451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "PC.vhd" "" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/PC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434311185 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/PC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434311185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434311185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586434311229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Register16.vhd 2 1 " "Using design file Register16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-arch " "Found design unit 1: Register16-arch" {  } { { "Register16.vhd" "" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/Register16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434311236 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.vhd" "" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434311236 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1586434311236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:Reg " "Elaborating entity \"Register16\" for hierarchy \"Register16:Reg\"" {  } { { "PC.vhd" "Reg" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/PC.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586434311237 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Register8.vhd 2 1 " "Using design file Register8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "Register8.vhd" "" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434311239 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "Register8.vhd" "" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434311239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1586434311239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register16:Reg\|Register8:Register0 " "Elaborating entity \"Register8\" for hierarchy \"Register16:Reg\|Register8:Register0\"" {  } { { "Register16.vhd" "Register0" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/Register16.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586434311239 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BinaryDigit.vhd 2 1 " "Using design file BinaryDigit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-arch " "Found design unit 1: BinaryDigit-arch" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434311241 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434311241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1586434311241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDigit Register16:Reg\|Register8:Register0\|BinaryDigit:p0 " "Elaborating entity \"BinaryDigit\" for hierarchy \"Register16:Reg\|Register8:Register0\|BinaryDigit:p0\"" {  } { { "Register8.vhd" "p0" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/Register8.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586434311241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FlipFlopD.vhd 2 1 " "Using design file FlipFlopD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/FlipFlopD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434311244 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/FlipFlopD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586434311244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1586434311244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Register16:Reg\|Register8:Register0\|BinaryDigit:p0\|FlipFlopD:out2 " "Elaborating entity \"FlipFlopD\" for hierarchy \"Register16:Reg\|Register8:Register0\|BinaryDigit:p0\|FlipFlopD:out2\"" {  } { { "BinaryDigit.vhd" "out2" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586434311245 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Inc Inc16 " "Node instance \"Inc\" instantiates undefined entity \"Inc16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PC.vhd" "Inc" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/PC.vhd" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux0 Mux16 " "Node instance \"Mux0\" instantiates undefined entity \"Mux16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PC.vhd" "Mux0" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/PC.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux1 Mux16 " "Node instance \"Mux1\" instantiates undefined entity \"Mux16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PC.vhd" "Mux1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/PC.vhd" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux2 Mux16 " "Node instance \"Mux2\" instantiates undefined entity \"Mux16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PC.vhd" "Mux2" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/PC.vhd" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1 Mux2Way " "Node instance \"out1\" instantiates undefined entity \"Mux2Way\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BinaryDigit.vhd" "out1" { Text "/home/borg/Forknife/Projetos/D-LogicaSequencial/src/rtl/BinaryDigit.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586434311271 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1012 " "Peak virtual memory: 1012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586434311342 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr  9 09:11:51 2020 " "Processing ended: Thu Apr  9 09:11:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586434311342 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586434311342 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586434311342 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586434311342 ""}
