<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- Copyright (C) 2024, Advanced Micro Devices, Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
 
<board schema_version="2.2" vendor="xilinx.com" name="rhino" display_name="rhino" url="" preset_file="preset.xml" supports_ced="true"> 
			
  <images>
    <image name="emb_plus_vpr.jpg" display_name="rhino" sub_type="board" resolution="high">
      <description>rhino"</description>
    </image>
  </images>
  
  <compatible_board_revisions>
    <revision id="0">Rev 1.0</revision>
  </compatible_board_revisions>
  
  <file_version>1.0</file_version>
  
  <description>rhino</description>
  
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  
  <jumpers>
  </jumpers>
  
  <components>
  
 
  <component name="part0" display_name="xcve2302 FPGA" type="fpga" part_name="xcve2802-vsvh1760-1LP-i-L" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="">
      <description>XCVE2302 FPGA</description> 
<!-- 	  	<additional_supported_parts>
			  <supported_part part_name="xcve2302-sfva784-2MP-e-S-es1" />
		</additional_supported_parts> -->
    <interfaces>
  
        <interface mode="master" name="ps_pmc_fixed_io" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_fixed_io_preset"> 
            <parameters>
              <parameter name="presets_special_handling"/>
            </parameters>
		<preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
          </preferred_ips>
		  <port_maps>
				<port_map logical_port="dummy" physical_port="dummy" dir="out" />
		  </port_maps>
        </interface>  


		<interface mode="master" name="ch0_lpddr4_trip1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller0_TRIP1" preset_proc="LPDDR4_Controller0_preset">
			<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
             <parameters>
                <parameter name="TYPE" value="CH0_LPDDR4"/>
		<parameter name="presets_special_handling"/>
            </parameters>
			
			  <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
			  </preferred_ips>
          
		    <port_maps>
			
				<port_map logical_port="DQ_A" physical_port="lpddr4_dq_a" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_0_dq0"/>
						<pin_map port_index="1"   component_pin="lpddr4_0_dq1"/>
						<pin_map port_index="2"   component_pin="lpddr4_0_dq2"/>
						<pin_map port_index="3"   component_pin="lpddr4_0_dq3"/>
						<pin_map port_index="4"   component_pin="lpddr4_0_dq4"/>
						<pin_map port_index="5"   component_pin="lpddr4_0_dq5"/>
						<pin_map port_index="6"   component_pin="lpddr4_0_dq6"/>
						<pin_map port_index="7"   component_pin="lpddr4_0_dq7"/>
						<pin_map port_index="8"   component_pin="lpddr4_0_dq8"/>
						<pin_map port_index="9"   component_pin="lpddr4_0_dq9"/>
						<pin_map port_index="10"  component_pin="lpddr4_0_dq10"/>
						<pin_map port_index="11"  component_pin="lpddr4_0_dq11"/>
						<pin_map port_index="12"  component_pin="lpddr4_0_dq12"/>
						<pin_map port_index="13"  component_pin="lpddr4_0_dq13"/>
						<pin_map port_index="14"  component_pin="lpddr4_0_dq14"/>
						<pin_map port_index="15"  component_pin="lpddr4_0_dq15"/>
				  </pin_maps>
				</port_map>		

				<port_map logical_port="DQ_B" physical_port="lpddr4_dq_b" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_0_dq16"/>
						<pin_map port_index="1"   component_pin="lpddr4_0_dq17"/>
						<pin_map port_index="2"   component_pin="lpddr4_0_dq18"/>
						<pin_map port_index="3"   component_pin="lpddr4_0_dq19"/>
						<pin_map port_index="4"   component_pin="lpddr4_0_dq20"/>
						<pin_map port_index="5"   component_pin="lpddr4_0_dq21"/>
						<pin_map port_index="6"   component_pin="lpddr4_0_dq22"/>
						<pin_map port_index="7"   component_pin="lpddr4_0_dq23"/>
						<pin_map port_index="8"   component_pin="lpddr4_0_dq24"/>
						<pin_map port_index="9"   component_pin="lpddr4_0_dq25"/>
						<pin_map port_index="10"  component_pin="lpddr4_0_dq26"/>
						<pin_map port_index="11"  component_pin="lpddr4_0_dq27"/>
						<pin_map port_index="12"  component_pin="lpddr4_0_dq28"/>
						<pin_map port_index="13"  component_pin="lpddr4_0_dq29"/>
						<pin_map port_index="14"  component_pin="lpddr4_0_dq30"/>
						<pin_map port_index="15"  component_pin="lpddr4_0_dq31"/>
				  </pin_maps>
				</port_map>	

				<port_map logical_port="DQS_T_A" physical_port="lpddr4_dqs_t_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dqs0_t"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dqs1_t"/>
				  </pin_maps>
				</port_map>			

				<port_map logical_port="DQS_T_B" physical_port="lpddr4_dqs_t_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dqs2_t"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dqs3_t"/>
				  </pin_maps>
				</port_map>				
				
				<port_map logical_port="DQS_C_A" physical_port="lpddr4_dqs_c_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dqs0_c"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dqs1_c"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DQS_C_B" physical_port="lpddr4_dqs_c_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dqs2_c"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dqs3_c"/>
				  </pin_maps>
				</port_map>					
			
		
				<port_map logical_port="CA_A" physical_port="lpddr4_ca_a" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_0_ca_a0"/>
						<pin_map port_index="1"  component_pin="lpddr4_0_ca_a1"/>
						<pin_map port_index="2"  component_pin="lpddr4_0_ca_a2"/>
						<pin_map port_index="3"  component_pin="lpddr4_0_ca_a3"/>
						<pin_map port_index="4"  component_pin="lpddr4_0_ca_a4"/>
						<pin_map port_index="5"  component_pin="lpddr4_0_ca_a5"/>
  			        </pin_maps>
				</port_map>
				
				
<!-- 				<port_map logical_port="CA_B" physical_port="lpddr4_ca_b" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_0_ca_b0"/>
						<pin_map port_index="1"  component_pin="lpddr4_0_ca_b1"/>
						<pin_map port_index="2"  component_pin="lpddr4_0_ca_b2"/>
						<pin_map port_index="3"  component_pin="lpddr4_0_ca_b3"/>
						<pin_map port_index="4"  component_pin="lpddr4_0_ca_b4"/>
						<pin_map port_index="5"  component_pin="lpddr4_0_ca_b5"/>
	
  			        </pin_maps>
				</port_map>	 -->


				<port_map logical_port="CS_A" physical_port="lpddr4_cs_a" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cs_a0"/>
						<!-- <pin_map port_index="1" component_pin="lpddr4_0_cs_a1"/> -->
				  </pin_maps>
				</port_map>	

<!-- 				<port_map logical_port="CS_B" physical_port="lpddr4_cs_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cs_b0"/>
						<pin_map port_index="1" component_pin="lpddr4_0_cs_b1"/>
				  </pin_maps>
				</port_map> -->		

				<port_map logical_port="CK_T_A" physical_port="lpddr4_ck_t_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cka_t"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_T_B" physical_port="lpddr4_ck_t_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_ckb_t"/>
				  </pin_maps>
				</port_map> -->	

				<port_map logical_port="CK_C_A" physical_port="lpddr4_ck_c_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cka_c"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_C_B" physical_port="lpddr4_ck_c_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_ckb_c"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="CKE_A" physical_port="lpddr4_cke_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cke_a"/>
			       </pin_maps>
				</port_map>	

<!-- 				<port_map logical_port="CKE_B" physical_port="lpddr4_cke_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cke_b"/>
				  </pin_maps>
				</port_map> -->	
				
				<port_map logical_port="DMI_A" physical_port="lpddr4_dmi_a" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dmi0"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dmi1"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DMI_B" physical_port="lpddr4_dmi_b" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dmi2"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dmi3"/>
				  </pin_maps>
				</port_map>					
		

				<port_map logical_port="RESET_N" physical_port="lpddr4_reset_n" dir="out">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_reset_n"/>
				  </pin_maps>
				</port_map>

<!-- 				<port_map logical_port="ODT_CA_A" physical_port="lpddr4_odt_ca_a" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_0_odt_ca_a"/>
				  </pin_maps>
				</port_map>
				
				<port_map logical_port="ODT_CA_B" physical_port="lpddr4_odt_ca_b" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_0_odt_ca_b"/>
				  </pin_maps>
				</port_map>	 -->			

            </port_maps>
			
        </interface>		
		
 
		<interface mode="master" name="ch1_lpddr4_trip1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller0_TRIP1" preset_proc="LPDDR4_Controller0_preset">
			<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
            <parameters>
                <parameter name="TYPE" value="CH1_LPDDR4"/>
		<parameter name="presets_special_handling"/>
            </parameters>
			
			  <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
			  </preferred_ips>
          
		    <port_maps>
			
				<port_map logical_port="DQ_A" physical_port="lpddr4_ch1_dq_a" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_1_dq0"/>
						<pin_map port_index="1"   component_pin="lpddr4_1_dq1"/>
						<pin_map port_index="2"   component_pin="lpddr4_1_dq2"/>
						<pin_map port_index="3"   component_pin="lpddr4_1_dq3"/>
						<pin_map port_index="4"   component_pin="lpddr4_1_dq4"/>
						<pin_map port_index="5"   component_pin="lpddr4_1_dq5"/>
						<pin_map port_index="6"   component_pin="lpddr4_1_dq6"/>
						<pin_map port_index="7"   component_pin="lpddr4_1_dq7"/>
						<pin_map port_index="8"   component_pin="lpddr4_1_dq8"/>
						<pin_map port_index="9"   component_pin="lpddr4_1_dq9"/>
						<pin_map port_index="10"  component_pin="lpddr4_1_dq10"/>
						<pin_map port_index="11"  component_pin="lpddr4_1_dq11"/>
						<pin_map port_index="12"  component_pin="lpddr4_1_dq12"/>
						<pin_map port_index="13"  component_pin="lpddr4_1_dq13"/>
						<pin_map port_index="14"  component_pin="lpddr4_1_dq14"/>
						<pin_map port_index="15"  component_pin="lpddr4_1_dq15"/>
				  </pin_maps>
				</port_map>		

				<port_map logical_port="DQ_B" physical_port="lpddr4_ch1_dq_b" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_1_dq16"/>
						<pin_map port_index="1"   component_pin="lpddr4_1_dq17"/>
						<pin_map port_index="2"   component_pin="lpddr4_1_dq18"/>
						<pin_map port_index="3"   component_pin="lpddr4_1_dq19"/>
						<pin_map port_index="4"   component_pin="lpddr4_1_dq20"/>
						<pin_map port_index="5"   component_pin="lpddr4_1_dq21"/>
						<pin_map port_index="6"   component_pin="lpddr4_1_dq22"/>
						<pin_map port_index="7"   component_pin="lpddr4_1_dq23"/>
						<pin_map port_index="8"   component_pin="lpddr4_1_dq24"/>
						<pin_map port_index="9"   component_pin="lpddr4_1_dq25"/>
						<pin_map port_index="10"  component_pin="lpddr4_1_dq26"/>
						<pin_map port_index="11"  component_pin="lpddr4_1_dq27"/>
						<pin_map port_index="12"  component_pin="lpddr4_1_dq28"/>
						<pin_map port_index="13"  component_pin="lpddr4_1_dq29"/>
						<pin_map port_index="14"  component_pin="lpddr4_1_dq30"/>
						<pin_map port_index="15"  component_pin="lpddr4_1_dq31"/>
				  </pin_maps>
				</port_map>	

				<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch1_dqs_t_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dqs0_t"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dqs1_t"/>
				  </pin_maps>
				</port_map>			

				<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch1_dqs_t_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dqs2_t"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dqs3_t"/>
				  </pin_maps>
				</port_map>				
				
				<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch1_dqs_c_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dqs0_c"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dqs1_c"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch1_dqs_c_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dqs2_c"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dqs3_c"/>
				  </pin_maps>
				</port_map>					
			
		
				<port_map logical_port="CA_A" physical_port="lpddr4_ch1_ca_a" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_1_ca_a0"/>
						<pin_map port_index="1"  component_pin="lpddr4_1_ca_a1"/>
						<pin_map port_index="2"  component_pin="lpddr4_1_ca_a2"/>
						<pin_map port_index="3"  component_pin="lpddr4_1_ca_a3"/>
						<pin_map port_index="4"  component_pin="lpddr4_1_ca_a4"/>
						<pin_map port_index="5"  component_pin="lpddr4_1_ca_a5"/>
  			        </pin_maps>
				</port_map>
				
				
<!-- 				<port_map logical_port="CA_B" physical_port="lpddr4_ch1_ca_b" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_1_ca_b0"/>
						<pin_map port_index="1"  component_pin="lpddr4_1_ca_b1"/>
						<pin_map port_index="2"  component_pin="lpddr4_1_ca_b2"/>
						<pin_map port_index="3"  component_pin="lpddr4_1_ca_b3"/>
						<pin_map port_index="4"  component_pin="lpddr4_1_ca_b4"/>
						<pin_map port_index="5"  component_pin="lpddr4_1_ca_b5"/>
	
  			        </pin_maps>
				</port_map>	
 -->

				<port_map logical_port="CS_A" physical_port="lpddr4_ch1_cs_a" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cs_a0"/>
						<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_a1"/> -->
				  </pin_maps>
				</port_map>	

<!-- 				<port_map logical_port="CS_B" physical_port="lpddr4_ch1_cs_b" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cs_b0"/>
						<pin_map port_index="1" component_pin="lpddr4_1_cs_b1"/>
				  </pin_maps>
				</port_map>	 -->	

				<port_map logical_port="CK_T_A" physical_port="lpddr4_ch1_ck_t_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cka_t"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_T_B" physical_port="lpddr4_ch1_ck_t_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_ckb_t"/>
				  </pin_maps>
				</port_map>	 -->

				<port_map logical_port="CK_C_A" physical_port="lpddr4_ch1_ck_c_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cka_c"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_C_B" physical_port="lpddr4_ch1_ck_c_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_ckb_c"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="CKE_A" physical_port="lpddr4_ch1_cke_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cke_a"/>
			       </pin_maps>
				</port_map>	

	<!-- 			<port_map logical_port="CKE_B" physical_port="lpddr4_ch1_cke_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cke_b"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="DMI_A" physical_port="lpddr4_ch1_dmi_a" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dmi0"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dmi1"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DMI_B" physical_port="lpddr4_ch1_dmi_b" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dmi2"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dmi3"/>
				  </pin_maps>
				</port_map>					
		

				<port_map logical_port="RESET_N" physical_port="lpddr4_ch1_reset_n" dir="out">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_reset_n"/>
				  </pin_maps>
				</port_map>

<!-- 				<port_map logical_port="ODT_CA_A" physical_port="lpddr4_ch1_odt_ca_a" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_1_odt_ca_a"/>
				  </pin_maps>
				</port_map>
				
				<port_map logical_port="ODT_CA_B" physical_port="lpddr4_ch1_odt_ca_b" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_1_odt_ca_b"/>
				  </pin_maps>
				</port_map>		 -->		

            </port_maps>
			
        </interface>		
 
 
		<interface mode="master" name="ch0_lpddr4_trip2" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller1_TRIP2" preset_proc="LPDDR4_Controller1_preset">
			<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
            <parameters>
                <parameter name="TYPE" value="CH0_LPDDR4"/>
		<parameter name="presets_special_handling"/>
            </parameters>
			
			  <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
			  </preferred_ips>
          
		    <port_maps>
			
				<port_map logical_port="DQ_A" physical_port="lpddr4_ch2_dq_a" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_2_dq0"/>
						<pin_map port_index="1"   component_pin="lpddr4_2_dq1"/>
						<pin_map port_index="2"   component_pin="lpddr4_2_dq2"/>
						<pin_map port_index="3"   component_pin="lpddr4_2_dq3"/>
						<pin_map port_index="4"   component_pin="lpddr4_2_dq4"/>
						<pin_map port_index="5"   component_pin="lpddr4_2_dq5"/>
						<pin_map port_index="6"   component_pin="lpddr4_2_dq6"/>
						<pin_map port_index="7"   component_pin="lpddr4_2_dq7"/>
						<pin_map port_index="8"   component_pin="lpddr4_2_dq8"/>
						<pin_map port_index="9"   component_pin="lpddr4_2_dq9"/>
						<pin_map port_index="10"  component_pin="lpddr4_2_dq10"/>
						<pin_map port_index="11"  component_pin="lpddr4_2_dq11"/>
						<pin_map port_index="12"  component_pin="lpddr4_2_dq12"/>
						<pin_map port_index="13"  component_pin="lpddr4_2_dq13"/>
						<pin_map port_index="14"  component_pin="lpddr4_2_dq14"/>
						<pin_map port_index="15"  component_pin="lpddr4_2_dq15"/>
				  </pin_maps>
				</port_map>		

				<port_map logical_port="DQ_B" physical_port="lpddr4_ch2_dq_b" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_2_dq16"/>
						<pin_map port_index="1"   component_pin="lpddr4_2_dq17"/>
						<pin_map port_index="2"   component_pin="lpddr4_2_dq18"/>
						<pin_map port_index="3"   component_pin="lpddr4_2_dq19"/>
						<pin_map port_index="4"   component_pin="lpddr4_2_dq20"/>
						<pin_map port_index="5"   component_pin="lpddr4_2_dq21"/>
						<pin_map port_index="6"   component_pin="lpddr4_2_dq22"/>
						<pin_map port_index="7"   component_pin="lpddr4_2_dq23"/>
						<pin_map port_index="8"   component_pin="lpddr4_2_dq24"/>
						<pin_map port_index="9"   component_pin="lpddr4_2_dq25"/>
						<pin_map port_index="10"  component_pin="lpddr4_2_dq26"/>
						<pin_map port_index="11"  component_pin="lpddr4_2_dq27"/>
						<pin_map port_index="12"  component_pin="lpddr4_2_dq28"/>
						<pin_map port_index="13"  component_pin="lpddr4_2_dq29"/>
						<pin_map port_index="14"  component_pin="lpddr4_2_dq30"/>
						<pin_map port_index="15"  component_pin="lpddr4_2_dq31"/>
				  </pin_maps>
				</port_map>	

				<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch2_dqs_t_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_dqs0_t"/>
						<pin_map port_index="1" component_pin="lpddr4_2_dqs1_t"/>
				  </pin_maps>
				</port_map>			

				<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch2_dqs_t_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_dqs2_t"/>
						<pin_map port_index="1" component_pin="lpddr4_2_dqs3_t"/>
				  </pin_maps>
				</port_map>				
				
				<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch2_dqs_c_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_dqs0_c"/>
						<pin_map port_index="1" component_pin="lpddr4_2_dqs1_c"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch2_dqs_c_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_dqs2_c"/>
						<pin_map port_index="1" component_pin="lpddr4_2_dqs3_c"/>
				  </pin_maps>
				</port_map>					
			
		
				<port_map logical_port="CA_A" physical_port="lpddr4_ch2_ca_a" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_2_ca_a0"/>
						<pin_map port_index="1"  component_pin="lpddr4_2_ca_a1"/>
						<pin_map port_index="2"  component_pin="lpddr4_2_ca_a2"/>
						<pin_map port_index="3"  component_pin="lpddr4_2_ca_a3"/>
						<pin_map port_index="4"  component_pin="lpddr4_2_ca_a4"/>
						<pin_map port_index="5"  component_pin="lpddr4_2_ca_a5"/>
  			        </pin_maps>
				</port_map>
				
				
<!-- 				<port_map logical_port="CA_B" physical_port="lpddr4_ch2_ca_b" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_2_ca_b0"/>
						<pin_map port_index="1"  component_pin="lpddr4_2_ca_b1"/>
						<pin_map port_index="2"  component_pin="lpddr4_2_ca_b2"/>
						<pin_map port_index="3"  component_pin="lpddr4_2_ca_b3"/>
						<pin_map port_index="4"  component_pin="lpddr4_2_ca_b4"/>
						<pin_map port_index="5"  component_pin="lpddr4_2_ca_b5"/>
	
  			        </pin_maps>
				</port_map>	 -->


				<port_map logical_port="CS_A" physical_port="lpddr4_ch2_cs_a" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_cs_a0"/>
						<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_a1"/> -->
				  </pin_maps>
				</port_map>	

<!-- 				<port_map logical_port="CS_B" physical_port="lpddr4_ch2_cs_b" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_cs_b0"/>
						<pin_map port_index="1" component_pin="lpddr4_1_cs_b1"/>
				  </pin_maps>
				</port_map>	 -->	

				<port_map logical_port="CK_T_A" physical_port="lpddr4_ch2_ck_t_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_cka_t"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_T_B" physical_port="lpddr4_ch2_ck_t_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_ckb_t"/>
				  </pin_maps>
				</port_map>	 -->

				<port_map logical_port="CK_C_A" physical_port="lpddr4_ch2_ck_c_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_cka_c"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_C_B" physical_port="lpddr4_ch2_ck_c_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_ckb_c"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="CKE_A" physical_port="lpddr4_ch2_cke_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_cke_a"/>
			       </pin_maps>
				</port_map>	

<!-- 				<port_map logical_port="CKE_B" physical_port="lpddr4_ch2_cke_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_cke_b"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="DMI_A" physical_port="lpddr4_ch2_dmi_a" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_dmi0"/>
						<pin_map port_index="1" component_pin="lpddr4_2_dmi1"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DMI_B" physical_port="lpddr4_ch2_dmi_b" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_dmi2"/>
						<pin_map port_index="1" component_pin="lpddr4_2_dmi3"/>
				  </pin_maps>
				</port_map>					
		

				<port_map logical_port="RESET_N" physical_port="lpddr4_ch2_reset_n" dir="out">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_2_reset_n"/>
				  </pin_maps>
				</port_map>

            </port_maps>
			
        </interface>		 
 

		<interface mode="master" name="ch1_lpddr4_trip2" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller1_TRIP2" preset_proc="LPDDR4_Controller1_preset">
			<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
            <parameters>
                <parameter name="TYPE" value="CH1_LPDDR4"/>
		<parameter name="presets_special_handling"/>
            </parameters>
			
			  <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
			  </preferred_ips>
          
		    <port_maps>
			
				<port_map logical_port="DQ_A" physical_port="lpddr4_ch3_dq_a" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_3_dq0"/>
						<pin_map port_index="1"   component_pin="lpddr4_3_dq1"/>
						<pin_map port_index="2"   component_pin="lpddr4_3_dq2"/>
						<pin_map port_index="3"   component_pin="lpddr4_3_dq3"/>
						<pin_map port_index="4"   component_pin="lpddr4_3_dq4"/>
						<pin_map port_index="5"   component_pin="lpddr4_3_dq5"/>
						<pin_map port_index="6"   component_pin="lpddr4_3_dq6"/>
						<pin_map port_index="7"   component_pin="lpddr4_3_dq7"/>
						<pin_map port_index="8"   component_pin="lpddr4_3_dq8"/>
						<pin_map port_index="9"   component_pin="lpddr4_3_dq9"/>
						<pin_map port_index="10"  component_pin="lpddr4_3_dq10"/>
						<pin_map port_index="11"  component_pin="lpddr4_3_dq11"/>
						<pin_map port_index="12"  component_pin="lpddr4_3_dq12"/>
						<pin_map port_index="13"  component_pin="lpddr4_3_dq13"/>
						<pin_map port_index="14"  component_pin="lpddr4_3_dq14"/>
						<pin_map port_index="15"  component_pin="lpddr4_3_dq15"/>
				  </pin_maps>
				</port_map>		

				<port_map logical_port="DQ_B" physical_port="lpddr4_ch3_dq_b" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_3_dq16"/>
						<pin_map port_index="1"   component_pin="lpddr4_3_dq17"/>
						<pin_map port_index="2"   component_pin="lpddr4_3_dq18"/>
						<pin_map port_index="3"   component_pin="lpddr4_3_dq19"/>
						<pin_map port_index="4"   component_pin="lpddr4_3_dq20"/>
						<pin_map port_index="5"   component_pin="lpddr4_3_dq21"/>
						<pin_map port_index="6"   component_pin="lpddr4_3_dq22"/>
						<pin_map port_index="7"   component_pin="lpddr4_3_dq23"/>
						<pin_map port_index="8"   component_pin="lpddr4_3_dq24"/>
						<pin_map port_index="9"   component_pin="lpddr4_3_dq25"/>
						<pin_map port_index="10"  component_pin="lpddr4_3_dq26"/>
						<pin_map port_index="11"  component_pin="lpddr4_3_dq27"/>
						<pin_map port_index="12"  component_pin="lpddr4_3_dq28"/>
						<pin_map port_index="13"  component_pin="lpddr4_3_dq29"/>
						<pin_map port_index="14"  component_pin="lpddr4_3_dq30"/>
						<pin_map port_index="15"  component_pin="lpddr4_3_dq31"/>
				  </pin_maps>
				</port_map>	

				<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch3_dqs_t_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_dqs0_t"/>
						<pin_map port_index="1" component_pin="lpddr4_3_dqs1_t"/>
				  </pin_maps>
				</port_map>			

				<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch3_dqs_t_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_dqs2_t"/>
						<pin_map port_index="1" component_pin="lpddr4_3_dqs3_t"/>
				  </pin_maps>
				</port_map>				
				
				<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch3_dqs_c_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_dqs0_c"/>
						<pin_map port_index="1" component_pin="lpddr4_3_dqs1_c"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch3_dqs_c_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_dqs2_c"/>
						<pin_map port_index="1" component_pin="lpddr4_3_dqs3_c"/>
				  </pin_maps>
				</port_map>					
			
		
				<port_map logical_port="CA_A" physical_port="lpddr4_ch3_ca_a" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_3_ca_a0"/>
						<pin_map port_index="1"  component_pin="lpddr4_3_ca_a1"/>
						<pin_map port_index="2"  component_pin="lpddr4_3_ca_a2"/>
						<pin_map port_index="3"  component_pin="lpddr4_3_ca_a3"/>
						<pin_map port_index="4"  component_pin="lpddr4_3_ca_a4"/>
						<pin_map port_index="5"  component_pin="lpddr4_3_ca_a5"/>
  			        </pin_maps>
				</port_map>
				
				
<!-- 				<port_map logical_port="CA_B" physical_port="lpddr4_ch3_ca_b" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_3_ca_b0"/>
						<pin_map port_index="1"  component_pin="lpddr4_3_ca_b1"/>
						<pin_map port_index="2"  component_pin="lpddr4_3_ca_b2"/>
						<pin_map port_index="3"  component_pin="lpddr4_3_ca_b3"/>
						<pin_map port_index="4"  component_pin="lpddr4_3_ca_b4"/>
						<pin_map port_index="5"  component_pin="lpddr4_3_ca_b5"/>
	
  			        </pin_maps>
				</port_map>	 -->


				<port_map logical_port="CS_A" physical_port="lpddr4_ch3_cs_a" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_cs_a0"/>
						<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_a1"/> -->
				  </pin_maps>
				</port_map>	

<!-- 				<port_map logical_port="CS_B" physical_port="lpddr4_ch3_cs_b" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_cs_b0"/>
						<pin_map port_index="1" component_pin="lpddr4_1_cs_b1"/>
				  </pin_maps>
				</port_map>		 -->

				<port_map logical_port="CK_T_A" physical_port="lpddr4_ch3_ck_t_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_cka_t"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_T_B" physical_port="lpddr4_ch3_ck_t_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_ckb_t"/>
				  </pin_maps>
				</port_map>	 -->

				<port_map logical_port="CK_C_A" physical_port="lpddr4_ch3_ck_c_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_cka_c"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_C_B" physical_port="lpddr4_ch3_ck_c_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_ckb_c"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="CKE_A" physical_port="lpddr4_ch3_cke_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_cke_a"/>
			       </pin_maps>
				</port_map>	

<!-- 				<port_map logical_port="CKE_B" physical_port="lpddr4_ch3_cke_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_cke_b"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="DMI_A" physical_port="lpddr4_ch3_dmi_a" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_dmi0"/>
						<pin_map port_index="1" component_pin="lpddr4_3_dmi1"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DMI_B" physical_port="lpddr4_ch3_dmi_b" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_dmi2"/>
						<pin_map port_index="1" component_pin="lpddr4_3_dmi3"/>
				  </pin_maps>
				</port_map>					
		

				<port_map logical_port="RESET_N" physical_port="lpddr4_ch3_reset_n" dir="out">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_3_reset_n"/>
				  </pin_maps>
				</port_map>

            </port_maps>
			
        </interface>	


		<interface mode="master" name="ch0_lpddr4_trip3" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller2_TRIP3" preset_proc="LPDDR4_Controller2_preset">
			<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
            <parameters>
                <parameter name="TYPE" value="CH0_LPDDR4"/>
		<parameter name="presets_special_handling"/>
            </parameters>
			
			  <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
			  </preferred_ips>
          
		    <port_maps>
			
				<port_map logical_port="DQ_A" physical_port="lpddr4_ch4_dq_a" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_4_dq0"/>
						<pin_map port_index="1"   component_pin="lpddr4_4_dq1"/>
						<pin_map port_index="2"   component_pin="lpddr4_4_dq2"/>
						<pin_map port_index="3"   component_pin="lpddr4_4_dq3"/>
						<pin_map port_index="4"   component_pin="lpddr4_4_dq4"/>
						<pin_map port_index="5"   component_pin="lpddr4_4_dq5"/>
						<pin_map port_index="6"   component_pin="lpddr4_4_dq6"/>
						<pin_map port_index="7"   component_pin="lpddr4_4_dq7"/>
						<pin_map port_index="8"   component_pin="lpddr4_4_dq8"/>
						<pin_map port_index="9"   component_pin="lpddr4_4_dq9"/>
						<pin_map port_index="10"  component_pin="lpddr4_4_dq10"/>
						<pin_map port_index="11"  component_pin="lpddr4_4_dq11"/>
						<pin_map port_index="12"  component_pin="lpddr4_4_dq12"/>
						<pin_map port_index="13"  component_pin="lpddr4_4_dq13"/>
						<pin_map port_index="14"  component_pin="lpddr4_4_dq14"/>
						<pin_map port_index="15"  component_pin="lpddr4_4_dq15"/>
				  </pin_maps>
				</port_map>		

				<port_map logical_port="DQ_B" physical_port="lpddr4_ch4_dq_b" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_4_dq16"/>
						<pin_map port_index="1"   component_pin="lpddr4_4_dq17"/>
						<pin_map port_index="2"   component_pin="lpddr4_4_dq18"/>
						<pin_map port_index="3"   component_pin="lpddr4_4_dq19"/>
						<pin_map port_index="4"   component_pin="lpddr4_4_dq20"/>
						<pin_map port_index="5"   component_pin="lpddr4_4_dq21"/>
						<pin_map port_index="6"   component_pin="lpddr4_4_dq22"/>
						<pin_map port_index="7"   component_pin="lpddr4_4_dq23"/>
						<pin_map port_index="8"   component_pin="lpddr4_4_dq24"/>
						<pin_map port_index="9"   component_pin="lpddr4_4_dq25"/>
						<pin_map port_index="10"  component_pin="lpddr4_4_dq26"/>
						<pin_map port_index="11"  component_pin="lpddr4_4_dq27"/>
						<pin_map port_index="12"  component_pin="lpddr4_4_dq28"/>
						<pin_map port_index="13"  component_pin="lpddr4_4_dq29"/>
						<pin_map port_index="14"  component_pin="lpddr4_4_dq30"/>
						<pin_map port_index="15"  component_pin="lpddr4_4_dq31"/>
				  </pin_maps>
				</port_map>	

				<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch4_dqs_t_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_dqs0_t"/>
						<pin_map port_index="1" component_pin="lpddr4_4_dqs1_t"/>
				  </pin_maps>
				</port_map>			

				<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch4_dqs_t_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_dqs2_t"/>
						<pin_map port_index="1" component_pin="lpddr4_4_dqs3_t"/>
				  </pin_maps>
				</port_map>				
				
				<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch4_dqs_c_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_dqs0_c"/>
						<pin_map port_index="1" component_pin="lpddr4_4_dqs1_c"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch4_dqs_c_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_dqs2_c"/>
						<pin_map port_index="1" component_pin="lpddr4_4_dqs3_c"/>
				  </pin_maps>
				</port_map>					
			
		
				<port_map logical_port="CA_A" physical_port="lpddr4_ch4_ca_a" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_4_ca_a0"/>
						<pin_map port_index="1"  component_pin="lpddr4_4_ca_a1"/>
						<pin_map port_index="2"  component_pin="lpddr4_4_ca_a2"/>
						<pin_map port_index="3"  component_pin="lpddr4_4_ca_a3"/>
						<pin_map port_index="4"  component_pin="lpddr4_4_ca_a4"/>
						<pin_map port_index="5"  component_pin="lpddr4_4_ca_a5"/>
  			        </pin_maps>
				</port_map>
				
				
<!-- 				<port_map logical_port="CA_B" physical_port="lpddr4_ch4_ca_b" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_4_ca_b0"/>
						<pin_map port_index="1"  component_pin="lpddr4_4_ca_b1"/>
						<pin_map port_index="2"  component_pin="lpddr4_4_ca_b2"/>
						<pin_map port_index="3"  component_pin="lpddr4_4_ca_b3"/>
						<pin_map port_index="4"  component_pin="lpddr4_4_ca_b4"/>
						<pin_map port_index="5"  component_pin="lpddr4_4_ca_b5"/>
	
  			        </pin_maps>
				</port_map>	 -->


				<port_map logical_port="CS_A" physical_port="lpddr4_ch4_cs_a" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_cs_a0"/>
						<!-- <pin_map port_index="1" component_pin="lpddr4_0_cs_a1"/> -->
				  </pin_maps>
				</port_map>	

<!-- 				<port_map logical_port="CS_B" physical_port="lpddr4_ch4_cs_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_cs_b0"/>
						<pin_map port_index="1" component_pin="lpddr4_0_cs_b1"/>
				  </pin_maps>
				</port_map>	 -->	

				<port_map logical_port="CK_T_A" physical_port="lpddr4_ch4_ck_t_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_cka_t"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_T_B" physical_port="lpddr4_ch4_ck_t_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_ckb_t"/>
				  </pin_maps>
				</port_map>	 -->

				<port_map logical_port="CK_C_A" physical_port="lpddr4_ch4_ck_c_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_cka_c"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_C_B" physical_port="lpddr4_ch4_ck_c_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_ckb_c"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="CKE_A" physical_port="lpddr4_ch4_cke_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_cke_a"/>
			       </pin_maps>
				</port_map>	

<!-- 				<port_map logical_port="CKE_B" physical_port="lpddr4_ch4_cke_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_cke_b"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="DMI_A" physical_port="lpddr4_ch4_dmi_a" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_dmi0"/>
						<pin_map port_index="1" component_pin="lpddr4_4_dmi1"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DMI_B" physical_port="lpddr4_ch4_dmi_b" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_dmi2"/>
						<pin_map port_index="1" component_pin="lpddr4_4_dmi3"/>
				  </pin_maps>
				</port_map>					
		

				<port_map logical_port="RESET_N" physical_port="lpddr4_ch4_reset_n" dir="out">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_4_reset_n"/>
				  </pin_maps>
				</port_map>

<!-- 				<port_map logical_port="ODT_CA_A" physical_port="lpddr4_odt_ca_a" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_0_odt_ca_a"/>
				  </pin_maps>
				</port_map>
				
				<port_map logical_port="ODT_CA_B" physical_port="lpddr4_odt_ca_b" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_0_odt_ca_b"/>
				  </pin_maps>
				</port_map>	 -->			

            </port_maps>
			
        </interface>		
		
 
		<interface mode="master" name="ch1_lpddr4_trip3" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller2_TRIP3" preset_proc="LPDDR4_Controller2_preset">
			<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
            <parameters>
                <parameter name="TYPE" value="CH1_LPDDR4"/>
		<parameter name="presets_special_handling"/>
            </parameters>
			
			  <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
			  </preferred_ips>
          
		    <port_maps>
			
				<port_map logical_port="DQ_A" physical_port="lpddr4_ch5_dq_a" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_5_dq0"/>
						<pin_map port_index="1"   component_pin="lpddr4_5_dq1"/>
						<pin_map port_index="2"   component_pin="lpddr4_5_dq2"/>
						<pin_map port_index="3"   component_pin="lpddr4_5_dq3"/>
						<pin_map port_index="4"   component_pin="lpddr4_5_dq4"/>
						<pin_map port_index="5"   component_pin="lpddr4_5_dq5"/>
						<pin_map port_index="6"   component_pin="lpddr4_5_dq6"/>
						<pin_map port_index="7"   component_pin="lpddr4_5_dq7"/>
						<pin_map port_index="8"   component_pin="lpddr4_5_dq8"/>
						<pin_map port_index="9"   component_pin="lpddr4_5_dq9"/>
						<pin_map port_index="10"  component_pin="lpddr4_5_dq10"/>
						<pin_map port_index="11"  component_pin="lpddr4_5_dq11"/>
						<pin_map port_index="12"  component_pin="lpddr4_5_dq12"/>
						<pin_map port_index="13"  component_pin="lpddr4_5_dq13"/>
						<pin_map port_index="14"  component_pin="lpddr4_5_dq14"/>
						<pin_map port_index="15"  component_pin="lpddr4_5_dq15"/>
				  </pin_maps>
				</port_map>		

				<port_map logical_port="DQ_B" physical_port="lpddr4_ch5_dq_b" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_5_dq16"/>
						<pin_map port_index="1"   component_pin="lpddr4_5_dq17"/>
						<pin_map port_index="2"   component_pin="lpddr4_5_dq18"/>
						<pin_map port_index="3"   component_pin="lpddr4_5_dq19"/>
						<pin_map port_index="4"   component_pin="lpddr4_5_dq20"/>
						<pin_map port_index="5"   component_pin="lpddr4_5_dq21"/>
						<pin_map port_index="6"   component_pin="lpddr4_5_dq22"/>
						<pin_map port_index="7"   component_pin="lpddr4_5_dq23"/>
						<pin_map port_index="8"   component_pin="lpddr4_5_dq24"/>
						<pin_map port_index="9"   component_pin="lpddr4_5_dq25"/>
						<pin_map port_index="10"  component_pin="lpddr4_5_dq26"/>
						<pin_map port_index="11"  component_pin="lpddr4_5_dq27"/>
						<pin_map port_index="12"  component_pin="lpddr4_5_dq28"/>
						<pin_map port_index="13"  component_pin="lpddr4_5_dq29"/>
						<pin_map port_index="14"  component_pin="lpddr4_5_dq30"/>
						<pin_map port_index="15"  component_pin="lpddr4_5_dq31"/>
				  </pin_maps>
				</port_map>	

				<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch5_dqs_t_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_dqs0_t"/>
						<pin_map port_index="1" component_pin="lpddr4_5_dqs1_t"/>
				  </pin_maps>
				</port_map>			

				<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch5_dqs_t_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_dqs2_t"/>
						<pin_map port_index="1" component_pin="lpddr4_5_dqs3_t"/>
				  </pin_maps>
				</port_map>				
				
				<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch5_dqs_c_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_dqs0_c"/>
						<pin_map port_index="1" component_pin="lpddr4_5_dqs1_c"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch5_dqs_c_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_dqs2_c"/>
						<pin_map port_index="1" component_pin="lpddr4_5_dqs3_c"/>
				  </pin_maps>
				</port_map>					
			
		
				<port_map logical_port="CA_A" physical_port="lpddr4_ch5_ca_a" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_5_ca_a0"/>
						<pin_map port_index="1"  component_pin="lpddr4_5_ca_a1"/>
						<pin_map port_index="2"  component_pin="lpddr4_5_ca_a2"/>
						<pin_map port_index="3"  component_pin="lpddr4_5_ca_a3"/>
						<pin_map port_index="4"  component_pin="lpddr4_5_ca_a4"/>
						<pin_map port_index="5"  component_pin="lpddr4_5_ca_a5"/>
  			        </pin_maps>
				</port_map>
				
				
<!-- 				<port_map logical_port="CA_B" physical_port="lpddr4_ch5_ca_b" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_5_ca_b0"/>
						<pin_map port_index="1"  component_pin="lpddr4_5_ca_b1"/>
						<pin_map port_index="2"  component_pin="lpddr4_5_ca_b2"/>
						<pin_map port_index="3"  component_pin="lpddr4_5_ca_b3"/>
						<pin_map port_index="4"  component_pin="lpddr4_5_ca_b4"/>
						<pin_map port_index="5"  component_pin="lpddr4_5_ca_b5"/>
	
  			        </pin_maps>
				</port_map>	 -->


				<port_map logical_port="CS_A" physical_port="lpddr4_ch5_cs_a" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_cs_a0"/>
						<!-- <pin_map port_index="1" component_pin="lpddr4_5_cs_a1"/> -->
				  </pin_maps>
				</port_map>	

<!-- 				<port_map logical_port="CS_B" physical_port="lpddr4_ch5_cs_b" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_cs_b0"/>
						<pin_map port_index="1" component_pin="lpddr4_5_cs_b1"/>
				  </pin_maps>
				</port_map>	 -->	

				<port_map logical_port="CK_T_A" physical_port="lpddr4_ch5_ck_t_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_cka_t"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_T_B" physical_port="lpddr4_ch5_ck_t_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_ckb_t"/>
				  </pin_maps>
				</port_map>	 -->

				<port_map logical_port="CK_C_A" physical_port="lpddr4_ch5_ck_c_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_cka_c"/>
				  </pin_maps>
				</port_map>	
				
<!-- 				<port_map logical_port="CK_C_B" physical_port="lpddr4_ch5_ck_c_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_ckb_c"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="CKE_A" physical_port="lpddr4_ch5_cke_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_cke_a"/>
			       </pin_maps>
				</port_map>	

	<!-- 			<port_map logical_port="CKE_B" physical_port="lpddr4_ch5_cke_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_cke_b"/>
				  </pin_maps>
				</port_map>	 -->
				
				<port_map logical_port="DMI_A" physical_port="lpddr4_ch5_dmi_a" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_dmi0"/>
						<pin_map port_index="1" component_pin="lpddr4_5_dmi1"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DMI_B" physical_port="lpddr4_ch5_dmi_b" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_dmi2"/>
						<pin_map port_index="1" component_pin="lpddr4_5_dmi3"/>
				  </pin_maps>
				</port_map>					
		

				<port_map logical_port="RESET_N" physical_port="lpddr4_ch5_reset_n" dir="out">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_5_reset_n"/>
				  </pin_maps>
				</port_map>

<!-- 				<port_map logical_port="ODT_CA_A" physical_port="lpddr4_ch1_odt_ca_a" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_5_odt_ca_a"/>
				  </pin_maps>
				</port_map>
				
				<port_map logical_port="ODT_CA_B" physical_port="lpddr4_ch1_odt_ca_b" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_5_odt_ca_b"/>
				  </pin_maps>
				</port_map>		 -->		

            </port_maps>
			
        </interface>		
 

		<interface mode="slave" name="lpddr4_clk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_clk1" preset_proc="sysclk0_preset">
		  <parameters>
            <parameter name="frequency" value="200000000"/>
          </parameters>
		  		  
            <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
				<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
				<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
		    </preferred_ips>

          <port_maps>
            <port_map logical_port="CLK_P" physical_port="lpddr4_clk1_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_clk1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="lpddr4_clk1_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_clk1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		
		<interface mode="slave" name="lpddr4_clk2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_clk2" preset_proc="sysclk0_preset">
		  <parameters>
            <parameter name="frequency" value="200000000"/>
          </parameters>
		  		  
            <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
				<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
				<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
		    </preferred_ips>

          <port_maps>
            <port_map logical_port="CLK_P" physical_port="lpddr4_clk2_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_clk2_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="lpddr4_clk2_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_clk2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		
		

		<interface mode="slave" name="lpddr4_clk3" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_clk3" preset_proc="sysclk0_preset">
		  <parameters>
            <parameter name="frequency" value="200000000"/>
          </parameters>
		  		  
            <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
				<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
				<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
		    </preferred_ips>

          <port_maps>
            <port_map logical_port="CLK_P" physical_port="lpddr4_clk3_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_clk3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="lpddr4_clk3_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_clk3_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		


      </interfaces>
    
    </component>	
	
	<component name="ps_pmc_fixed_io" display_name="PS-PMC Fixed IO" type="chip" sub_type="fixed_io" major_group="MIO interface" part_name="Versal CIPS" vendor="Xilinx" >
      <description>Versal CIPS component </description>
	  
	 <component_modes>
	   <component_mode name="ps_pmc_fixed_io" display_name="ps_pmc_fixed_io">
          <interfaces>
            <interface name="ps_pmc_fixed_io"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	  
	</component>

<component name="LPDDR4_Controller0_TRIP1" display_name="LPDDR4_Controller0(TRIPLET 1)" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT53E1G32D2FW-046" vendor="Micron" spec_url="https://www.micron.com/">
      <description>8GBIT LPDDR4 memory (Non-flipped pinout)</description>
      <parameters>
        <parameter name="ddr_type" value="LPDDR4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="LPDDR4_Controller0" display_name="LPDDR4_Controller0">
          <interfaces>
            <interface name="ch0_lpddr4_trip1"/>
			<interface name="ch1_lpddr4_trip1" optional="true"/>
			<interface name="lpddr4_clk1" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	</component> 	
	
	
	<component name="LPDDR4_Controller1_TRIP2" display_name="LPDDR4_Controller1(TRIPLET 2)" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT53E1G32D2FW-046" vendor="Micron" spec_url="https://www.micron.com/">
      <description>8GBIT LPDDR4 memory (Non-flipped pinout)</description>
      <parameters>
        <parameter name="ddr_type" value="LPDDR4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="LPDDR4_Controller1" display_name="LPDDR4_Controller1">
          <interfaces>
            <interface name="ch0_lpddr4_trip2"/>
			<interface name="ch1_lpddr4_trip2" optional="true"/>
			<interface name="lpddr4_clk2" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	</component> 	


	<component name="LPDDR4_Controller2_TRIP3" display_name="LPDDR4_Controller2(TRIPLET 3)" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT53E1G32D2FW-046" vendor="Micron" spec_url="https://www.micron.com/">
      <description>8GBIT LPDDR4 memory (Flipped pinout)</description>
      <parameters>
        <parameter name="ddr_type" value="LPDDR4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="LPDDR4_Controller2" display_name="LPDDR4_Controller2">
          <interfaces>
            <interface name="ch0_lpddr4_trip3"/>
			<interface name="ch1_lpddr4_trip3" optional="true"/>
			<interface name="lpddr4_clk3" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	</component>	
	
	<component name="lpddr4_clk1" display_name="LPDDR4 Clock 1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="RC21008B179" vendor="Renesas" spec_url="www.renesas.com">
      <description>LVDS differential oscillator used for LPDDR4 Controller</description>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </component>	
	
	
	<component name="lpddr4_clk2" display_name="LPDDR4 Clock 2" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="RC21008B179" vendor="Renesas" spec_url="www.renesas.com">
      <description>LVDS differential oscillator used for LPDDR4 Controller</description>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </component>	

	<component name="lpddr4_clk3" display_name="LPDDR4 Clock 3" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="RC21008B179" vendor="Renesas" spec_url="www.renesas.com">
      <description>LVDS differential oscillator used for LPDDR4 Controller</description>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </component>	   

 </components>
  
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  
    <connections>

			<connection name="part0_lpddr4_clk1" component1="part0" component2="lpddr4_clk1">
			  <connection_map name="part0_lpddr4_clk1_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
			</connection>
			
			<connection name="part0_lpddr4_clk2" component1="part0" component2="lpddr4_clk2">
			  <connection_map name="part0_lpddr4_clk2_1" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
			</connection>

			<connection name="part0_lpddr4_clk3" component1="part0" component2="lpddr4_clk3">
			  <connection_map name="part0_lpddr4_clk3_1" typical_delay="5" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
			</connection>
					
			<connection name="part0_LPDDR4_Controller0" component1="part0" component2="LPDDR4_Controller0_TRIP1">
			  <connection_map name="part0_lpddr4_0_1" typical_delay="5" c1_st_index="6" c1_end_index="115" c2_st_index="0" c2_end_index="109"/>
			</connection>			

			<connection name="part0_LPDDR4_Controller1" component1="part0" component2="LPDDR4_Controller1_TRIP2">
			  <connection_map name="part0_lpddr4_1_1" typical_delay="5" c1_st_index="116" c1_end_index="225" c2_st_index="0" c2_end_index="109"/>
			</connection>	

			<connection name="part0_LPDDR4_Controller2" component1="part0" component2="LPDDR4_Controller2_TRIP3">
			  <connection_map name="part0_lpddr4_2_1" typical_delay="5" c1_st_index="226" c1_end_index="335" c2_st_index="0" c2_end_index="109"/>
			</connection>	

	</connections>
  
</board>
