
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1004.852 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/TopModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/debouncer.sv:3]
	Parameter threshold bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/debouncer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:3]
	Parameter state_idle bound to: 3'b000 
	Parameter state_1 bound to: 3'b001 
	Parameter state_2 bound to: 3'b010 
	Parameter state_3 bound to: 3'b011 
	Parameter state_4 bound to: 3'b100 
	Parameter state_5 bound to: 3'b101 
	Parameter state_6 bound to: 3'b110 
	Parameter state_invalid bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (2#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:3]
INFO: [Synth 8-6157] synthesizing module 'occupancyCounter' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/occupancyCounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'occupancyCounter' (3#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/occupancyCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_ctrl' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/seven_seg_ctrl.sv:10]
INFO: [Synth 8-226] default block is never used [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/seven_seg_ctrl.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_ctrl' (4#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/seven_seg_ctrl.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (5#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/TopModule.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.852 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1004.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1035.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.398 ; gain = 30.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.398 ; gain = 30.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.398 ; gain = 30.547
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                              000 |                              000
                 state_1 |                              001 |                              001
                 state_2 |                              010 |                              010
                 state_3 |                              011 |                              011
                 state_4 |                              100 |                              100
                 state_5 |                              101 |                              101
                 state_6 |                              110 |                              110
           state_invalid |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/FSM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'next_count_reg' [C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.srcs/sources_1/imports/Desktop/occupancyCounter.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1035.398 ; gain = 30.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 2     
	  31 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 34    
	   5 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1035.398 ; gain = 30.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1035.398 ; gain = 30.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1051.020 ; gain = 46.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1052.012 ; gain = 47.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.816 ; gain = 52.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.816 ; gain = 52.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.816 ; gain = 52.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.816 ; gain = 52.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.816 ; gain = 52.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.816 ; gain = 52.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |    41|
|4     |LUT2   |    47|
|5     |LUT3   |     2|
|6     |LUT4   |     6|
|7     |LUT5   |    13|
|8     |LUT6   |    21|
|9     |FDCE   |    32|
|10    |FDRE   |    44|
|11    |IBUF   |     4|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.816 ; gain = 52.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1057.816 ; gain = 22.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.816 ; gain = 52.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1069.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1074.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1074.254 ; gain = 69.402
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/Integrated Systems Design/Lab1_PulkitAgarwal/Lab1_PulkitAgarwal.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 26 04:48:11 2021...
