/*
 * linux/arch/arm/mach-omap2/mux_archer.c
 *
 * NOTE: See mux_index.h for the enumeration
 */
//#define FEATURE_SUSPEND_BY_DISABLING_POWER

unsigned int output_gpio[][2] = {
//	{ GPIO NUMBER      , DEFAULT VALUE }

	{ OMAP_GPIO_PS_HOLD_PU,		1 },	// 14
	{ OMAP_GPIO_SYS_DRM_MSECURE,	0 },	// 22

	{ OMAP_GPIO_MIC_SEL,		0 },	// 58
	{ OMAP_GPIO_HAND_FLASH,		0 },	// 60
	{ OMAP_GPIO_LED_EN,		1 },	// 61
	{ OMAP_GPIO_CAM_1P8V_EN,	0 },	// 62
	{ OMAP_GPIO_BT_NSHUTDOWN,	0 },	// 63
	{ OMAP_GPIO_CP_BOOT_SEL,	0 },	// 65
	{ OMAP_GPIO_CAM_RST,		0 },	// 98
	{ OMAP_GPIO_USIM_BOOT,		1 },	// 99
	{ OMAP_GPIO_CAM_1P2V_EN,	0 },	// 102
	{ OMAP_GPIO_PDA_ACTIVE,		0 },	// 111
	{ OMAP_GPIO_UART_SEL,		0 },	// 126
	{ OMAP_GPIO_FONE_ON,		0 },	// 140
	{ OMAP_GPIO_MOTOR_EN,		0 },	// 141
	{ OMAP_GPIO_TSP_EN,		0 },	// 149 kmj_DB26 1->0
	{ OMAP_GPIO_USB_SEL,		0 },	// 150
	{ OMAP_GPIO_CAM_EN,		0 },	// 152
	{ OMAP_GPIO_CAM_STBY,		0 },	// 153
#ifdef CONFIG_TDMB
	{ OMAP_GPIO_TDMB_EN,		0 },	// 155
#endif
	{ OMAP_GPIO_CHG_EN,		1 },	// 157
	{ OMAP_GPIO_WLAN_EN,		0 },	// 160
	{ OMAP_GPIO_EAR_MIC_LDO_EN,	0 },	// 162
	{ OMAP_GPIO_VGA_SEL,		1 },	// 167
	{ OMAP_GPIO_COMPASS_RST,	1 },	// 164
	{ OMAP_GPIO_MLCD_RST,		1 },	// 170
	{ OMAP_GPIO_EAR_ADC_SEL,	0 },	// 177
	{ OMAP_GPIO_MSM_RST18_N,	1 },	// 178
	{ OMAP_GPIO_VGA_RST,		0 },	// 180
	{ OMAP_GPIO_VGA_STBY,		0 }	// 181
};

unsigned int wakeup_gpio[] = {
	OMAP_GPIO_USBSW_NINT,
	OMAP_GPIO_FUEL_INT_N,
	OMAP_GPIO_INT_ONEDRAM_AP,
	OMAP_GPIO_KEY_PWRON,
	OMAP_GPIO_EAR_KEY,
	OMAP_GPIO_DET_3_5,
	OMAP_GPIO_TF_DETECT,
};

#ifdef CONFIG_ARCH_OMAP34XX
static struct pin_config __initdata_or_module omap34xx_pins[] = {
/*
 *		Name, reg-offset,
 *		mux-mode | [active-mode | off-mode]
 */

	// 0 
	MUX_CFG_34XX("_SDRC_D0", 0x0030,  OMAP34XX_PIN_INPUT)
	// 1 
	MUX_CFG_34XX("_SDRC_D1", 0x0032,  OMAP34XX_PIN_INPUT)
	// 2 
	MUX_CFG_34XX("_SDRC_D2", 0x0034,  OMAP34XX_PIN_INPUT)
	// 3 
	MUX_CFG_34XX("_SDRC_D3", 0x0036,  OMAP34XX_PIN_INPUT)
	// 4 
	MUX_CFG_34XX("_SDRC_D4", 0x0038,  OMAP34XX_PIN_INPUT)
	// 5 
	MUX_CFG_34XX("_SDRC_D5", 0x003A,  OMAP34XX_PIN_INPUT)
	// 6 
	MUX_CFG_34XX("_SDRC_D6", 0x003C,  OMAP34XX_PIN_INPUT)
	// 7 
	MUX_CFG_34XX("_SDRC_D7", 0x003E,  OMAP34XX_PIN_INPUT)
	// 8 
	MUX_CFG_34XX("_SDRC_D8", 0x0040,  OMAP34XX_PIN_INPUT)
	// 9 
	MUX_CFG_34XX("_SDRC_D9", 0x0042,  OMAP34XX_PIN_INPUT)
	// 10
	MUX_CFG_34XX("_SDRC_D10", 0x0044,  OMAP34XX_PIN_INPUT)
	// 11 
	MUX_CFG_34XX("_SDRC_D11", 0x0046,  OMAP34XX_PIN_INPUT)
	// 12 
	MUX_CFG_34XX("_SDRC_D12", 0x0048,  OMAP34XX_PIN_INPUT)
	// 13 
	MUX_CFG_34XX("_SDRC_D13", 0x004A,  OMAP34XX_PIN_INPUT)
	// 14 
	MUX_CFG_34XX("_SDRC_D14", 0x004C,  OMAP34XX_PIN_INPUT)
	// 15 
	MUX_CFG_34XX("_SDRC_D15", 0x004E,  OMAP34XX_PIN_INPUT)
	// 16 
	MUX_CFG_34XX("_SDRC_D16", 0x0050,  OMAP34XX_PIN_INPUT)
	// 17 
	MUX_CFG_34XX("_SDRC_D17", 0x0052,  OMAP34XX_PIN_INPUT)
	// 18 
	MUX_CFG_34XX("_SDRC_D18", 0x0054,  OMAP34XX_PIN_INPUT)
	// 19 
	MUX_CFG_34XX("_SDRC_D19", 0x0056,  OMAP34XX_PIN_INPUT)
	// 20 
	MUX_CFG_34XX("_SDRC_D20", 0x0058,  OMAP34XX_PIN_INPUT)
	// 21 
	MUX_CFG_34XX("_SDRC_D21", 0x005A,  OMAP34XX_PIN_INPUT)
	// 22 
	MUX_CFG_34XX("_SDRC_D22", 0x005C,  OMAP34XX_PIN_INPUT)
	// 23 
	MUX_CFG_34XX("_SDRC_D23", 0x005E,  OMAP34XX_PIN_INPUT)
	// 24 
	MUX_CFG_34XX("_SDRC_D24", 0x0060,  OMAP34XX_PIN_INPUT)
	// 25 
	MUX_CFG_34XX("_SDRC_D25", 0x0062,  OMAP34XX_PIN_INPUT)
	// 26 
	MUX_CFG_34XX("_SDRC_D26", 0x0064,  OMAP34XX_PIN_INPUT)
	// 27 
	MUX_CFG_34XX("_SDRC_D27", 0x0066,  OMAP34XX_PIN_INPUT)
	// 28 
	MUX_CFG_34XX("_SDRC_D28", 0x0068,  OMAP34XX_PIN_INPUT)
	// 29 
	MUX_CFG_34XX("_SDRC_D29", 0x006A,  OMAP34XX_PIN_INPUT)
	// 30 
	MUX_CFG_34XX("_SDRC_D30", 0x006C,  OMAP34XX_PIN_INPUT)
	// 31 
	MUX_CFG_34XX("_SDRC_D31", 0x006E,  OMAP34XX_PIN_INPUT)
	// 32 
	MUX_CFG_34XX("_SDRC_CKE0", 0x0262,  OMAP34XX_MUX_MODE0)
	// 33 
	MUX_CFG_34XX("_SDRC_CKE1", 0x0264,  OMAP34XX_MUX_MODE0)
	// 34 
	MUX_CFG_34XX("_SDRC_CLK", 0x0070,  OMAP34XX_PIN_INPUT)
	// 35 
	MUX_CFG_34XX("_SDRC_DQS0", 0x0072,  OMAP34XX_PIN_INPUT)
	// 36 
	MUX_CFG_34XX("_SDRC_DQS1", 0x0074,  OMAP34XX_PIN_INPUT)
	// 37 
	MUX_CFG_34XX("_SDRC_DQS2", 0x0076,  OMAP34XX_PIN_INPUT)
	// 38 
	MUX_CFG_34XX("_SDRC_DQS3", 0x0078,  OMAP34XX_PIN_INPUT)

	// GPMC PIN MUX CONFIGURATION - GPMC_A1-GPMC_A10 ARE SUPPOSED TO BE OUTPUT ONLY LINES AS
	// THEY ARE MEANT FOR ADDRESS ONLY. ON THE OTHER HAND D0-D15 ARE MUXED WITH ADDRESS AND ALSO
	// THEY ARE DATA LINES AND SO CAN BE BIRECTIONAL.CHIPSELECTS ARE OUTPUT ONLY AND PULLUP IN OMAP
	// WILL NOT BE ACTIVATED EVEN IF REGISTER IS PROGRAMMED. BUT STILL JUST PULLING THEM UP.
	// WAIT2 AND WAIT3 ARE ACTIVE LOW INTERRUPT SIGNALS AND SO PULLING THEM UP. PULLING UP 
	// WAIT0 AND WAIT1 ALSO.

	// 39 (N4, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("N4_GPMC_A1", 0x007A,  OMAP34XX_MUX_MODE7)
	// 40 (M4, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("M4_GPMC_A2", 0x007C,  OMAP34XX_MUX_MODE7)
	// 41 (L4, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("L4_GPMC_A3", 0x007E,  OMAP34XX_MUX_MODE7)
	// 42 (K4, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("K4_GPMC_A4", 0x0080,  OMAP34XX_MUX_MODE7)
	// 43 (T3, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("T3_GPMC_A5", 0x0082,  OMAP34XX_MUX_MODE7)
	// 44 (R3, H, SAFE_MODE, N/C)
	MUX_CFG_34XX("R3_GPMC_A6", 0x0084,  OMAP34XX_MUX_MODE7)
	// 45 (N3, H, SAFE_MODE, N/C)
	MUX_CFG_34XX("N3_GPMC_A7", 0x0086,  OMAP34XX_MUX_MODE7)
	// 46 (M3, H, SAFE_MODE, N/C)
	MUX_CFG_34XX("M3_GPMC_A8", 0x0088,  OMAP34XX_MUX_MODE7)
	// 47 (L3, H, SAFE_MODE, N/C)
	MUX_CFG_34XX("L3_GPMC_A9", 0x008A,  OMAP34XX_MUX_MODE7)
	// 48 (K3, H, SAFE_MODE, N/C)
	MUX_CFG_34XX("K3_GPMC_A10", 0x008C,  OMAP34XX_MUX_MODE7)
	// 49 
	MUX_CFG_34XX("_GPMC_D0", 0x008E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN )
	// 50 GPMC_D0(I/O)
	MUX_CFG_34XX("_GPMC_D1", 0x0090,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN )
	// 51 GPMC_D1(I/O)
	MUX_CFG_34XX("_GPMC_D2", 0x0092,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN )
	// 52 GPMC_D2(I/O)
	MUX_CFG_34XX("_GPMC_D3", 0x0094,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN )
	// 53 GPMC_D3(I/O)
	MUX_CFG_34XX("_GPMC_D4", 0x0096,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN )
	// 54 GPMC_D4(I/O)
	MUX_CFG_34XX("_GPMC_D5", 0x0098,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN )
	// 55 GPMC_D5(I/O)
	MUX_CFG_34XX("_GPMC_D6", 0x009A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN )
	// 56 GPMC_D6(I/O)
	MUX_CFG_34XX("_GPMC_D7", 0x009C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN )

	// 57 (H2, H, GPMC_D8, GPMC_D8, I/O)
	MUX_CFG_34XX("H2_GPMC_D8", 0x009E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 58 (K2, H, GPMC_D9, GPMC_D9, I/O)
	MUX_CFG_34XX("K2_GPMC_D9", 0x00A0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 59 (P1, H, GPMC_D10, GPMC_D10, I/O)
	MUX_CFG_34XX("P1_GPMC_D10", 0x00A2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 60 (R1, H, GPMC_D11, GPMC_D11, I/O)
	MUX_CFG_34XX("R1_GPMC_D11", 0x00A4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 61 (R2, H, GPMC_D12, GPMC_D12, I/O)
	MUX_CFG_34XX("R2_GPMC_D12", 0x00A6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 62 (T2, H, GPMC_D13, GPMC_D13, I/O)
	MUX_CFG_34XX("T2_GPMC_D13", 0x00A8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 63 (W1, H, GPMC_D14, GPMC_D14, I/O)
	MUX_CFG_34XX("W1_GPMC_D14", 0x00AA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 64 (Y1, H, GPMC_D15, GPMC_D15, I/O)
	MUX_CFG_34XX("Y1_GPMC_D15", 0x00AC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)

	// 65 (G4)
	MUX_CFG_34XX("_GPMC_NCS0", 0x00AE,  OMAP34XX_MUX_MODE0 )
	// 66 (H3, H, SAFE_MODE, GPIO_52, N/C)
	MUX_CFG_34XX("H3_GPMC_NCS1", 0x00B0,  OMAP34XX_MUX_MODE7)
	// 67 (V8, H, GPIO_53, N/C)
	MUX_CFG_34XX("V8_GPMC_NCS2", 0x00B2,  OMAP34XX_MUX_MODE7)
	// 68 (U8, H, GPIO_54, IF_CON_SENSE18, I[L], OFF[L])
	MUX_CFG_34XX("U8_GPMC_NCS3", 0x00B4,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 69 (T8, H, SAFE_MODE, GPIO_55, NDPRAM_CS, N/C)
	MUX_CFG_34XX("T8_GPMC_NCS4", 0x00B6,  OMAP34XX_MUX_MODE7)
	// 70 (R8, H, SAFE_MODE, N/C)
	MUX_CFG_34XX("R8_GPMC_NCS5", 0x00B8,  OMAP34XX_MUX_MODE7)
	// 71 (P8, H, GPIO_57, TA_NCONNECTED, I[H])
	MUX_CFG_34XX("P8_GPMC_NCS6", 0x00BA,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
	// 72 (N8, H, MIC_SEL)
	MUX_CFG_34XX("N8_GPMC_NCS7", 0x00BC,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
	// 73 (T4, L, GPIO_59, GPMC_CLK)
	MUX_CFG_34XX("T4_GPMC_CLK", 0x00BE,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 74
	MUX_CFG_34XX("_GPMC_NADV_ALE", 0x00C0,  OMAP34XX_MUX_MODE0)
	// 75
	MUX_CFG_34XX("_GPMC_NOE", 0x00C2,  OMAP34XX_MUX_MODE0 )
	// 76
	MUX_CFG_34XX("_GPMC_NWE", 0x00C4,  OMAP34XX_MUX_MODE0 )

	// 77 (G3, L, GPIO_60, HAND_FLASH, O[L], OFF[L])
	MUX_CFG_34XX("G3_GPMC_NBE0_CLE", 0x00C6,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW) 
	// 78 (U3, L, GPIO_61, LED_EN, O[L], OFF[L])
	MUX_CFG_34XX("U3_GPMC_NBE1", 0x00C8,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
	// 79 (H1, L, CAM_1P8V_EN, O[L], OFF[L])
	MUX_CFG_34XX("H1_GPMC_NWP", 0x00CA,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 80 (M8, H, GPMC_RDY, I[H])
	MUX_CFG_34XX("_GPMC_WAIT0", 0x00CC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP	)
	// 81 (L8, H, GPIO_63, OMAP_GPIO_BT_NSHUTDOWN, O[L], OFF[L])
	MUX_CFG_34XX("L8_GPMC_WAIT1", 0x00CE,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 82 (K8, H, GPIO_64, PM_INT_N18, I[H], OFF[H])
	MUX_CFG_34XX("K8_GPMC_WAIT2", 0x00D0,  OMAP34XX_MUX_MODE7)	// | OMAP34XX_PIN_INPUT_PULLUP)
	// 83 (J8, H, GPIO_65, CP_BOOT_SEL, O[L], OFF[L])
	MUX_CFG_34XX("J8_GPMC_WAIT3", 0x00D2,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)

	// DSS PIN MUX CONFIGURATION
	// D0-D23 ARE ALL OUTPUT LINES AND SO NO NEED OF A PU/PD
	// HSYNC AND VSYNC ARE ALSO OUTPUT LINES.
	// DSS D18-21 ARE NOT USED FOR DISPLAY. THEY ARE MUXED TO GPIO FUNCTION.
	// DSS DAT LINES CONFIGURED FOR OUTPUT ONLY BASED ON THE FUNC.SPEC.
	// THE PINOUT_POP SHEET HOWEVER MENTIONS THEM AS I/O. CHECK...

	// 84 (D28, H, DSS_PCLK, DISPLAY_MCLK, O)
	MUX_CFG_34XX("D28_DSS_PCLK", 0x00D4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 85 (D26, H, DSS_HSYNC, DISPLAY_HSYNC, O)
	MUX_CFG_34XX("D26_DSS_HSYNC", 0x00D6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 86 (D27, H, DSS_VSYNC, DISPLAY_VSYNC, O)
	MUX_CFG_34XX("D27_DSS_VSYNC", 0x00D8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 87 (E27, L, DSS_ACBIAS, DISPLAY_CE, O)
	MUX_CFG_34XX("E27_DSS_ACBIAS", 0x00DA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 88 (AG22, L, DSS_DATA0, LCD_D0, O)
	MUX_CFG_34XX("AG22_DSS_DATA0", 0x00DC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 89 (AH22, L, DSS_DATA1, LCD_D1, O)
	MUX_CFG_34XX("AH22_DSS_DATA1", 0x00DE,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 90 (AG23, L, DSS_DATA2, LCD_D2, O)
	MUX_CFG_34XX("AG23_DSS_DATA2", 0x00E0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 91 (AH23, L, DSS_DATA3, LCD_D3, O)
	MUX_CFG_34XX("AH23_DSS_DATA3", 0x00E2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 92 (AG24, L, DSS_DATA4, LCD_D4, O)
	MUX_CFG_34XX("AG24_DSS_DATA4", 0x00E4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 93 (AH24, L, DSS_DATA5, LCD_D5, O)
	MUX_CFG_34XX("AH24_DSS_DATA5", 0x00E6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 94 (E26, L, DSS_DATA6, LCD_D6, O)
	MUX_CFG_34XX("E26_DSS_DATA6", 0x00E8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 95 (F28, L, DSS_DATA7, LCD_D7, O)
	MUX_CFG_34XX("F28_DSS_DATA7", 0x00EA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 96 (F27, L, DSS_DATA8, LCD_D8, O)
	MUX_CFG_34XX("F27_DSS_DATA8", 0x00EC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 97 (G26, L, DSS_DATA9, LCD_D9, O)
	MUX_CFG_34XX("G26_DSS_DATA9", 0x00EE,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 98 (AD28, L, DSS_DATA10, LCD_D10, O)
	MUX_CFG_34XX("AD28_DSS_DATA10", 0x00F0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 99 (AD27, L, DSS_DATA11, LCD_D11, O)
	MUX_CFG_34XX("AD27_DSS_DATA11", 0x00F2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 100 (AB28, L, DSS_DATA12, LCD_D12, O)
	MUX_CFG_34XX("AB28_DSS_DATA12", 0x00F4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 101 (AB27, L, DSS_DATA13, LCD_D13, O)
	MUX_CFG_34XX("AB27_DSS_DATA13", 0x00F6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 102 (AA28, L, DSS_DATA14, LCD_D14, O)
	MUX_CFG_34XX("AA28_DSS_DATA14", 0x00F8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 103 (AA27, L, DSS_DATA15, LCD_D15, O)
	MUX_CFG_34XX("AA27_DSS_DATA15", 0x00FA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 104 (G25, L, DSS_DATA16, LCD_D16, O)
	MUX_CFG_34XX("G25_DSS_DATA16", 0x00FC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 105 (H27, L, DSS_DATA17, LCD_D17, O)
	MUX_CFG_34XX("H27_DSS_DATA17", 0x00FE,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 106 (H26, L, DSS_DATA18, LCD_D18, O)
	MUX_CFG_34XX("H26_DSS_DATA18", 0x0100,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 107 (H25, L, DSS_DATA19, LCD_D19, O)
	MUX_CFG_34XX("H25_DSS_DATA19", 0x0102,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 108 (E28, L, DSS_DATA20, LCD_D20, O)
	MUX_CFG_34XX("E28_DSS_DATA20", 0x0104,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 109 (J26, L, DSS_DATA21, LCD_D21, O)
	MUX_CFG_34XX("J26_DSS_DATA21", 0x0106,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 110 (AC27, L, DSS_DATA22, LCD_D22, O)	
	MUX_CFG_34XX("AC27_DSS_DATA22", 0x0108,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 111 (AC28, L, DSS_DATA23, LCD_D23, O)
	MUX_CFG_34XX("AC28_DSS_DATA23", 0x010A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW)


	// CAMERA PIN MUX CONFIGURATION
	// CAM_FLD AND CAM_WEN ARE NOT USED IN CAMERA FUNCTION. THEY MIGHT BE USED FOR GPIO FUNCTION.
	// CAM_SHUTTER AND CAM_GLOBAL_RESET ARE BEING DRAWN FOR CAMERA FROM MCBSP1 SIGNALS.
	// ADDING THE MUX FOR THESE TWO PINS UNDER MCBSP1.
	// CAM_STROBE IS AN OUTPUT SIGNAL. REST ALL ARE EITHER I OR I/O.
	// CAM_HS AND CAM_VS ARE ACTIVE LOW SIGNALS FOR SENSOR MT9T012.
	// PCLK IS INPUT SIGNAL AND FOR NOW CONFIGURED AS PU.
	// CSIA CONFIGURED FOR I/O.

	// 112 (A24, L, CAM_HS, PIXEL_HSYNC, O)
	MUX_CFG_34XX("A24_CAM_HS", 0x010C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 113 (A23, L, CAM_VS, PIXEL_VSYNC, O)
	MUX_CFG_34XX("A23_CAM_VS", 0x010E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 114 (C25, L, CAM_XLCKA, PIXEL_MCLK, O)
	MUX_CFG_34XX("C25_CAM_XCLKA", 0x0110,  OMAP34XX_MUX_MODE0)
	// 115 (C27, L, CAM_PCLK, PIXEL_PCLK, O)
	MUX_CFG_34XX("C27_CAM_PCLK", 0x0112,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	
	// 116 (C23, L, GPIO_98, CAM_RST, O[L], OFF[L])
	MUX_CFG_34XX("C23_CAM_FLD", 0x0114,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 117 (AG17, L, GPIO_99, LCD_REG_RST, I[H], OFF[H])
	MUX_CFG_34XX("AG17_CAM_D0", 0x0116,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
	// 118 (AH17, L, GPIO_100, N/C)
	MUX_CFG_34XX("AH17_CAM_D1", 0x0118,  OMAP34XX_MUX_MODE7)
	// 119 (B24, L, GPIO_101, USIM_BOOT, O[L], OFF[L])
	MUX_CFG_34XX("B24_CAM_D2", 0x011A,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 120 (C24, L, GPIO_102, CAM_1P2V_EN, N/C)
	MUX_CFG_34XX("C24_CAM_D3", 0x011C,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)

	// 121 (D24, L, CAM_D4, CAM_D0, I/O)
	MUX_CFG_34XX("D24_CAM_D4", 0x011E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 122 (A25, L, CAM_D5, CAM_D1, I/O)
	MUX_CFG_34XX("A25_CAM_D5", 0x0120,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 123 (K28, L, CAM_D6, CAM_D2, I/O)
	MUX_CFG_34XX("K28_CAM_D6", 0x0122,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 124 (L28, L, CAM_D7, CAM_D3, I/O)
	MUX_CFG_34XX("L28_CAM_D7", 0x0124,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 125 (K27, L, CAM_D8, CAM_D4, I/O)
	MUX_CFG_34XX("K27_CAM_D8", 0x0126,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 126 (L27, L, CAM_D9, CAM_D5, I/O)
	MUX_CFG_34XX("L27_CAM_D9", 0x0128,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 127 (B25, L, CAM_D10, CAM_D6, I/O)
	MUX_CFG_34XX("B25_CAM_D10", 0x012A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 128 (C26, L, CAM_D11, CAM_D7, I/O)
	MUX_CFG_34XX("C26_CAM_D11", 0x012C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)

	// 129 (B26, L, GPIO_111, PDA_ACTIVE, O[H], OFF[L])
	MUX_CFG_34XX("B26_CAM_XCLKB", 0x012E,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
	// 130 (B23, L, GPIO_167, VGA_SEL, O[H], OFF[H])
	MUX_CFG_34XX("B23_CAM_WEN", 0x0130,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
	// 131 (D25, L, GPIO_126, UART_SEL, O[L], OFF[L])
	MUX_CFG_34XX("D25_CAM_STROBE", 0x0132,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)

	// 132 (AG19, L, SAFE_MODE, N/C)	Hoon: CSI2_DX0
	MUX_CFG_34XX("AG19_CSIA_STRBP", 0x0134,  OMAP34XX_MUX_MODE7)
#ifdef CONFIG_TDMB
	// 133 (AH19, L, TDMB_INT, I[L], OFF[L])	Hoon: CSI2_DY0
	MUX_CFG_34XX("AH19_CSIA_STRBN", 0x0136,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
#else
	// 133 (AH19, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("AH19_CSIA_STRBN", 0x0136,  OMAP34XX_MUX_MODE7)
#endif
	// 134 (AG18, L, GPIO_114, COMPASS_INT, I[L], OFF[L])	Hoon: CSI2_DX1
	MUX_CFG_34XX("AG18_CSIA_DATP", 0x0138,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 135 (AH18, L, GPIO_115, ACC_INT, I[L], OFF[L])	Hoon: CSI2_DY1
	MUX_CFG_34XX("AH18_CSIA_DATN", 0x013A,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)

	// MCBSP2 PIN MUX CONFIGURATION - USED FOR AUDIO
	// EXCEPT THE DX (TRANSMIT) LINE, EVERYTHING ELSE HAS TO BE INPUT ENABLED.
	// PU/PD DOES NOT MATTER FOR FUNCTIONALITY.

	// 136 (P21, L, MCBSP2_FSX, I2S_SYNC, I/O)
	MUX_CFG_34XX("P21_MCBSP2_FSX", 0x013C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 137 (N21, L, MCBSP2_CLKX, I2S_CLK, I/O)
	MUX_CFG_34XX("N21_MCBSP2_CLKX", 0x013E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 138 (R21, L, MCBSP2_DR, I2S_DIN, I)
	MUX_CFG_34XX("R21_MCBSP2_DR", 0x0140,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 139 (M21, L, MCBSP2_DX, I2S_DOUT, O)
	MUX_CFG_34XX("M21_MCBSP2_DX", 0x0142,  OMAP34XX_MUX_MODE0)


	// MMC1&2 PIN MUX CONFIG
	// MMC2 DAT4-7 LINES ARE USED FOR MMC2_DDIR0, MMC2_DDIR1, MMC2_CDIR AND MMC2_CLKI
	// EXCEPT FOR CLKOUT AND DIR LINES, EVERYTHING ELSE IS EITHER I OR I/O
	// NOT FULLY SURE OF MMC2_CLKIN (MUXED WITH MMC2_DAT7) LINE PU/PD VALUE.

	// 140 (N28, L, MMC1_CLK, TF_CLK, O)
	MUX_CFG_34XX("N28_MMC1_CLK", 0x0144,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 141 (M27, L, MMC1_CMD, TF_CMD, I/O)
	MUX_CFG_34XX("M27_MMC1_CMD", 0x0146,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 142 (N27, L, MMC1_DAT0, TF_DAT0, I/O)
	MUX_CFG_34XX("N27_MMC1_DAT0", 0x0148,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 143 (N26, L, MMC1_DAT1, TF_DAT1, I/O)
	MUX_CFG_34XX("N26_MMC1_DAT1", 0x014A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 144 (N25, L, MMC1_DAT2, TF_DAT2, I/O)
	MUX_CFG_34XX("N25_MMC1_DAT2", 0x014C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 145 (P28, L, MMC1_DAT3, TF_DAT3, I/O)
	MUX_CFG_34XX("P28_MMC1_DAT3", 0x014E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)

	// 146 (P27, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("P27_MMC1_DAT4", 0x0150,  OMAP34XX_MUX_MODE7)
	// 147 (P26, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("P26_MMC1_DAT5", 0x0152,  OMAP34XX_MUX_MODE7)
	// 148 (R27, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("R27_MMC1_DAT6", 0x0154,  OMAP34XX_MUX_MODE7)
	// 149 (R25, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("R25_MMC1_DAT7", 0x0156,  OMAP34XX_MUX_MODE7)

#ifdef CONFIG_TDMB
	// 150 (AE2, L, TDMB_SPI_CLK, O)
	MUX_CFG_34XX("AE2_MMC2_CLK", 0x0158,  OMAP34XX_MUX_MODE1| OMAP34XX_PIN_INPUT | OMAP34XX_PIN_INPUT_PULLUP )
	// 151 (AG5, H, TDMB_SPI_MOSI, I/O)
	MUX_CFG_34XX("AG5_MMC2_CMD", 0x015A,  OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_OUTPUT )
	// 152 (AH5, H, TDMB_SPI_MISO, I/O)
	MUX_CFG_34XX("AH5_MMC2_DAT0", 0x015C,  OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_INPUT )
	// 153 (AH4, H, NC, I/O)
	MUX_CFG_34XX("AH4_MMC2_DAT1", 0x015E,  OMAP34XX_MUX_MODE7)
	// 154 (AG4, H, NC, I/O)
	MUX_CFG_34XX("AG4_MMC2_DAT2", 0x0160,  OMAP34XX_MUX_MODE7)
	// 155 (AF4, H, TDMB_SPI_CS_N, I/O)
	MUX_CFG_34XX("AF4_MMC2_DAT3", 0x0162,  OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_OUTPUT )
	// 156 (AE4, L, TDMB_RST_N, I/O)
	MUX_CFG_34XX("AE4_MMC2_DAT4", 0x0164,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT )
#else
	// 150 (AE2, L, MMC2_CLK, MOVI_CLK, O)
	MUX_CFG_34XX("AE2_MMC2_CLK", 0x0158,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 151 (AG5, H, MMC2_CMD, MOVI_CMD, I/O)
	MUX_CFG_34XX("AG5_MMC2_CMD", 0x015A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 152 (AH5, H, MMC2_DAT0, MOVI_DAT0, I/O)
	MUX_CFG_34XX("AH5_MMC2_DAT0", 0x015C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 153 (AH4, H, MMC2_DAT1, MOVI_DAT1, I/O)
	MUX_CFG_34XX("AH4_MMC2_DAT1", 0x015E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 154 (AG4, H, MMC2_DAT2, MOVI_DAT2, I/O)
	MUX_CFG_34XX("AG4_MMC2_DAT2", 0x0160,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 155 (AF4, H, MMC2_DAT3, MOVI_DAT3, I/O)
	MUX_CFG_34XX("AF4_MMC2_DAT3", 0x0162,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 156 (AE4, L, MMC2_DAT4, MOVI_DAT4, I/O)
	MUX_CFG_34XX("AE4_MMC2_DAT4", 0x0164,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
#endif
	// 157 (AH3, MMC2_DAT5, NC)
	MUX_CFG_34XX("AH3_MMC2_DAT5", 0x0166,  OMAP34XX_MUX_MODE7)
	// 158 (AF3, MMC2_DAT6, NC)
	MUX_CFG_34XX("AF3_MMC2_DAT6", 0x0168,  OMAP34XX_MUX_MODE7)
	// 159 (AE3, MMC2_DAT7, NC)
	MUX_CFG_34XX("AE3_MMC2_DAT7", 0x016A,  OMAP34XX_MUX_MODE7)


	// MCBSP2 PIN MUXING
	// EXCEPT THE DX (TRANSMIT) LINE, EVERYTHING ELSE HAS TO BE INPUT ENABLED.
	// PU/PD DOES NOT MATTER FOR FUNCTIONALITY.

	// 160 (AF6, L, GPIO_140, FONE_ON, O[L], OFF[L])
	MUX_CFG_34XX("AF6_MCBSP3_DX", 0x016C,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 161 (AE6, L, GPIO_141, MOTOR_EN, O[L], OFF[L]) PHILL-IT 2009-12-19 baseporting
	MUX_CFG_34XX("AE6_MCBSP3_DR", 0x016E,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)

	// 162 (AF5, L, GPIO_142, NC)
	MUX_CFG_34XX("AF5_MCBSP3_CLKX", 0x0170,  OMAP34XX_MUX_MODE7)
	// 163 (AE5, L, GPIO_143, NC)
	MUX_CFG_34XX("AE5_MCBSP3_FSX", 0x0172,  OMAP34XX_MUX_MODE7)

	// UART2 PIN MUX CONFIGURATION.
	// CTS IS AN ACTIVE LOW INPUT SIGNAL AND SO IT SHOULD BE PULLED UP.

	// 164 (AB26, H, UART2_CTS, BT_CTS, I)
	MUX_CFG_34XX("AB26_UART2_CTS", 0x0174,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
	// 165 (AB25, H, UART2_RTS, BT_RTS, O)
	MUX_CFG_34XX("AB25_UART2_RTS", 0x0176,  OMAP34XX_MUX_MODE0)
	// 166 (AA25, H, UART2_TX, BT_TXD, O)
	MUX_CFG_34XX("AA25_UART2_TX", 0x0178,  OMAP34XX_MUX_MODE0)
	// 167 (AD25, H, UART2_RX, BT_RXD, I)
	MUX_CFG_34XX("AD25_UART2_RX", 0x017A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)

	// UART1 PIN CONFIGURATION - ON THE BOARD, THESE PINS ACTUALLY WERE GETTING
	// CONNECTED TO SSI. BUT NOW SOME HW MODS ARE BEING DONE AND ON NEW BOARDS
	// THESE LINES WILL BE CONNECTED TO DB9 AND SO MUST BE MUXED TO UART1.

	// 168 (AA8, L, UART1_TX, AP_FLM_TXD, O)
	MUX_CFG_34XX("AA8_UART1_TX", 0x017C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 169 (AA9, L, TSP_EN, GPIO_149, O[H], OFF[H])
#ifdef FEATURE_SUSPEND_BY_DISABLING_POWER
    MUX_CFG_34XX("AA9_UART1_RTS", 0x017E,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OFF_OUTPUT_LOW) // kmj_DB26 high->low
#else
	MUX_CFG_34XX("AA9_UART1_RTS", 0x017E,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OFF_OUTPUT_HIGH)
#endif
	// 170 (W8, L, GPIO_150, USB_SEL, O[L], OFF[L])
	MUX_CFG_34XX("W8_UART1_CTS", 0x0180,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 171 (Y8, L, UART1_RX, AP_FLM_RXD, I)
	MUX_CFG_34XX("Y8_UART1_RX", 0x0182,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW)

	    
	// MCBSP4 AND MCBSP1 PIN CONFIGURATION
	// ALL MCBSP4 SIGNALS ARE CONNECTED TO SSI.

	// 172 (AE1, L, GPIO_152, CAM_EN, O[L], OFF[L])
	MUX_CFG_34XX("AE1_MCBSP4_CLKX", 0x0184,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 173 (AD1, L, CAM_STBY, GPIO_153, N/C)
	MUX_CFG_34XX("AD1_MCBSP4_DR", 0x0186,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 174 (AD2, L, GPIO_154, PHONE_ACTIVE, I[Z], OFF[Z])
	MUX_CFG_34XX("AD2_MCBSP4_DX", 0x0188,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
	// 175 (AC1, L, GPIO_155, TDMB_PWR_EN, O[L], OFF[L])
#ifdef CONFIG_TDMB
	MUX_CFG_34XX("AC1_MCBSP4_FSX", 0x018A,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT)
#else
	MUX_CFG_34XX("AC1_MCBSP4_FSX", 0x018A,  OMAP34XX_MUX_MODE7)
#endif
	// MCBSP1_FSR IS USED IN CAM_GLOBAL_RESET FUNCTION.
	// MCBSP1_CLKX IS USED IN CAM_SHUTTER FUNCTION.
	// MCBSP1_DX TO BE USED IN GPIO_158 FUNCTION.

	// 176 (Y21, L, GPIO_156, HW_REV0, I[Z], OFF[?])
	MUX_CFG_34XX("Y21_MCBSP1_CLKR", 0x018C,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
	// 177 (AA21, L, GPIO_157, CHG_EN, O[L], OFF[L])
	MUX_CFG_34XX("AA21_MCBSP1_FSR", 0x018E,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 178 (V21, L, GPIO_158, HW_REV1, I[Z], OFF[?])
	MUX_CFG_34XX("V21_MCBSP1_DX", 0x0190,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
	// 179 (U21, L, GPIO_159, HW_REV2, I[Z], OFF[?])
	MUX_CFG_34XX("U21_MCBSP1_DR", 0x0192,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT)
	// 180 (T21, L, GPIO_160, WLAN_EN, O[L], OFF[L])
	MUX_CFG_34XX("T21_MCBSP_CLKS", 0x0194,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 181 (K26, L, GPIO_161, LCD_ID, I[Z], OFF[?])
	MUX_CFG_34XX("K26_MCBSP1_FSX", 0x0196,  OMAP34XX_MUX_MODE7)
	// 182 (W21, H, GPIO_162, EAR_MIC_LDO_EN, O[L], OFF[L])
	MUX_CFG_34XX("W21_MCBSP1_CLKX", 0x0198,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)

	// UART3 PIN MUX CONFIGURATION.

	// 183 (H18, H, SAFE_MODE, N/C)
	MUX_CFG_34XX("H18_UART3_CTS_RCTX", 0x019A,  OMAP34XX_MUX_MODE7)
	// 184 (H19, H, GPIO_164, COMPASS_RST, O[H], OFF[H])
	MUX_CFG_34XX("H19_UART3_RTS_SD", 0x019C,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
	// 185 (H20, H, UART3_RX, PDA_RXD)
	MUX_CFG_34XX("H20_UART3_RX_IRRX", 0x019E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 186 (H21, H, UART3_TX, PDA_TXD)
	MUX_CFG_34XX("H21_UART3_TX_IRTX", 0x01A0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OFF_OUTPUT_LOW)

	// HSUSB SIGNALS
	// 187 (T28, L, HSUSB0_CLK, USB0HS_CLK, I)
	MUX_CFG_34XX("T28_HSUSB0_CLK", 0x01A2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 188 (T25, H, HSUSB0_STP, USB0HS_STP, O)
	MUX_CFG_34XX("T25_HSUSB0_STP", 0x01A4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_OUTPUT_HIGH)
	// 189 (R28, L, HSUSB0_DIR, USB0HS_DIR, I)
	MUX_CFG_34XX("R28_HSUSB0_DIR", 0x01A6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 190 (T26, L, HSUSB0_NXT, USB0HS_NXT, I)
	MUX_CFG_34XX("T26_HSUSB0_NXT", 0x01A8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 191 (T27, L, HSUSB0_DATA0, USB0HS_DATA0, I/O)
	MUX_CFG_34XX("T27_HSUSB0_DATA0", 0x01AA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 192 (U28, L, HSUSB0_DATA1, USB0HS_DATA1, I/O)
	MUX_CFG_34XX("U28_HSUSB0_DATA1", 0x01AC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 193 (U27, L, HSUSB0_DATA2, USB0HS_DATA2, I/O)
	MUX_CFG_34XX("U27_HSUSB0_DATA2", 0x01AE,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 194 (U26, L, HSUSB0_DATA3, USB0HS_DATA3, I/O)
	MUX_CFG_34XX("U26_HSUSB0_DATA3", 0x01B0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 195 (U25, L, HSUSB0_DATA4, USB0HS_DATA4, I/O)
	MUX_CFG_34XX("U25_HSUSB0_DATA4", 0x01B2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 196 (V28, L, HSUSB0_DATA5, USB0HS_DATA5, I/O)
	MUX_CFG_34XX("V28_HSUSB0_DATA5", 0x01B4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 197 (V27, L, HSUSB0_DAT6, USB0HS_DATA6, I/O)
	MUX_CFG_34XX("V27_HSUSB0_DATA6", 0x01B6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 198 (V26, L, HSUSB0_DAT7, USB0HS_DATA7, I/O)
	MUX_CFG_34XX("V26_HSUSB0_DATA7", 0x01B8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)

	// I2C PIN MUX CONFIGURATION
	// 199 (K21, H, I2C_TWL_SCL, I/O)
	MUX_CFG_34XX("K21_I2C1_SCL", 0x01BA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
	// 200 (J21, H, I2C_TWL_SDA, I/O)
	MUX_CFG_34XX("J21_I2C1_SDA", 0x01BC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
	// 201 (AF15, H, SCL, I/O)
	MUX_CFG_34XX("AF15_I2C2_SCL", 0x01BE,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
	// 202 (AE15, H, SDA, I/O)
	MUX_CFG_34XX("AE15_I2C2_SDA", 0x01C0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
#ifndef FEATURE_SUSPEND_BY_DISABLING_POWER
	// 203 (AF14, H, TOUCH_SCL, I/O)
	MUX_CFG_34XX("AF14_I2C3_SCL", 0x01C2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_NONE )
	// 204 (AG14, H, TOUCH_SDA, I/O)
	MUX_CFG_34XX("AG14_I2C3_SDA", 0x01C4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_NONE)
#else // kmj_DB26
	// 203 (AF14, H, TOUCH_SCL, I/O)
	MUX_CFG_34XX("AF14_I2C3_SCL", 0x01C2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	// 204 (AG14, H, TOUCH_SDA, I/O)
	MUX_CFG_34XX("AG14_I2C3_SDA", 0x01C4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_OUTPUT_LOW)

#endif

	// MLCD RST GPIO
	// 205 (J25, H, GPIO_170, MLCD_RST, O[H], OFF[L])
	MUX_CFG_34XX("J25_MLCD_RST", 0x01C6,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)

	// MCSPI1 AND MCSPI2 PIN CONFIGURATION
	// FOR ALL SPI, SPI_CS0 IS I/O AND OTHER SPI CS ARE PURE OUT.
	// CLK AND SIMO/SOMI LINES ARE I/O.

	// 206 (AB3, L, MCSPI1_CLK, DISPLAY_CLK, O)
	MUX_CFG_34XX("AB3_MCSPI1_CLK", 0x01C8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 207 (AB4, L, MCSPI1_SIMO, DISLPAY_SI, I)
	MUX_CFG_34XX("AB4_MCSPI1_SIMO", 0x01CA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 208 (AA4, L, MCSPI1_SOMI, DISLPAY_SO, O)
	MUX_CFG_34XX("AA4_MCSPI1_SOMI", 0x01CC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 209 (AC2, H, MCSPI1_CS0, DISPLAY_CS, O)
	MUX_CFG_34XX("AC2_MCSPI1_CS0", 0x01CE,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	// 210 (AC3, H, MCSPI1_CS1, WLAN_CMD)    // WL127x(SDIO_CMD)
	MUX_CFG_34XX("AC3_MCSPI1_CS1", 0x01D0,  OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLUP)
	// 211 (AB1, H, MCSPI1_CS2, WLAN_CLK)    // WL127x(SDIO_CLK)
	MUX_CFG_34XX("AB1_MCSPI1_CS2", 0x01D2,  OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLUP)
	// 212 (AB2, H, GPIO_177, EAR_ADC_SEL, O[L], OFF[L]) 
	MUX_CFG_34XX("AB2_MCSPI1_CS3", 0x01D4,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 213 (AA3, L, GPIO_178, nMSM_RST, O[H], OFF[H])
	MUX_CFG_34XX("AA3_MCSPI2_CLK", 0x01D6,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
	// 214 (Y2, L, GPT9_PWM_EVT, VIBTONE_FREQ) PHILL-IT 2009-12-19 baseporting
	MUX_CFG_34XX("Y2_MCSPI2_SIMO", 0x01D8,  OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)

	// 215 (Y3, L, GPIO_180, VGA_RST)
	MUX_CFG_34XX("Y3_MCSPI2_SOMI", 0x01DA,  OMAP34XX_MUX_MODE4| OMAP34XX_PIN_INPUT_PULLDOWN)
	// 216 (Y4, H, GPIO_181, VGA_STBY )
	MUX_CFG_34XX("Y4_MCSPI2_CS0", 0x01DC,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN)
	// 217 (V3, L, SAFE_MODE, N/C)
	MUX_CFG_34XX("V3_MCSPI2_CS1", 0x01DE,  OMAP34XX_MUX_MODE7)


	// SYS_NIRQ CAN BE USED IN SYS_NIRQ FUNCTION AS WELL AS GPIO AS T2 INTERRUPT IS CONNECTED HERE.
	// 218 (AF26, H, GPIO_0, SYS_NIRQ0, I)
	MUX_CFG_34XX("AF26_SYS_NIRQ", 0x01E0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN)


#ifndef FEATURE_SUSPEND_BY_DISABLING_POWER
	// SYS_CLKOUT2 IS GOING TO BBIO_29 AND SO MUXING IT IN GPIO FUNCTION.
	// 219 (AE22, L, TSP_INT, GPIO_186)
	MUX_CFG_34XX("AE22_SYS_CLKOUT2", 0x01E2,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_NONE)
#else // kmj_DB26
	MUX_CFG_34XX("AE22_SYS_CLKOUT2", 0x01E2,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_OUTPUT_LOW)
#endif

	// DIE 2 DIE CONFIGURATION PADS.

	// 220 ~ 282
	MUX_CFG_34XX("_D2D_MCAD_0", 0x01E4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_1", 0x01E6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_2", 0x01E8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_3", 0x01EA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_4", 0x01EC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_5", 0x01EE,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_6", 0x01F0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_7", 0x01F2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_8", 0x01F4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_9", 0x01F6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_10",0x01F8 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_11",0x01FA ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_12",0x01FC ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_13",0x01FE ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_14",0x0200 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_15",0x0202 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_16",0x0204 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_17",0x0206 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_18",0x0208 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_19",0x020A ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_20",0x020C ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_21",0x020E ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_22",0x0210 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_23",0x0212 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_24",0x0214 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_25",0x0216 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_26",0x0218 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_27", 0x021A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_28", 0x021C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_29", 0x021E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_30", 0x0220,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_31", 0x0222,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_32", 0x0224,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_33", 0x0226,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_34", 0x0228,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_35", 0x022A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MCAD_36", 0x022C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_CLK26MI", 0x022E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	MUX_CFG_34XX("_D2D_NRESPWRON", 0x0230,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	MUX_CFG_34XX("_D2D_NRESWARM", 0x0232,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLUP)
	MUX_CFG_34XX("_D2D_ARM9NIRQ", 0x0234,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	MUX_CFG_34XX("_D2D_UMA2P6NFIQ", 0x0236,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW)
	MUX_CFG_34XX("_D2D_SPINT", 0x0238,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_FRINT", 0x023A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_DMAREQ0", 0x023C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_DMAREQ1", 0x023E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_DMAREQ2", 0x0240,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_DMAREQ3", 0x0242,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_N3GTRST", 0x0244,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_N3GTDI", 0x0246,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_N3GTDO", 0x0248,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_N3GTMS", 0x024A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_N3GTCK", 0x024C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_N3GRTCK", 0x024E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MSTDBY", 0x0250,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLUP)
	MUX_CFG_34XX("_D2D_IDLEREQ",0x0252 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_IDLEACK",0x0254 ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLUP)
	MUX_CFG_34XX("_D2D_MWRITE", 0x0256,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_SWRITE", 0x0258,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MREAD", 0x025A,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_SREAD", 0x025C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_MBUSFLAG", 0x025E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)
	MUX_CFG_34XX("_D2D_SBUSFLAG", 0x0260,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)

	// WAKEUP DOMAIN PADS

	// 283 (K2, H, I2C_SR_SCL)
	MUX_CFG_34XX("_I2C4_SCL", 0x0A00,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)
	// 284 (J2, H, I2C_SR_SDA)
	MUX_CFG_34XX("_I2C4_SDA", 0x0A02,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP)

	// 285 SYS_32K DOES NOT HAVE ANY PU/PD. OR MODE. ONLY I/O OR JUST O.
	MUX_CFG_34XX("_SYS_32K", 0x0A04,  OMAP34XX_PIN_INPUT)
	// 286 (AF25, 0, SYS_CLKREQ, SYS_CLKREQ, I)
	MUX_CFG_34XX("AF25_SYS_CLKREQ", 0x0A06,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)
	// 287 (AF24, 0, SYS_NRESWARM, NWARM_RESETOUT, I)
	MUX_CFG_34XX("AF24_SYS_NRESWARM", 0x0A08,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)

	// SYS_BOOT SIGNALS DO NOT HAVE ANY PU/PD FUNCTIONALITY.
	// 288 (AH26, Z, SYS_BOOT0, SYS_BOOT0, I[Z])
	MUX_CFG_34XX("AH26_SYS_BOOT0", 0x0A0A,  OMAP34XX_MUX_MODE7)// | OMAP34XX_PIN_INPUT)
	// 289 (AG26, Z, SYS_BOOT1, SYS_BOOT1, I[Z])
	MUX_CFG_34XX("AG26_SYS_BOOT1", 0x0A0C,  OMAP34XX_MUX_MODE7)// | OMAP34XX_PIN_INPUT)
	// 290 (AE14, Z, SYS_BOOT2, SYS_BOOT2, I[Z])
	MUX_CFG_34XX("AE14_SYS_BOOT2", 0x0A0E,  OMAP34XX_MUX_MODE7)// | OMAP34XX_PIN_INPUT)
	// 291 (AF18, Z, SYS_BOOT3, SYS_BOOT3, I[Z])
	MUX_CFG_34XX("AF18_SYS_BOOT3", 0x0A10,  OMAP34XX_MUX_MODE7)// | OMAP34XX_PIN_INPUT)
	// 292 (AF19, Z, SYS_BOOT4, SYS_BOOT4, I[Z])
	MUX_CFG_34XX("AF19_SYS_BOOT4", 0x0A12,  OMAP34XX_MUX_MODE7)// | OMAP34XX_PIN_INPUT)
	// 293 (AE21, Z, SYS_BOOT5, SYS_BOOT5, I[Z])
	MUX_CFG_34XX("AE21_SYS_BOOT5", 0x0A14,  OMAP34XX_MUX_MODE7)// | OMAP34XX_PIN_INPUT)
	// 294 (AF21, Z, SYS_BOOT6, SYS_BOOT6, I[Z])
	MUX_CFG_34XX("AF21_SYS_BOOT6", 0x0A16,  OMAP34XX_MUX_MODE7)// | OMAP34XX_PIN_INPUT)

	// 295 (AF22, 0, SYS_OFF_MODE, SYS_OFF_MODE, O)	
	MUX_CFG_34XX("AF22_SYS_OFF_MODE", 0x0A18,  OMAP34XX_MUX_MODE0)

	// 296 (AG25, L, GPIO_10, MICRO_nINT, I[H], OFF[H])
	MUX_CFG_34XX("AG25_SYS_CLKOUT1", 0x0A1A,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN)

	// 297 
	MUX_CFG_34XX("_JTAG_NTRST", 0x0A1C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN )
	// 298
	MUX_CFG_34XX("_JTAG_TCK", 0x0A1E,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN )
	// 299
	MUX_CFG_34XX("_JTAG_TMS", 0x0A20,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN )
	// 300
	MUX_CFG_34XX("_JTAG_TDI", 0x0A22,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN )

	// 301 (AA11, H, SAFE_MODE, N/C)
	MUX_CFG_34XX("AA11_JTAG_EMU0", 0x0A24,  OMAP34XX_MUX_MODE7)

	// 302 (AA10, H, SAFE_MODE, N/C)
	MUX_CFG_34XX("AA10_JTAG_EMU1", 0x0A26,  OMAP34XX_MUX_MODE7)

		
	//FOR NORMAL EXECUTION
	// ETK_D8 SIGNAL WAS MUXED FOR MSECURE FUNCTIONALITY AND IS OK ON NON GP DEVICES.
	// HOWEVER ON GP DEVICES, THE MSECURE LINE IS NOT DRIVEN HIGH BY OMAP AND SO WE
	// NEED TO MUX IT IN GPIO MODE AND DRIVE IT HIGH.

	// 303 (AF10, H, GPIO_12, FUEL_INT_N, I[H], OFF[H])
	MUX_CFG_34XX("AF10_ETK_CLK", 0x05D8,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN)
	// 304 (AE10, H, GPIO_13, NAND_INT, I[H], OFF[H])
	MUX_CFG_34XX("AE10_ETK_CTL", 0x05DA,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
	// 305 (AF11, H, GPIO_14, PS_HOLD_PU, O[H], OFF[H])
	MUX_CFG_34XX("AF11_ETK_D0", 0x05DC,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP) //PULL-UP!!
	// 306 (AG12, H, GPIO_15, INT_ONEDRAM_AP, I[H], OFF[H])
	MUX_CFG_34XX("AG12_ETK_D1", 0x05DE,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN)
	// 307 (AH12, H, GPIO_16, CHG_ING_N, I[H], OFF[H])
	MUX_CFG_34XX("AH12_ETK_D2", 0x05E0,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP ) //EXTERNAL PULL-UP

	// 308 (AE13, H, MMC3_DATA3, WLAN_D(3), IO)    //WL127x(SDIO_DATA[3])
	MUX_CFG_34XX("AE13_ETK_D3", 0x05E2,  OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP)
	// 309 (AE11, L, MMC3_DATA0, WLAN_D(0), IO)    //WL127x(SDIO_DATA[0])
	MUX_CFG_34XX("AE11_ETK_D4", 0x05E4,  OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP)
	// 310 (AH9, L, MMC3_DATA1, WLAN_D(1), IO)    //WL127x(SDIO_DATA[1])
	MUX_CFG_34XX("AH9_ETK_D5", 0x05E6,  OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP)
	// 311 (AF13, L, MMC3_DATA2, WLAN_D(2), IO)    //WL127x(SDIO_DATA[2])
	MUX_CFG_34XX("AF13_ETK_D6", 0x05E8,  OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP)
	// 312 (AH14, L, GPIO_21, WLAN_IRQ, I[H], OFF[L])    //WL127x(WLAN_IRQ)
	MUX_CFG_34XX("AH14_ETK_D7", 0x05EA,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN)

	// 313 (AF9, L, GPIO_22, SYS_DRM_MSECURE, O[H], OFF[H])
	MUX_CFG_34XX("AF9_ETK_D8", 0x05EC,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP)
	// 314 (AG9, L, GPIO_23, TF_DETECT, I[H], OFF[H])
	MUX_CFG_34XX("AG9_ETK_D9", 0x05EE,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT) //EXTERNAL PULL-UP
	// 315 (AE7, L, GPIO_24, KEY_PWRON, I[L], OFF[L])
	MUX_CFG_34XX("AE7_ETK_D10", 0x05F0,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP3_WAKEUP_EN)
	// 316 (AF7, L, GPIO_25,ALARM_AP) 
	MUX_CFG_34XX("AF7_ETK_D11", 0x05F2,  OMAP34XX_MUX_MODE7)
	// 317 (AG7, L, GPIO_26, EAR_KEY, I[Z], OFF[L])
	MUX_CFG_34XX("AG7_ETK_D12", 0x05F4,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT | OMAP3_WAKEUP_EN)
	// 318 (AH7, L, GPIO_27, DET_3.5, I[L], OFF[L])
	MUX_CFG_34XX("AH7_ETK_D13", 0x05F6,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN)
	// 319 (AG8, L, GPIO_28, PS_VOUT, I[L], OFF[L]) 
	MUX_CFG_34XX("AG8_ETK_D14", 0x05F8,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN)
	// 320 (AH8, L, SAFE_MODE, GPIO_29, N/C)
	MUX_CFG_34XX("AH8_ETK_D15", 0x05FA,  OMAP34XX_MUX_MODE7)

	// 321
	MUX_CFG_34XX("_D2D_SWAKEUP", 0x0A4C,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT)

};

#define OMAP34XX_PINS_SZ	ARRAY_SIZE(omap34xx_pins)

#else
#define omap34xx_pins		NULL
#define OMAP34XX_PINS_SZ	0
#endif	/* CONFIG_ARCH_OMAP34XX */

