Analysis & Synthesis report for Demostracao_Altera
Mon Sep 26 12:48:13 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 13. State Machine - |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 14. State Machine - |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 23. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 24. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 25. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 26. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 27. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 28. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 30. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 31. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 32. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 33. Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 34. Source assignments for demo_qsys_ram:ram|altsyncram:the_altsyncram|altsyncram_a8i1:auto_generated
 35. Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 36. Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 37. Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 38. Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 39. Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 40. Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 41. Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 42. Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 43. Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 44. Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 45. Source assignments for demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Source assignments for demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 48. Source assignments for demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001
 49. Source assignments for demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_rsp_demux:rsp_demux
 50. Source assignments for demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_demux:cmd_demux
 51. Source assignments for demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_demux:cmd_demux_001
 52. Source assignments for demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_rsp_demux:rsp_demux
 53. Source assignments for demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_cmd_demux:cmd_demux
 54. Source assignments for demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_demux:rsp_demux
 55. Source assignments for demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_demux:rsp_demux_001
 56. Source assignments for demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller
 57. Source assignments for demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Source assignments for demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 59. Source assignments for demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Source assignments for demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Source assignments for demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 62. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0
 63. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 64. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 65. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 66. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 67. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 68. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 69. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 93. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 95. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 96. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 97. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 98. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 99. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
100. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
101. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
102. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
103. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
104. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
105. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
106. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
107. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs
108. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
109. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
110. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
111. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
112. Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
113. Parameter Settings for User Entity Instance: demo_qsys_ram:ram
114. Parameter Settings for User Entity Instance: demo_qsys_ram:ram|altsyncram:the_altsyncram
115. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console
116. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
117. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
118. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
119. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
120. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
121. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
122. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
123. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
124. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
125. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
126. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
127. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
128. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
129. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
130. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
131. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
132. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
133. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo
134. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_bytes_to_packets:b2p
135. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b
136. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto
137. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
138. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_reset_controller:rst_controller
139. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
140. Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
141. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
142. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
143. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
144. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
145. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo
148. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router:router|demo_qsys_mm_interconnect_0_router_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router:router_001|demo_qsys_mm_interconnect_0_router_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router_002:router_002|demo_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter
152. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
153. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
154. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
155. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
156. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
157. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
158. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
159. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
160. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
161. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
162. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
163. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
164. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
165. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
166. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
167. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
168. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter
171. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
172. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter
173. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
174. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
175. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator
176. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
177. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
178. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent
179. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo
182. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router:router|demo_qsys_mm_interconnect_1_router_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router:router_001|demo_qsys_mm_interconnect_1_router_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router_002:router_002|demo_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter
186. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
187. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
188. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
189. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
190. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
191. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
192. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
193. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
194. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
195. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
196. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
197. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
198. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
199. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
200. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
201. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
202. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
203. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
204. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
205. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:system_console_master_translator
206. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:system_console_master_agent
207. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent
208. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size
209. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor
210. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo
211. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo
212. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router:router|demo_qsys_mm_interconnect_2_router_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router_001:router_001|demo_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router_001:router_002|demo_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:system_console_master_limiter
216. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
217. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
218. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter
219. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
220. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter
221. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
222. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter
223. Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter
224. Parameter Settings for User Entity Instance: demo_qsys_rst_controller:rst_controller
225. Parameter Settings for User Entity Instance: demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller
226. Parameter Settings for User Entity Instance: demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
227. Parameter Settings for User Entity Instance: demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
228. Parameter Settings for User Entity Instance: demo_qsys_rst_controller_001:rst_controller_001
229. Parameter Settings for User Entity Instance: demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
230. Parameter Settings for User Entity Instance: demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
231. Parameter Settings for User Entity Instance: demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
232. Parameter Settings for Inferred Entity Instance: demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
233. altsyncram Parameter Settings by Entity Instance
234. Port Connectivity Checks: "demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
235. Port Connectivity Checks: "demo_qsys_rst_controller_001:rst_controller_001"
236. Port Connectivity Checks: "demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
237. Port Connectivity Checks: "demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller"
238. Port Connectivity Checks: "demo_qsys_rst_controller:rst_controller"
239. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter"
240. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"
241. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter"
242. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
243. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"
244. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
245. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router_001:router_001|demo_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode"
246. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router:router|demo_qsys_mm_interconnect_2_router_default_decode:the_default_decode"
247. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo"
248. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo"
249. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size"
250. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"
251. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:system_console_master_agent"
252. Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:system_console_master_translator"
253. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
254. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
255. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
256. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
257. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
258. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
259. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
260. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
261. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
262. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router_002:router_002|demo_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode"
263. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router:router|demo_qsys_mm_interconnect_1_router_default_decode:the_default_decode"
264. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo"
265. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo"
266. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent"
267. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
268. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
269. Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator"
270. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
271. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter"
272. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
273. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter"
274. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
275. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
276. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
277. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
278. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
279. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
280. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
281. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
282. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
283. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
284. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router_002:router_002|demo_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
285. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router:router|demo_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
286. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo"
287. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
288. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
289. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
290. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
291. Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
292. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
293. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_reset_controller:rst_controller"
294. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo"
295. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
296. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
297. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
298. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
299. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
300. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
301. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
302. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
303. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
304. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
305. Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
306. Port Connectivity Checks: "demo_qsys_system_console:system_console"
307. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
308. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
309. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
310. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
311. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
312. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
313. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
314. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
315. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
316. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
317. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
318. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
319. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
320. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
321. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
322. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
323. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
324. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
325. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
326. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
327. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
328. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
329. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
330. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
331. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
332. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
333. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
334. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
335. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
336. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
337. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
338. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
339. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
340. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
341. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
342. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
343. Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
344. Post-Synthesis Netlist Statistics for Top Partition
345. Post-Synthesis Netlist Statistics for Partition demo_qsys_hps_0_hps_io_border:border
346. Elapsed Time Per Partition
347. Analysis & Synthesis Messages
348. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 26 12:48:13 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Demostracao_Altera                          ;
; Top-level Entity Name           ; demo_qsys                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2020                                        ;
; Total pins                      ; 146                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 33,280                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6C6U23C8ES   ;                    ;
; Top-level entity name                                                           ; demo_qsys          ; Demostracao_Altera ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 3           ;
; Maximum allowed            ; 3           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                       ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; demo_qsys/synthesis/demo_qsys.vhd                                                               ; yes             ; User VHDL File                               ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd                                                               ; demo_qsys   ;
; demo_qsys/synthesis/demo_qsys_rst_controller.vhd                                                ; yes             ; User VHDL File                               ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller.vhd                                                ; demo_qsys   ;
; demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd                                            ; yes             ; User VHDL File                               ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd                                            ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_reset_controller.v                                        ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_reset_synchronizer.v                                      ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_irq_mapper.sv                                          ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v                                    ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v                                    ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                   ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                   ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_address_alignment.sv                               ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_address_alignment.sv                               ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv                           ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_demux.sv                         ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_mux.sv                           ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_demux.sv                         ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                 ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                 ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                 ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv                        ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv                            ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                    ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                    ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                    ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_master_translator.sv                               ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v                                    ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_mux.sv                           ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_demux.sv                         ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_mux.sv                           ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_demux.sv                         ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                   ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                   ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                              ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                              ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv                        ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv                            ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv                                   ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv                                   ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v                                    ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_mux.sv                           ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_demux.sv                         ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv                           ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_demux.sv                         ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv                        ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv                            ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_system_console.v                                       ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v                                       ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_system_console_p2b_adapter.sv                          ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_p2b_adapter.sv                          ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv                          ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv                          ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v                                ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v                                ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                              ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                              ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                              ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                              ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv                           ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v                                ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v                                ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v                                       ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v                                       ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_jtag_sld_node.v                                           ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_sld_node.v                                           ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_jtag_streaming.v                                          ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v                                          ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v                                  ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v                                  ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v                                 ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v                                 ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_ram.hex                                                ; yes             ; User Hexadecimal (Intel-Format) File         ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_ram.hex                                                ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_ram.v                                                  ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_ram.v                                                  ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_led_output.v                                           ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_led_output.v                                           ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_hps_0.v                                                ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0.v                                                ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v                                         ; demo_qsys   ;
; demo_qsys/synthesis/submodules/hps_sdram.v                                                      ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v                                                      ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                   ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                   ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                    ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                    ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv             ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv             ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                               ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                               ; demo_qsys   ;
; demo_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                    ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                    ; demo_qsys   ;
; demo_qsys/synthesis/submodules/hps_sdram_p0.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0.sv                                                  ; demo_qsys   ;
; demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                            ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                            ; demo_qsys   ;
; demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                  ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                  ; demo_qsys   ;
; demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                   ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                   ; demo_qsys   ;
; demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                           ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                           ; demo_qsys   ;
; demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                          ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                          ; demo_qsys   ;
; demo_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                              ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                              ; demo_qsys   ;
; demo_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                      ; yes             ; User Verilog HDL File                        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                      ; demo_qsys   ;
; demo_qsys/synthesis/submodules/hps_sdram_pll.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_pll.sv                                                 ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv                                 ; demo_qsys   ;
; demo_qsys/synthesis/submodules/demo_qsys_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_fpga_interfaces.sv                               ; demo_qsys   ;
; altddio_out.tdf                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                ;             ;
; aglobal160.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                 ;             ;
; stratix_ddio.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                               ;             ;
; cyclone_ddio.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                               ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;             ;
; stratix_lcell.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                              ;             ;
; db/ddio_out_uqe.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ddio_out_uqe.tdf                                                                             ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                     ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                     ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                   ;             ;
; db/altsyncram_a8i1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/altsyncram_a8i1.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                      ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld  ;
; db/ip/sld514e3c10/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;             ;
; db/altsyncram_g0n1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/altsyncram_g0n1.tdf                                                                          ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 1354          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1860          ;
;     -- 7 input functions                    ; 17            ;
;     -- 6 input functions                    ; 347           ;
;     -- 5 input functions                    ; 291           ;
;     -- 4 input functions                    ; 395           ;
;     -- <=3 input functions                  ; 810           ;
;                                             ;               ;
; Dedicated logic registers                   ; 1800          ;
;                                             ;               ;
; I/O pins                                    ; 146           ;
; I/O registers                               ; 220           ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 33280         ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Total DLLs                                  ; 1             ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1503          ;
; Total fan-out                               ; 17923         ;
; Average fan-out                             ; 3.70          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |demo_qsys                                                                                                                              ; 1860 (1)          ; 1800 (0)     ; 33280             ; 0          ; 146  ; 0            ; |demo_qsys                                                                                                                                                                                                                                                                                                                                            ; demo_qsys                                         ; demo_qsys    ;
;    |demo_qsys_hps_0:hps_0|                                                                                                              ; 1 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0                                                                                                                                                                                                                                                                                                                      ; demo_qsys_hps_0                                   ; demo_qsys    ;
;       |demo_qsys_hps_0_fpga_interfaces:fpga_interfaces|                                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                      ; demo_qsys_hps_0_fpga_interfaces                   ; demo_qsys    ;
;       |demo_qsys_hps_0_hps_io:hps_io|                                                                                                   ; 1 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                        ; demo_qsys_hps_0_hps_io                            ; demo_qsys    ;
;          |demo_qsys_hps_0_hps_io_border:border|                                                                                         ; 1 (1)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border                                                                                                                                                                                                                                                   ; demo_qsys_hps_0_hps_io_border                     ; demo_qsys    ;
;             |hps_sdram:hps_sdram_inst|                                                                                                  ; 0 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                          ; hps_sdram                                         ; demo_qsys    ;
;                |altera_mem_if_dll_cyclonev:dll|                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                           ; altera_mem_if_dll_cyclonev                        ; demo_qsys    ;
;                |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                     ; altera_mem_if_hard_memory_controller_top_cyclonev ; demo_qsys    ;
;                |altera_mem_if_oct_cyclonev:oct|                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                           ; altera_mem_if_oct_cyclonev                        ; demo_qsys    ;
;                |hps_sdram_p0:p0|                                                                                                        ; 0 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                          ; hps_sdram_p0                                      ; demo_qsys    ;
;                   |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                                ; 0 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                     ; hps_sdram_p0_acv_hard_memphy                      ; demo_qsys    ;
;                      |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                           ; 0 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                              ; hps_sdram_p0_acv_hard_io_pads                     ; demo_qsys    ;
;                         |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                           ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; demo_qsys    ;
;                            |altddio_out:clock_gen[0].umem_ck_pad|                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                      ; altddio_out                                       ; work         ;
;                               |ddio_out_uqe:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated          ; ddio_out_uqe                                      ; work         ;
;                            |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                            |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator             ; hps_sdram_p0_clock_pair_generator                 ; demo_qsys    ;
;                            |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                    ; hps_sdram_p0_generic_ddio                         ; demo_qsys    ;
;                            |hps_sdram_p0_generic_ddio:ubank_pad|                                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                       ; hps_sdram_p0_generic_ddio                         ; demo_qsys    ;
;                            |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                        ; hps_sdram_p0_generic_ddio                         ; demo_qsys    ;
;                            |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                    ; hps_sdram_p0_generic_ddio                         ; demo_qsys    ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                               ; hps_sdram_p0_altdqdqs                             ; demo_qsys    ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; demo_qsys    ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                               ; hps_sdram_p0_altdqdqs                             ; demo_qsys    ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; demo_qsys    ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                               ; hps_sdram_p0_altdqdqs                             ; demo_qsys    ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; demo_qsys    ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                               ; hps_sdram_p0_altdqdqs                             ; demo_qsys    ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; demo_qsys    ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|                                                                ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs                                                                               ; hps_sdram_p0_altdqdqs                             ; demo_qsys    ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; demo_qsys    ;
;                      |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                     ; hps_sdram_p0_acv_ldc                              ; demo_qsys    ;
;                |hps_sdram_pll:pll|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                        ; hps_sdram_pll                                     ; demo_qsys    ;
;    |demo_qsys_led_output:led_output|                                                                                                    ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_led_output:led_output                                                                                                                                                                                                                                                                                                            ; demo_qsys_led_output                              ; demo_qsys    ;
;    |demo_qsys_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 638 (0)           ; 343 (0)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                              ; demo_qsys_mm_interconnect_0                       ; demo_qsys    ;
;       |altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|                                                                                   ; 37 (37)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; demo_qsys    ;
;       |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                     ; 39 (39)           ; 68 (68)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; demo_qsys    ;
;       |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                          ; 97 (56)           ; 18 (6)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                       ; altera_merlin_axi_master_ni                       ; demo_qsys    ;
;          |altera_merlin_address_alignment:align_address_to_size|                                                                        ; 41 (41)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                 ; altera_merlin_address_alignment                   ; demo_qsys    ;
;       |altera_merlin_burst_adapter:ram_s1_burst_adapter|                                                                                ; 109 (0)           ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter                                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                       ; demo_qsys    ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                              ; 109 (106)         ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                             ; altera_merlin_burst_adapter_13_1                  ; demo_qsys    ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                       ; altera_merlin_address_alignment                   ; demo_qsys    ;
;       |altera_merlin_slave_agent:ram_s1_agent|                                                                                          ; 42 (9)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; demo_qsys    ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 33 (33)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; demo_qsys    ;
;       |altera_merlin_slave_translator:ram_s1_translator|                                                                                ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; demo_qsys    ;
;       |altera_merlin_width_adapter:ram_s1_cmd_width_adapter|                                                                            ; 98 (98)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; demo_qsys    ;
;       |altera_merlin_width_adapter:ram_s1_rsp_width_adapter|                                                                            ; 106 (106)         ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; demo_qsys    ;
;       |demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                     ; 106 (101)         ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                  ; demo_qsys_mm_interconnect_0_cmd_mux               ; demo_qsys    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; demo_qsys    ;
;       |demo_qsys_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                              ; demo_qsys_mm_interconnect_0_rsp_demux             ; demo_qsys    ;
;    |demo_qsys_mm_interconnect_1:mm_interconnect_1|                                                                                      ; 245 (0)           ; 144 (0)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                              ; demo_qsys_mm_interconnect_1                       ; demo_qsys    ;
;       |altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|                                                                            ; 14 (14)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; demo_qsys    ;
;       |altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|                                                                              ; 28 (28)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; demo_qsys    ;
;       |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                       ; 52 (35)           ; 10 (6)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                    ; altera_merlin_axi_master_ni                       ; demo_qsys    ;
;          |altera_merlin_address_alignment:align_address_to_size|                                                                        ; 17 (17)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                              ; altera_merlin_address_alignment                   ; demo_qsys    ;
;       |altera_merlin_burst_adapter:led_output_s1_burst_adapter|                                                                         ; 64 (0)            ; 61 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; demo_qsys    ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                              ; 64 (63)           ; 61 (61)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; demo_qsys    ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                ; altera_merlin_address_alignment                   ; demo_qsys    ;
;       |altera_merlin_slave_agent:led_output_s1_agent|                                                                                   ; 26 (7)            ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; demo_qsys    ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 19 (19)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; demo_qsys    ;
;       |altera_merlin_slave_translator:led_output_s1_translator|                                                                         ; 5 (5)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; demo_qsys    ;
;       |demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                     ; 54 (49)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                  ; demo_qsys_mm_interconnect_1_cmd_mux               ; demo_qsys    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; demo_qsys    ;
;       |demo_qsys_mm_interconnect_1_rsp_demux:rsp_demux|                                                                                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                              ; demo_qsys_mm_interconnect_1_rsp_demux             ; demo_qsys    ;
;    |demo_qsys_mm_interconnect_2:mm_interconnect_2|                                                                                      ; 308 (0)           ; 699 (0)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                              ; demo_qsys_mm_interconnect_2                       ; demo_qsys    ;
;       |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                            ; 140 (8)           ; 690 (2)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                         ; altera_merlin_axi_slave_ni                        ; demo_qsys    ;
;          |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                          ; 35 (35)           ; 88 (88)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; demo_qsys    ;
;          |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                         ; 97 (97)           ; 600 (600)    ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; demo_qsys    ;
;       |altera_merlin_master_agent:system_console_master_agent|                                                                          ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:system_console_master_agent                                                                                                                                                                                                                                       ; altera_merlin_master_agent                        ; demo_qsys    ;
;       |altera_merlin_traffic_limiter:system_console_master_limiter|                                                                     ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:system_console_master_limiter                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                     ; demo_qsys    ;
;       |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|                                                            ; 72 (72)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; demo_qsys    ;
;       |demo_qsys_mm_interconnect_2_cmd_demux:cmd_demux|                                                                                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                              ; demo_qsys_mm_interconnect_2_cmd_demux             ; demo_qsys    ;
;       |demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                     ; 72 (72)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                  ; demo_qsys_mm_interconnect_2_rsp_mux               ; demo_qsys    ;
;    |demo_qsys_ram:ram|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_ram:ram                                                                                                                                                                                                                                                                                                                          ; demo_qsys_ram                                     ; demo_qsys    ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                ; altsyncram                                        ; work         ;
;          |altsyncram_a8i1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_ram:ram|altsyncram:the_altsyncram|altsyncram_a8i1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_a8i1                                   ; work         ;
;    |demo_qsys_rst_controller:rst_controller|                                                                                            ; 6 (0)             ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                    ; demo_qsys_rst_controller                          ; demo_qsys    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                             ; altera_reset_controller                           ; demo_qsys    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; demo_qsys    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                  ; altera_reset_synchronizer                         ; demo_qsys    ;
;    |demo_qsys_rst_controller_001:rst_controller_001|                                                                                    ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                            ; demo_qsys_rst_controller_001                      ; demo_qsys    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; demo_qsys    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; demo_qsys    ;
;    |demo_qsys_system_console:system_console|                                                                                            ; 562 (0)           ; 469 (0)      ; 512               ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console                                                                                                                                                                                                                                                                                                    ; demo_qsys_system_console                          ; demo_qsys    ;
;       |altera_avalon_packets_to_master:transacto|                                                                                       ; 218 (0)           ; 152 (0)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                          ; altera_avalon_packets_to_master                   ; demo_qsys    ;
;          |packets_to_master:p2m|                                                                                                        ; 218 (218)         ; 152 (152)    ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                    ; packets_to_master                                 ; demo_qsys    ;
;       |altera_avalon_sc_fifo:fifo|                                                                                                      ; 26 (26)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; demo_qsys    ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                    ; altsyncram                                        ; work         ;
;             |altsyncram_g0n1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                     ; altsyncram_g0n1                                   ; work         ;
;       |altera_avalon_st_bytes_to_packets:b2p|                                                                                           ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                              ; altera_avalon_st_bytes_to_packets                 ; demo_qsys    ;
;       |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                ; 280 (0)           ; 263 (0)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                   ; altera_avalon_st_jtag_interface                   ; demo_qsys    ;
;          |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                            ; 277 (0)           ; 263 (0)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                 ; altera_jtag_dc_streaming                          ; demo_qsys    ;
;             |altera_avalon_st_clock_crosser:sink_crosser|                                                                               ; 9 (4)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                     ; altera_avalon_st_clock_crosser                    ; demo_qsys    ;
;                |altera_avalon_st_pipeline_base:output_stage|                                                                            ; 5 (5)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                         ; altera_avalon_st_pipeline_base                    ; demo_qsys    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                ; altera_std_synchronizer_nocut                     ; demo_qsys    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                ; altera_std_synchronizer_nocut                     ; demo_qsys    ;
;             |altera_jtag_src_crosser:source_crosser|                                                                                    ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                          ; altera_jtag_src_crosser                           ; demo_qsys    ;
;                |altera_jtag_control_signal_crosser:crosser|                                                                             ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                               ; altera_jtag_control_signal_crosser                ; demo_qsys    ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                          ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_streaming:jtag_streaming|                                                                                      ; 267 (261)         ; 186 (167)    ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                            ; altera_jtag_streaming                             ; demo_qsys    ;
;                |altera_avalon_st_idle_inserter:idle_inserter|                                                                           ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                               ; altera_avalon_st_idle_inserter                    ; demo_qsys    ;
;                |altera_avalon_st_idle_remover:idle_remover|                                                                             ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                 ; altera_avalon_st_idle_remover                     ; demo_qsys    ;
;                |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                               ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                   ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:clock_sensor_synchronizer|                                                                      ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                              ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                  ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                       ; altera_std_synchronizer                           ; work         ;
;             |altera_std_synchronizer:synchronizer|                                                                                      ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                            ; altera_std_synchronizer                           ; work         ;
;          |altera_jtag_sld_node:node|                                                                                                    ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                         ; altera_jtag_sld_node                              ; demo_qsys    ;
;             |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                         ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                       ; sld_virtual_jtag_basic                            ; work         ;
;       |altera_avalon_st_packets_to_bytes:p2b|                                                                                           ; 26 (26)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                              ; altera_avalon_st_packets_to_bytes                 ; demo_qsys    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                             ; altera_reset_controller                           ; demo_qsys    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                  ; altera_reset_synchronizer                         ; demo_qsys    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)            ; 77 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)            ; 77 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)            ; 77 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)            ; 77 (5)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)            ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (57)           ; 72 (44)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; demo_qsys_ram:ram|altsyncram:the_altsyncram|altsyncram_a8i1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; demo_qsys_ram.hex ;
; demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None              ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                              ; 16.0    ; N/A          ; N/A          ; |demo_qsys                                                                                                                                                                                                                                                                     ; demo_qsys.qsys  ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |demo_qsys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_hps                        ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_hps_0:hps_0                                                                                                                                                                                                                                               ; demo_qsys.qsys  ;
; Altera ; altera_hps_io                     ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io                                                                                                                                                                                                                 ; demo_qsys.qsys  ;
; Altera ; altera_irq_mapper                 ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_irq_mapper:irq_mapper                                                                                                                                                                                                                                     ; demo_qsys.qsys  ;
; Altera ; altera_irq_mapper                 ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_irq_mapper:irq_mapper_001                                                                                                                                                                                                                                 ; demo_qsys.qsys  ;
; Altera ; altera_avalon_pio                 ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_led_output:led_output                                                                                                                                                                                                                                     ; demo_qsys.qsys  ;
; Altera ; altera_mm_interconnect            ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_avalon_st_adapter          ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; error_adapter                     ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                         ; demo_qsys.qsys  ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                   ; demo_qsys.qsys  ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                           ; demo_qsys.qsys  ;
; Altera ; altera_merlin_axi_master_ni       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                ; demo_qsys.qsys  ;
; Altera ; altera_merlin_slave_agent         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                                ; demo_qsys.qsys  ;
; Altera ; altera_avalon_sc_fifo             ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo                                                                                                                                                                         ; demo_qsys.qsys  ;
; Altera ; altera_avalon_sc_fifo             ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                           ; demo_qsys.qsys  ;
; Altera ; altera_merlin_burst_adapter       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter                                                                                                                                                                      ; demo_qsys.qsys  ;
; Altera ; altera_merlin_width_adapter       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter                                                                                                                                                                  ; demo_qsys.qsys  ;
; Altera ; altera_merlin_width_adapter       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter                                                                                                                                                                  ; demo_qsys.qsys  ;
; Altera ; altera_merlin_slave_translator    ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                      ; demo_qsys.qsys  ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router:router                                                                                                                                                                             ; demo_qsys.qsys  ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router:router_001                                                                                                                                                                         ; demo_qsys.qsys  ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router_002:router_002                                                                                                                                                                     ; demo_qsys.qsys  ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                           ; demo_qsys.qsys  ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_mm_interconnect            ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_avalon_st_adapter          ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; error_adapter                     ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                         ; demo_qsys.qsys  ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                   ; demo_qsys.qsys  ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                           ; demo_qsys.qsys  ;
; Altera ; altera_merlin_axi_master_ni       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                             ; demo_qsys.qsys  ;
; Altera ; altera_merlin_slave_agent         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent                                                                                                                                                                         ; demo_qsys.qsys  ;
; Altera ; altera_avalon_sc_fifo             ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo                                                                                                                                                                  ; demo_qsys.qsys  ;
; Altera ; altera_avalon_sc_fifo             ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo                                                                                                                                                                    ; demo_qsys.qsys  ;
; Altera ; altera_merlin_burst_adapter       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter                                                                                                                                                               ; demo_qsys.qsys  ;
; Altera ; altera_merlin_slave_translator    ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator                                                                                                                                                               ; demo_qsys.qsys  ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router:router                                                                                                                                                                             ; demo_qsys.qsys  ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router:router_001                                                                                                                                                                         ; demo_qsys.qsys  ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router_002:router_002                                                                                                                                                                     ; demo_qsys.qsys  ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                           ; demo_qsys.qsys  ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_mm_interconnect            ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                           ; demo_qsys.qsys  ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_merlin_axi_slave_ni        ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                  ; demo_qsys.qsys  ;
; Altera ; altera_avalon_sc_fifo             ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                              ; demo_qsys.qsys  ;
; Altera ; altera_avalon_sc_fifo             ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                             ; demo_qsys.qsys  ;
; Altera ; altera_merlin_width_adapter       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter                                                                                                                                                  ; demo_qsys.qsys  ;
; Altera ; altera_merlin_width_adapter       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter                                                                                                                                                  ; demo_qsys.qsys  ;
; Altera ; altera_merlin_width_adapter       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                  ; demo_qsys.qsys  ;
; Altera ; altera_merlin_width_adapter       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter                                                                                                                                                  ; demo_qsys.qsys  ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router:router                                                                                                                                                                             ; demo_qsys.qsys  ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router_001:router_001                                                                                                                                                                     ; demo_qsys.qsys  ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router_001:router_002                                                                                                                                                                     ; demo_qsys.qsys  ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                                                                                   ; demo_qsys.qsys  ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                           ; demo_qsys.qsys  ;
; Altera ; altera_merlin_master_agent        ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:system_console_master_agent                                                                                                                                                                ; demo_qsys.qsys  ;
; Altera ; altera_merlin_traffic_limiter     ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:system_console_master_limiter                                                                                                                                                           ; demo_qsys.qsys  ;
; Altera ; altera_merlin_master_translator   ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:system_console_master_translator                                                                                                                                                      ; demo_qsys.qsys  ;
; Altera ; altera_avalon_onchip_memory2      ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_ram:ram                                                                                                                                                                                                                                                   ; demo_qsys.qsys  ;
; Altera ; altera_reset_controller           ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                      ; demo_qsys.qsys  ;
; Altera ; altera_reset_controller           ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                          ; demo_qsys.qsys  ;
; Altera ; altera_jtag_avalon_master         ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_system_console:system_console                                                                                                                                                                                                                             ; demo_qsys.qsys  ;
; Altera ; altera_avalon_st_bytes_to_packets ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; channel_adapter                   ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_system_console:system_console|demo_qsys_system_console_b2p_adapter:b2p_adapter                                                                                                                                                                            ; demo_qsys.qsys  ;
; Altera ; altera_avalon_sc_fifo             ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                  ; demo_qsys.qsys  ;
; Altera ; altera_jtag_dc_streaming          ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                            ; demo_qsys.qsys  ;
; Altera ; altera_avalon_st_packets_to_bytes ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                       ; demo_qsys.qsys  ;
; Altera ; channel_adapter                   ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_system_console:system_console|demo_qsys_system_console_p2b_adapter:p2b_adapter                                                                                                                                                                            ; demo_qsys.qsys  ;
; Altera ; altera_reset_controller           ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_system_console:system_console|altera_reset_controller:rst_controller                                                                                                                                                                                      ; demo_qsys.qsys  ;
; Altera ; timing_adapter                    ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_system_console:system_console|demo_qsys_system_console_timing_adt:timing_adt                                                                                                                                                                              ; demo_qsys.qsys  ;
; Altera ; altera_avalon_packets_to_master   ; 16.0    ; N/A          ; N/A          ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto                                                                                                                                                                                   ; demo_qsys.qsys  ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                  ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                  ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                  ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                         ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                       ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                          ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                          ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                          ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                      ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                          ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                          ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                          ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                          ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                              ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                              ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                      ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_use_reg                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_use_reg                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][139]                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][139]                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][139]                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][139]                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][139]                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][139]                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][139]                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][139]                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][139]                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][139]                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][139]                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][139]                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][139]                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][139]                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator|av_readdata_pre[4..31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_use_reg                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,97]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:system_console_master_limiter|last_dest_id[0]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_endofpacket                                                                               ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[0..31]                                                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[0..7]                                                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_cmpr_read                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[34,59..63,67,70..76]                                                           ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_out_lock_field                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[0,1]                                                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_endofpacket                                                                               ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[0..31]                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[0..31]                                                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[0..7]                                                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_cmpr_read                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[33,34,59..63,67,70..76]                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_out_lock_field                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[0,1]                                                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][139]                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][139]                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                               ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_address_field[2]                                                                                          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..7]                                                                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[63..74]                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                     ; Merged with demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                     ; Merged with demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                     ; Merged with demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                     ; Merged with demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                     ; Merged with demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                     ; Merged with demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                     ; Merged with demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][113]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][154]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][112]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][111]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][104]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][115]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][116]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][110]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][114]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                               ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][5]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][31]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][6]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][7]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][19]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][19]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][19]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                          ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                       ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]                   ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                       ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]                   ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                       ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                   ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                      ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                   ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                   ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                   ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|mem[1][32]                                                                                                              ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|mem[1][33]                                                                                                           ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][69]                                                                                                             ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                     ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator|waitrequest_reset_override                                                                                    ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                        ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:system_console_master_agent|hold_waitrequest                                                                                               ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                        ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                             ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|mem[0][33]                                                                                                              ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|mem[0][32]                                                                                                           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|response_status_reg[1]                                                                                           ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|response_status_reg[0]                                                                                        ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                     ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                      ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                      ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                      ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                      ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                      ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                      ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                      ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                      ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]           ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][110]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][111]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][112]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][114]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][115]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][116]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][117]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][154]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][113]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][110]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][111]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][112]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][114]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][115]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][116]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][117]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][154]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][113]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][110]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][111]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][112]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][114]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][115]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][116]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][117]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][154]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][113]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][110]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][111]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][112]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][114]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][115]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][116]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][117]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][154]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][113]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][110]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][111]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][112]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][114]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][115]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][116]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][117]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][154]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][113]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][110]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][111]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][112]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][114]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][115]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][116]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][117]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][154]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][113]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][110]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][111]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][112]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][114]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][115]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][116]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][117]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][154]                                                                  ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][113]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0,1]                      ; Merged with demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]                     ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]           ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]        ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                ; Merged with demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][73]                                                                                                             ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][105]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|mem[1][33]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][97]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][105]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|mem[0][32]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][97]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][105]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][105]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][105]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][105]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][105]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][105]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2..8]                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                   ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|response_status_reg[0]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6       ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7       ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][47]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]          ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                     ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]           ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]           ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]           ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]           ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                      ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12..29]                                    ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|address_reg[12..29]                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12..29]             ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][63]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][62]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][47]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12..29]         ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3..7]              ; Lost fanout                                                                                                                                                                                                                  ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][90]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][90]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Total Number of Removed Registers = 815                                                                                                                                                                             ;                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_use_reg                                                                                  ; Stuck at GND                   ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][139],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][139],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][139],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][139],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][139],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][139],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_endofpacket,                                                                            ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[31],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[30],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[29],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[28],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[27],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[26],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[25],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[24],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[23],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[22],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[21],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[20],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[19],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[18],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[17],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[16],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[15],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[14],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[13],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[12],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[11],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[10],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[9],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[8],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[7],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[6],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[5],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[4],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[3],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[2],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[1],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[0],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[3],                                                                        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[2],                                                                        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[1],                                                                        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[0],                                                                        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[31],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[30],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[29],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[28],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[27],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[26],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[25],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[24],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[23],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[22],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[21],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[20],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[19],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[18],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[17],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[16],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[15],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[14],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[13],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[12],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[11],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[10],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[9],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[8],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[7],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[6],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[5],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[4],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[3],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[2],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[1],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[0],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[7],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[4],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_cmpr_read,                                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[76],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[75],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[74],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[73],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[72],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[71],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[70],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[67],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[63],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[62],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[61],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[60],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[59],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[34],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[33],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[2],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[1],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[0],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_out_lock_field,                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[1],                                                                    ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[0],                                                                    ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][139],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][105],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][105],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][105],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][105],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][105],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][105],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][105],                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][105]                                                               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_use_reg                                                                                  ; Stuck at GND                   ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][139],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][139],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][139],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][139],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][139],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][139],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_endofpacket,                                                                            ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[3],                                                                        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[2],                                                                        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[1],                                                                        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[0],                                                                        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[31],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[30],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[29],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[28],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[27],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[26],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[25],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[24],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[23],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[22],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[21],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[20],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[19],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[18],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[17],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[16],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[15],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[14],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[13],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[12],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[11],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[10],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[9],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[8],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[7],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[6],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[5],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[4],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[3],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[2],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[1],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[0],                                                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[7],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[4],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[0],                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_cmpr_read,                                                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[76],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[75],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[74],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[73],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[72],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[71],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[70],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[67],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[63],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[62],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[61],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[60],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[59],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[34],                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[2],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[1],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[0],                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_out_lock_field,                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[1],                                                                    ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[0],                                                                    ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][139]                                                                ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_use_reg                                                                                                  ; Stuck at GND                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                            ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[31],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[29],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[28],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[27],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[26],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[25],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[24],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[23],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[22],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[21],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[20],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[19],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[18],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[17],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[16],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[14],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[13],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[7],                                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[74],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[73],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[72],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[71],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[70],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[69],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[68],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[67],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[66],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[65],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[64],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_last_field[63],                                                                                         ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_response_status_field[1],                                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|p0_reg_response_status_field[0],                                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|mem[0][32],                                                                                                           ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][97],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|response_status_reg[0],                                                                                        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][73],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][72],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                              ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90],                   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][90],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][90]                                                                                                              ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts                   ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5],                                   ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                    ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                   ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                     ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                      ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                             ; Stuck at GND                   ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104],                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104],                                                               ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                 ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][65],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][87],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][65],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][87],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],          ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[7]               ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Stuck at GND                   ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                ;
;                                                                                                                                                                                                                ; due to stuck port clock_enable ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Stuck at GND                   ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                ;
;                                                                                                                                                                                                                ; due to stuck port clock_enable ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                          ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][41],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][85],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][41],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][85],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]               ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                          ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][42],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][86],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][42],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][86],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]               ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                         ; Stuck at GND                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                ;
;                                                                                                                                                                                                                ; due to stuck port clock_enable ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                          ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][39],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][83],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][39],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][83],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]               ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                          ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][40],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][84],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][40],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][84],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]               ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator|av_readdata_pre[31]                                                                                      ; Stuck at GND                   ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                       ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                  ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                          ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][50],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][50],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]           ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND                   ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][63]                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][49],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][49],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][48],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][48],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]             ; Stuck at GND                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],        ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],        ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]         ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][64],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][64],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][63],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][63],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][62],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][62],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][61],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][61],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][60],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][60],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][59],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][58],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][58],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][57],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][57],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][56],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][55],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][55],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][54],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][54],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][53],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][52],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]           ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][51],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][51],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]           ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; Stuck at GND                   ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][86],                                                                                                      ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][86]                                                                                                       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][47],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][47]                                                                                                              ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                         ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][46],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][46]                                                                                                              ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                          ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][45],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][45]                                                                                                              ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                          ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][44],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][44]                                                                                                              ;
; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                             ; Stuck at GND                   ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[5],                     ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ; demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                      ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                          ; Lost Fanouts                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][43],                                                                                                             ;
;                                                                                                                                                                                                                ;                                ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][43]                                                                                                              ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND                   ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo|mem[0][10]                                                                                                     ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]                 ; Stuck at GND                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][97]                                                                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                ; Stuck at VCC                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                          ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]    ; Stuck at GND                   ; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]        ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND                   ; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg        ; Stuck at GND                   ; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1800  ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 600   ;
; Number of registers using Asynchronous Clear ; 1514  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1371  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                                                                                                                       ; 15      ;
; demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                   ; 718     ;
; demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; 242     ;
; demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                 ; 2       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                              ; 21      ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                 ; 48      ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                              ; 1       ;
; demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                    ; 1       ;
; demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                ; 1       ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                              ; 2       ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                           ; 1       ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                           ; 4       ;
; demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                    ; 1       ;
; demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                ; 1       ;
; demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                        ; 2       ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                              ; 1       ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; 1       ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; 1       ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; 1       ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                ; 1       ;
; demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                ; 1       ;
; demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                             ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; Register Name                                                                                 ; Megafunction                                                                 ; Type ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator|wait_latency_counter[0]                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |demo_qsys|demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                  ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                      ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|out_data[75]                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[9]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|out_data[36]                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|ShiftRight0                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector3                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector11                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector5                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |demo_qsys|demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector11                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |demo_qsys|demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                  ;
+---------------------------------------+-----------------------+------+-------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                   ;
; IP_TOOL_VERSION                       ; 16.0                  ; -    ; -                                                                                   ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                   ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                   ;
+---------------------------------------+-----------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                     ;
+---------------------------------------+----------------------------------+------+------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                      ;
; IP_TOOL_VERSION                       ; 16.0                             ; -    ; -                                                                      ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                      ;
+---------------------------------------+----------------------------------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                      ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                   ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                    ;
; IP_TOOL_VERSION                       ; 16.0              ; -    ; -                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                    ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                   ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                    ;
; IP_TOOL_VERSION                       ; 16.0              ; -    ; -                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                    ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_ram:ram|altsyncram:the_altsyncram|altsyncram_a8i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                      ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                     ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                             ;
+-------------------+-------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                            ;
; S2F_Width      ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                    ;
+----------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                  ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                  ;
; GENERIC_PLL                ; true      ; String                                                                                                                                  ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                  ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                          ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                  ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                  ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                  ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                  ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                  ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                  ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                  ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                  ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                  ;
+----------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                 ;
+--------------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                               ;
; IS_HHP_HPS                           ; true             ; String                                                                                                               ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                       ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                       ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                       ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                       ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                       ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                       ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                       ;
; MEM_IF_DM_WIDTH                      ; 5                ; Signed Integer                                                                                                       ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                       ;
; MEM_IF_DQ_WIDTH                      ; 40               ; Signed Integer                                                                                                       ;
; MEM_IF_DQS_WIDTH                     ; 5                ; Signed Integer                                                                                                       ;
; MEM_IF_READ_DQS_WIDTH                ; 5                ; Signed Integer                                                                                                       ;
; MEM_IF_WRITE_DQS_WIDTH               ; 5                ; Signed Integer                                                                                                       ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                       ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                       ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                       ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                       ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                       ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                       ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                       ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                       ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                       ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                       ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                               ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                               ;
; TB_RATE                              ; FULL             ; String                                                                                                               ;
; TB_MEM_DQ_WIDTH                      ; 40               ; String                                                                                                               ;
; TB_MEM_DQS_WIDTH                     ; 5                ; String                                                                                                               ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                               ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                               ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                               ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                               ;
+--------------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                           ;
+---------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                         ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                         ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                 ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                 ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                 ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                 ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                 ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                 ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                 ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                 ;
; MEM_DQS_WIDTH                   ; 5                ; Signed Integer                                                                                                                                                 ;
; MEM_DM_WIDTH                    ; 5                ; Signed Integer                                                                                                                                                 ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                 ;
; MEM_DQ_WIDTH                    ; 40               ; Signed Integer                                                                                                                                                 ;
; MEM_READ_DQS_WIDTH              ; 5                ; Signed Integer                                                                                                                                                 ;
; MEM_WRITE_DQS_WIDTH             ; 5                ; Signed Integer                                                                                                                                                 ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                 ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                 ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                 ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                 ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                         ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                         ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                         ;
; TB_MEM_DQ_WIDTH                 ; 40               ; String                                                                                                                                                         ;
; TB_MEM_DQS_WIDTH                ; 5                ; String                                                                                                                                                         ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                         ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                 ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                         ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                 ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                         ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                         ;
+---------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                         ;
+---------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                       ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                               ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                               ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                               ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                               ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                               ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                               ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                               ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                               ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                               ;
; MEM_DQS_WIDTH                   ; 5         ; Signed Integer                                                                                                                                                                                               ;
; MEM_DM_WIDTH                    ; 5         ; Signed Integer                                                                                                                                                                                               ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                               ;
; MEM_DQ_WIDTH                    ; 40        ; Signed Integer                                                                                                                                                                                               ;
; MEM_READ_DQS_WIDTH              ; 5         ; Signed Integer                                                                                                                                                                                               ;
; MEM_WRITE_DQS_WIDTH             ; 5         ; Signed Integer                                                                                                                                                                                               ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                               ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                               ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                       ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                       ;
+---------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                      ;
+-----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                            ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                            ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                            ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                            ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                            ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                            ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                            ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                    ;
+-----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                   ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                   ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                   ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                   ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                   ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                   ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                   ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                   ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                   ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                   ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                   ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                         ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                         ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                         ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                         ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                         ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                         ;
; MEM_IF_DQS_WIDTH   ; 5     ; Signed Integer                                                                                                                                                         ;
; MEM_IF_DQ_WIDTH    ; 40    ; Signed Integer                                                                                                                                                         ;
; MEM_IF_DM_WIDTH    ; 5     ; Signed Integer                                                                                                                                                         ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                   ;
+-----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                         ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                         ;
; AVL_DATA_WIDTH                          ; 80                                                               ; Signed Integer                                                                                         ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                         ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                         ;
; MEM_IF_DQS_WIDTH                        ; 5                                                                ; Signed Integer                                                                                         ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                         ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                         ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                         ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                         ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                         ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                         ;
; AFI_DM_WIDTH                            ; 10                                                               ; Signed Integer                                                                                         ;
; AFI_DQ_WIDTH                            ; 80                                                               ; Signed Integer                                                                                         ;
; AFI_WRITE_DQS_WIDTH                     ; 5                                                                ; Signed Integer                                                                                         ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                         ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                         ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                         ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                         ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                         ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                         ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                         ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                         ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                         ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                         ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                         ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                         ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                 ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_40                                                        ; String                                                                                                 ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                 ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                 ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                 ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                 ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                 ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                 ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                 ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                 ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                 ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                 ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                 ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                 ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                 ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                 ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                 ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                 ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                 ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                 ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                 ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                 ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                 ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                 ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                 ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                 ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                 ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                 ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                 ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                 ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                 ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                 ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                 ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                 ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                 ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                 ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                 ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                 ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                 ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                 ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                 ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                 ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                 ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                 ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                 ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                 ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                 ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_5                                                      ; String                                                                                                 ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_40                                                 ; String                                                                                                 ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                 ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                 ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                 ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                 ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                 ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                                                                                 ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                 ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                 ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                 ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                 ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                 ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                 ;
; ENUM_MEM_IF_TRRD                        ; TRRD_4                                                           ; String                                                                                                 ;
; ENUM_MEM_IF_TRTP                        ; TRTP_4                                                           ; String                                                                                                 ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                 ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                 ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                 ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                 ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                 ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                 ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                 ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                 ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                 ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                 ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                 ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                 ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                 ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                 ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                 ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                 ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                 ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                 ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                 ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                 ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                 ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                 ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                 ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                 ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                 ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                 ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                 ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                 ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                 ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                 ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                 ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                 ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                 ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                 ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                 ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                 ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                 ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                 ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                 ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                 ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                 ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                 ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                 ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                 ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                 ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                 ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                 ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                 ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                 ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                 ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                 ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                 ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                 ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                 ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                 ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                 ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                 ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                         ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                         ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                         ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                         ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                         ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                         ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                         ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                         ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                         ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                        ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                        ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                        ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                        ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                         ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                               ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                   ;
+----------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                         ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                 ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                         ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                 ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                         ;
+----------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_ram:ram ;
+----------------+-------------------+---------------------------+
; Parameter Name ; Value             ; Type                      ;
+----------------+-------------------+---------------------------+
; INIT_FILE      ; demo_qsys_ram.hex ; String                    ;
+----------------+-------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_ram:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; demo_qsys_ram.hex    ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 1024                 ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_a8i1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                              ;
; PLI_PORT       ; 50000 ; Signed Integer                                              ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                         ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                         ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                         ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                         ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                         ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                         ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                           ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                 ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                 ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                 ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                 ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                         ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                 ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                 ;
; sld_sim_action          ;                        ; String                                                                                                                                                                         ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                 ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                         ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                         ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                           ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                           ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                           ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                       ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                        ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                    ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                    ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                    ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                    ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                    ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                    ;
; ENCODING       ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                    ;
; ENCODING       ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                           ;
+-----------------------+-------+------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                 ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                 ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                 ;
; FAST_VER              ; 0     ; Signed Integer                                                                                 ;
+-----------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                 ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                       ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                ;
; RDATA_WIDTH               ; 64    ; Signed Integer                                                                                                ;
; WDATA_WIDTH               ; 64    ; Signed Integer                                                                                                ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                ;
; AXI_VERSION               ; AXI3  ; String                                                                                                        ;
; PKT_THREAD_ID_H           ; 146   ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_L           ; 135   ; Signed Integer                                                                                                ;
; PKT_QOS_H                 ; 132   ; Signed Integer                                                                                                ;
; PKT_QOS_L                 ; 132   ; Signed Integer                                                                                                ;
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                ;
; PKT_CACHE_H               ; 153   ; Signed Integer                                                                                                ;
; PKT_CACHE_L               ; 150   ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 129   ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 129   ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 130   ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 130   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 149   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 147   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 154   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 155   ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 116   ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 107   ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 106   ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 103   ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 104   ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 105   ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 133   ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 133   ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 134   ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 134   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 158   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 156   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 159   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                              ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                              ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                              ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                              ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                              ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                              ;
; IN_DATA_W         ; 42    ; Signed Integer                                                                                                                                                              ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 113   ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 111   ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 124   ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 124   ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router:router|demo_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router:router_001|demo_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router_002:router_002|demo_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                          ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                          ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                          ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                          ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                          ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                          ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                        ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                        ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                          ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 79    ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 80    ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 118   ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 119   ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 120   ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 122   ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                          ;
; IN_ST_DATA_W                  ; 123   ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_H                ; 101   ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 154   ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 155   ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 107   ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 156   ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 158   ; Signed Integer                                                                                          ;
; OUT_ST_DATA_W                 ; 159   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                          ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                          ;
; IN_PKT_ADDR_H                 ; 101   ; Signed Integer                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                          ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 102   ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 108   ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 115   ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 116   ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 123   ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 124   ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 126   ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 154   ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 155   ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 107   ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 127   ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 128   ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 156   ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 158   ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 104   ; Signed Integer                                                                                          ;
; IN_ST_DATA_W                  ; 159   ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                          ;
; OUT_ST_DATA_W                 ; 123   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                          ;
; PACKING                       ; 0     ; Signed Integer                                                                                          ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                      ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                      ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                      ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                      ;
; IN_DATA_W         ; 42    ; Signed Integer                                                                                                                                                                      ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                   ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                   ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                   ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                   ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                   ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                   ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                   ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                   ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                   ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                   ;
; AXI_VERSION               ; AXI3  ; String                                                                                                           ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                   ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                 ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                 ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router:router|demo_qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router:router_001|demo_qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router_002:router_002|demo_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:system_console_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:system_console_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 102   ; Signed Integer                                                                                                ;
; PKT_QOS_L                 ; 102   ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 100   ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 100   ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 99    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 95    ; Signed Integer                                                                                                ;
; PKT_CACHE_H               ; 112   ; Signed Integer                                                                                                ;
; PKT_CACHE_L               ; 109   ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_H           ; 105   ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                ;
; PKT_BEGIN_BURST           ; 101   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 103   ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 103   ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 104   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                ;
; BURSTWRAP_VALUE           ; 255   ; Signed Integer                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_ORI_BURST_SIZE_H        ; 153   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L        ; 151   ; Signed Integer                                                                                            ;
; PKT_QOS_H                   ; 138   ; Signed Integer                                                                                            ;
; PKT_QOS_L                   ; 138   ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H             ; 141   ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L             ; 141   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H       ; 150   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L       ; 149   ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST             ; 137   ; Signed Integer                                                                                            ;
; PKT_CACHE_H                 ; 148   ; Signed Integer                                                                                            ;
; PKT_CACHE_L                 ; 145   ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H         ; 136   ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L         ; 136   ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H         ; 135   ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L         ; 131   ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H            ; 130   ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L            ; 129   ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H            ; 144   ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L            ; 142   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H            ; 128   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L            ; 126   ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H             ; 125   ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L             ; 118   ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H              ; 117   ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L              ; 110   ; Signed Integer                                                                                            ;
; PKT_ADDR_H                  ; 103   ; Signed Integer                                                                                            ;
; PKT_ADDR_L                  ; 72    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE         ; 109   ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK              ; 108   ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ   ; 104   ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED            ; 105   ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE             ; 106   ; Signed Integer                                                                                            ;
; PKT_TRANS_READ              ; 107   ; Signed Integer                                                                                            ;
; PKT_DATA_H                  ; 63    ; Signed Integer                                                                                            ;
; PKT_DATA_L                  ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H                ; 71    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L                ; 64    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H                ; 139   ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L                ; 139   ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H               ; 140   ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L               ; 140   ; Signed Integer                                                                                            ;
; ST_DATA_W                   ; 154   ; Signed Integer                                                                                            ;
; ADDR_WIDTH                  ; 32    ; Signed Integer                                                                                            ;
; RDATA_WIDTH                 ; 64    ; Signed Integer                                                                                            ;
; WDATA_WIDTH                 ; 64    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W                ; 2     ; Signed Integer                                                                                            ;
; AXI_SLAVE_ID_W              ; 8     ; Signed Integer                                                                                            ;
; ADDR_USER_WIDTH             ; 5     ; Signed Integer                                                                                            ;
; WRITE_ACCEPTANCE_CAPABILITY ; 8     ; Signed Integer                                                                                            ;
; READ_ACCEPTANCE_CAPABILITY  ; 8     ; Signed Integer                                                                                            ;
; PASS_ID_TO_SLAVE            ; 0     ; Signed Integer                                                                                            ;
; AXI_VERSION                 ; AXI3  ; String                                                                                                    ;
; RESPONSE_W                  ; 2     ; Signed Integer                                                                                            ;
; AXI_WSTRB_W                 ; 8     ; Signed Integer                                                                                            ;
; PKT_DATA_W                  ; 64    ; Signed Integer                                                                                            ;
; NUMSYMBOLS                  ; 8     ; Signed Integer                                                                                            ;
; DATA_USER_WIDTH             ; 1     ; Signed Integer                                                                                            ;
; AXI_LOCK_WIDTH              ; 2     ; Signed Integer                                                                                            ;
; AXI_BURST_LENGTH_WIDTH      ; 4     ; Signed Integer                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                      ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                      ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                      ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                      ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                      ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 155   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 155   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 155   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 155   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router:router|demo_qsys_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router_001:router_001|demo_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router_001:router_002|demo_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:system_console_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 104   ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 103   ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 103   ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 16    ; Signed Integer                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                     ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                     ;
; PREVENT_HAZARDS           ; 1     ; Signed Integer                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                          ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                          ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                          ;
; OUT_ST_DATA_W                 ; 154   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                          ;
; PACKING                       ; 0     ; Signed Integer                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                          ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                          ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                          ;
; OUT_ST_DATA_W                 ; 154   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                          ;
; PACKING                       ; 0     ; Signed Integer                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                          ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 149   ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 150   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 151   ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 153   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                          ;
; IN_ST_DATA_W                  ; 154   ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                          ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                          ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 149   ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 150   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 151   ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 153   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                          ;
; IN_ST_DATA_W                  ; 154   ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                          ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_rst_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------+
; Parameter Name            ; Value    ; Type                                          ;
+---------------------------+----------+-----------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                ;
; output_reset_sync_edges   ; deassert ; String                                        ;
; sync_depth                ; 2        ; Signed Integer                                ;
; reset_request_present     ; 1        ; Signed Integer                                ;
; reset_req_wait_time       ; 1        ; Signed Integer                                ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                ;
; use_reset_request_in0     ; 0        ; Signed Integer                                ;
; use_reset_request_in1     ; 0        ; Signed Integer                                ;
; use_reset_request_in2     ; 0        ; Signed Integer                                ;
; use_reset_request_in3     ; 0        ; Signed Integer                                ;
; use_reset_request_in4     ; 0        ; Signed Integer                                ;
; use_reset_request_in5     ; 0        ; Signed Integer                                ;
; use_reset_request_in6     ; 0        ; Signed Integer                                ;
; use_reset_request_in7     ; 0        ; Signed Integer                                ;
; use_reset_request_in8     ; 0        ; Signed Integer                                ;
; use_reset_request_in9     ; 0        ; Signed Integer                                ;
; use_reset_request_in10    ; 0        ; Signed Integer                                ;
; use_reset_request_in11    ; 0        ; Signed Integer                                ;
; use_reset_request_in12    ; 0        ; Signed Integer                                ;
; use_reset_request_in13    ; 0        ; Signed Integer                                ;
; use_reset_request_in14    ; 0        ; Signed Integer                                ;
; use_reset_request_in15    ; 0        ; Signed Integer                                ;
; adapt_reset_request       ; 0        ; Signed Integer                                ;
+---------------------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                        ;
; output_reset_sync_edges   ; deassert ; String                                                ;
; sync_depth                ; 2        ; Signed Integer                                        ;
; reset_request_present     ; 0        ; Signed Integer                                        ;
; reset_req_wait_time       ; 1        ; Signed Integer                                        ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                        ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                        ;
; use_reset_request_in0     ; 0        ; Signed Integer                                        ;
; use_reset_request_in1     ; 0        ; Signed Integer                                        ;
; use_reset_request_in2     ; 0        ; Signed Integer                                        ;
; use_reset_request_in3     ; 0        ; Signed Integer                                        ;
; use_reset_request_in4     ; 0        ; Signed Integer                                        ;
; use_reset_request_in5     ; 0        ; Signed Integer                                        ;
; use_reset_request_in6     ; 0        ; Signed Integer                                        ;
; use_reset_request_in7     ; 0        ; Signed Integer                                        ;
; use_reset_request_in8     ; 0        ; Signed Integer                                        ;
; use_reset_request_in9     ; 0        ; Signed Integer                                        ;
; use_reset_request_in10    ; 0        ; Signed Integer                                        ;
; use_reset_request_in11    ; 0        ; Signed Integer                                        ;
; use_reset_request_in12    ; 0        ; Signed Integer                                        ;
; use_reset_request_in13    ; 0        ; Signed Integer                                        ;
; use_reset_request_in14    ; 0        ; Signed Integer                                        ;
; use_reset_request_in15    ; 0        ; Signed Integer                                        ;
; adapt_reset_request       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                             ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                      ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                       ;
; Entity Instance                           ; demo_qsys_ram:ram|altsyncram:the_altsyncram                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 64                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_rst_controller_001:rst_controller_001"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                ;
+----------------+-------+----------+------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                           ;
+----------------+-------+----------+------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_rst_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------+
; Port           ; Type  ; Severity ; Details                         ;
+----------------+-------+----------+---------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                    ;
; reset_in1      ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                    ;
+----------------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                           ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router_001:router_001|demo_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router:router|demo_qsys_mm_interconnect_2_router_default_decode:the_default_decode" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                        ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_src_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; out_data[150..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; out_data[63..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; out_data[136]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; out_valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out_data[150..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; out_data[136]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[43..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                  ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                  ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                  ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; awqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; awregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wuser    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; buser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; arqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; arregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ruser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:system_console_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:system_console_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router_002:router_002|demo_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router:router|demo_qsys_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                         ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                         ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                         ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                         ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                               ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                               ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[41..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; out_data[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                  ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                  ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                  ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; b[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[7..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                    ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router_002:router_002|demo_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router:router|demo_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                      ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                      ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                      ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                      ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                            ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                            ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                          ;
+----------------+--------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+--------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                ;
+-------------------+--------+----------+--------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                 ;
+-------------------+--------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                   ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                 ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                   ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"           ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_system_console:system_console"                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                               ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                             ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                               ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                               ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                               ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                               ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                   ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                   ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                               ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                               ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                   ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                     ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                       ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                       ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                       ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+-----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                              ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                             ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                             ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                             ;
+-----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                       ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.      ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.      ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition     ;
+-------------------------------------------------+-------+
; Type                                            ; Count ;
+-------------------------------------------------+-------+
; arriav_ff                                       ; 1678  ;
;     CLR                                         ; 317   ;
;     ENA                                         ; 110   ;
;     ENA CLR                                     ; 535   ;
;     ENA CLR SCLR                                ; 64    ;
;     ENA CLR SLD                                 ; 574   ;
;     ENA SCLR                                    ; 12    ;
;     ENA SLD                                     ; 26    ;
;     plain                                       ; 40    ;
; arriav_hps_interface_boot_from_fpga             ; 1     ;
; arriav_hps_interface_clocks_resets              ; 1     ;
; arriav_hps_interface_dbg_apb                    ; 1     ;
; arriav_hps_interface_fpga2hps                   ; 1     ;
; arriav_hps_interface_fpga2sdram                 ; 1     ;
; arriav_hps_interface_hps2fpga                   ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight      ; 1     ;
; arriav_hps_interface_interrupts                 ; 1     ;
; arriav_hps_interface_tpiu_trace                 ; 1     ;
; arriav_lcell_comb                               ; 1765  ;
;     arith                                       ; 209   ;
;         0 data inputs                           ; 1     ;
;         1 data inputs                           ; 156   ;
;         2 data inputs                           ; 10    ;
;         3 data inputs                           ; 6     ;
;         4 data inputs                           ; 22    ;
;         5 data inputs                           ; 14    ;
;     extend                                      ; 17    ;
;         7 data inputs                           ; 17    ;
;     normal                                      ; 1527  ;
;         0 data inputs                           ; 2     ;
;         1 data inputs                           ; 13    ;
;         2 data inputs                           ; 189   ;
;         3 data inputs                           ; 377   ;
;         4 data inputs                           ; 357   ;
;         5 data inputs                           ; 257   ;
;         6 data inputs                           ; 332   ;
;     shared                                      ; 12    ;
;         1 data inputs                           ; 10    ;
;         2 data inputs                           ; 1     ;
;         4 data inputs                           ; 1     ;
; blackbox                                        ; 1     ;
;             emo_qsys_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                   ; 175   ;
; stratixv_ram_block                              ; 40    ;
;                                                 ;       ;
; Max LUT depth                                   ; 7.00  ;
; Average LUT depth                               ; 2.27  ;
+-------------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition demo_qsys_hps_0_hps_io_border:border ;
+------------------------------------+-------------------------------------------------+
; Type                               ; Count                                           ;
+------------------------------------+-------------------------------------------------+
; arriav_clk_phase_select            ; 51                                              ;
; arriav_ddio_in                     ; 40                                              ;
; arriav_ddio_oe                     ; 5                                               ;
; arriav_ddio_out                    ; 296                                             ;
; arriav_delay_chain                 ; 155                                             ;
; arriav_dll                         ; 1                                               ;
; arriav_dqs_config                  ; 5                                               ;
; arriav_dqs_delay_chain             ; 5                                               ;
; arriav_dqs_enable_ctrl             ; 5                                               ;
; arriav_ff                          ; 45                                              ;
;     plain                          ; 45                                              ;
; arriav_hps_peripheral_can          ; 1                                               ;
; arriav_hps_peripheral_emac         ; 1                                               ;
; arriav_hps_peripheral_i2c          ; 1                                               ;
; arriav_hps_peripheral_qspi         ; 1                                               ;
; arriav_hps_peripheral_sdmmc        ; 1                                               ;
; arriav_hps_peripheral_spi_master   ; 1                                               ;
; arriav_hps_peripheral_tpiu_trace   ; 1                                               ;
; arriav_hps_peripheral_uart         ; 1                                               ;
; arriav_hps_peripheral_usb          ; 1                                               ;
; arriav_hps_sdram_pll               ; 1                                               ;
; arriav_io_config                   ; 50                                              ;
; arriav_io_ibuf                     ; 45                                              ;
; arriav_io_obuf                     ; 78                                              ;
; arriav_ir_fifo_userdes             ; 40                                              ;
; arriav_lcell_comb                  ; 1                                               ;
;     normal                         ; 1                                               ;
;         0 data inputs              ; 1                                               ;
; arriav_leveling_delay_chain        ; 43                                              ;
; arriav_lfifo                       ; 5                                               ;
; arriav_mem_phy                     ; 1                                               ;
; arriav_read_fifo_read_clock_select ; 40                                              ;
; arriav_vfifo                       ; 5                                               ;
; boundary_port                      ; 140                                             ;
; cyclonev_hmc                       ; 1                                               ;
; cyclonev_termination               ; 1                                               ;
; cyclonev_termination_logic         ; 1                                               ;
; stratixv_pseudo_diff_out           ; 6                                               ;
;                                    ;                                                 ;
; Max LUT depth                      ; 0.00                                            ;
; Average LUT depth                  ; 0.00                                            ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------------------+
; Elapsed Time Per Partition                          ;
+--------------------------------------+--------------+
; Partition Name                       ; Elapsed Time ;
+--------------------------------------+--------------+
; Top                                  ; 00:00:14     ;
; demo_qsys_hps_0_hps_io_border:border ; 00:00:02     ;
+--------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Sep 26 12:41:53 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Demostracao_Altera -c Demostracao_Altera
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 3 of the 3 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file demo_qsys/synthesis/demo_qsys.vhd
    Info (12022): Found design unit 1: demo_qsys-rtl File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 90
    Info (12023): Found entity 1: demo_qsys File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file demo_qsys/synthesis/demo_qsys_rst_controller.vhd
    Info (12022): Found design unit 1: demo_qsys_rst_controller-rtl File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: demo_qsys_rst_controller File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd
    Info (12022): Found design unit 1: demo_qsys_rst_controller_001-rtl File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: demo_qsys_rst_controller_001 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_irq_mapper.sv
    Info (12023): Found entity 1: demo_qsys_irq_mapper File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_2 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_2_rsp_mux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_2_rsp_demux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_2_cmd_mux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_2_cmd_demux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_2_router_001_default_decode File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: demo_qsys_mm_interconnect_2_router_001 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_2_router_default_decode File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: demo_qsys_mm_interconnect_2_router File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_1 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_0_avalon_st_adapter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_1_rsp_mux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_1_rsp_demux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_1_cmd_mux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_1_cmd_demux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_1_router_002_default_decode File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: demo_qsys_mm_interconnect_1_router_002 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_1_router_default_decode File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: demo_qsys_mm_interconnect_1_router File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_0 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_0_rsp_mux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_0_rsp_demux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_0_cmd_mux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_0_cmd_demux File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_0_router_002_default_decode File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: demo_qsys_mm_interconnect_0_router_002 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: demo_qsys_mm_interconnect_0_router_default_decode File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: demo_qsys_mm_interconnect_0_router File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_system_console.v
    Info (12023): Found entity 1: demo_qsys_system_console File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_system_console_p2b_adapter.sv
    Info (12023): Found entity 1: demo_qsys_system_console_p2b_adapter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv
    Info (12023): Found entity 1: demo_qsys_system_console_b2p_adapter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv
    Info (12023): Found entity 1: demo_qsys_system_console_timing_adt File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_ram.v
    Info (12023): Found entity 1: demo_qsys_ram File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_led_output.v
    Info (12023): Found entity 1: demo_qsys_led_output File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_led_output.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_hps_0.v
    Info (12023): Found entity 1: demo_qsys_hps_0 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v
    Info (12023): Found entity 1: demo_qsys_hps_0_hps_io File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: demo_qsys_hps_0_hps_io_border File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file demo_qsys/synthesis/submodules/demo_qsys_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: demo_qsys_hps_0_fpga_interfaces File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_fpga_interfaces.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "demo_qsys" for the top level hierarchy
Info (12128): Elaborating entity "demo_qsys_hps_0" for hierarchy "demo_qsys_hps_0:hps_0" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 776
Info (12128): Elaborating entity "demo_qsys_hps_0_fpga_interfaces" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_fpga_interfaces:fpga_interfaces" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0.v Line: 347
Info (12128): Elaborating entity "demo_qsys_hps_0_hps_io" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0.v Line: 423
Info (12128): Elaborating entity "demo_qsys_hps_0_hps_io_border" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io.v Line: 159
Info (12128): Elaborating entity "hps_sdram" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_hps_0_hps_io_border.sv Line: 397
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..176]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[143..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "demo_qsys_hps_0:hps_0|demo_qsys_hps_0_hps_io:hps_io|demo_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "demo_qsys_led_output" for hierarchy "demo_qsys_led_output:led_output" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 973
Info (12128): Elaborating entity "demo_qsys_ram" for hierarchy "demo_qsys_ram:ram" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 985
Info (12128): Elaborating entity "altsyncram" for hierarchy "demo_qsys_ram:ram|altsyncram:the_altsyncram" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_ram.v Line: 66
Info (12130): Elaborated megafunction instantiation "demo_qsys_ram:ram|altsyncram:the_altsyncram" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_ram.v Line: 66
Info (12133): Instantiated megafunction "demo_qsys_ram:ram|altsyncram:the_altsyncram" with the following parameter: File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_ram.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "demo_qsys_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a8i1.tdf
    Info (12023): Found entity 1: altsyncram_a8i1 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/altsyncram_a8i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a8i1" for hierarchy "demo_qsys_ram:ram|altsyncram:the_altsyncram|altsyncram_a8i1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "demo_qsys_system_console" for hierarchy "demo_qsys_system_console:system_console" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 999
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "demo_qsys_system_console_timing_adt" for hierarchy "demo_qsys_system_console:system_console|demo_qsys_system_console_timing_adt:timing_adt" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at demo_qsys_system_console_timing_adt.sv(82): object "in_ready" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_bytes_to_packets:b2p" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_st_packets_to_bytes:p2b" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "demo_qsys_system_console:system_console|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "demo_qsys_system_console_b2p_adapter" for hierarchy "demo_qsys_system_console:system_console|demo_qsys_system_console_b2p_adapter:b2p_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at demo_qsys_system_console_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at demo_qsys_system_console_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "demo_qsys_system_console_p2b_adapter" for hierarchy "demo_qsys_system_console:system_console|demo_qsys_system_console_p2b_adapter:p2b_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "demo_qsys_system_console:system_console|altera_reset_controller:rst_controller" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_system_console.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "demo_qsys_system_console:system_console|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 1019
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 245
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 373
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 457
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 498
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 539
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0_router" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router:router" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 555
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0_router_default_decode" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router:router|demo_qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0_router_002" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router_002:router_002" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 587
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_router_002:router_002|demo_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 637
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0_cmd_demux" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 654
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0_cmd_mux" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 694
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0_rsp_demux" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 717
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0_rsp_mux" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 734
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 817
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 883
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0.v Line: 912
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "demo_qsys_mm_interconnect_0:mm_interconnect_0|demo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|demo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_1" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 1069
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_output_s1_translator" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 231
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 359
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 443
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 484
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_1_router" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router:router" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 541
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_1_router_default_decode" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router:router|demo_qsys_mm_interconnect_1_router_default_decode:the_default_decode" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_1_router_002" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router_002:router_002" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 573
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_1_router_002_default_decode" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_router_002:router_002|demo_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 623
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_output_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_1_cmd_demux" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_demux:cmd_demux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 640
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_1_cmd_mux" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_cmd_mux:cmd_mux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 680
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_1_rsp_demux" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_rsp_demux:rsp_demux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 703
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_1_rsp_mux" for hierarchy "demo_qsys_mm_interconnect_1:mm_interconnect_1|demo_qsys_mm_interconnect_1_rsp_mux:rsp_mux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_1.v Line: 720
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_2" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 1117
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:system_console_master_translator" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 243
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:system_console_master_agent" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 324
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 443
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_2_router" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router:router" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 459
Warning (10036): Verilog HDL or VHDL warning at demo_qsys_mm_interconnect_2_router.sv(154): object "address" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv Line: 154
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_2_router_default_decode" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router:router|demo_qsys_mm_interconnect_2_router_default_decode:the_default_decode" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router.sv Line: 188
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_2_router_001" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router_001:router_001" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 475
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_2_router_001_default_decode" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_router_001:router_001|demo_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:system_console_master_limiter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 541
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_2_cmd_demux" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_cmd_demux:cmd_demux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 564
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_2_cmd_mux" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_cmd_mux:cmd_mux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 581
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_2_rsp_demux" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_demux:rsp_demux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 615
Info (12128): Elaborating entity "demo_qsys_mm_interconnect_2_rsp_mux" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 655
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|demo_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 721
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "demo_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/demo_qsys_mm_interconnect_2.v Line: 853
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "demo_qsys_irq_mapper" for hierarchy "demo_qsys_irq_mapper:irq_mapper" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 1171
Info (12128): Elaborating entity "demo_qsys_rst_controller" for hierarchy "demo_qsys_rst_controller:rst_controller" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 1185
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "demo_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "demo_qsys_rst_controller_001" for hierarchy "demo_qsys_rst_controller_001:rst_controller_001" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 1250
Warning (10541): VHDL Signal Declaration warning at demo_qsys_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys_rst_controller_001.vhd Line: 55
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.09.26.12:43:15 Progress: Loading sld514e3c10/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld514e3c10/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/ip/sld514e3c10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "demo_qsys_system_console:system_console|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/db/altsyncram_g0n1.tdf Line: 28
Warning (12241): 36 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "hps_io_hps_io_emac1_inst_MDIO~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 18
    Warning (13010): Node "hps_io_hps_io_qspi_inst_IO0~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 26
    Warning (13010): Node "hps_io_hps_io_qspi_inst_IO1~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 27
    Warning (13010): Node "hps_io_hps_io_qspi_inst_IO2~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 28
    Warning (13010): Node "hps_io_hps_io_qspi_inst_IO3~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 29
    Warning (13010): Node "hps_io_hps_io_sdio_inst_CMD~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 32
    Warning (13010): Node "hps_io_hps_io_sdio_inst_D0~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 33
    Warning (13010): Node "hps_io_hps_io_sdio_inst_D1~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 34
    Warning (13010): Node "hps_io_hps_io_sdio_inst_D2~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 36
    Warning (13010): Node "hps_io_hps_io_sdio_inst_D3~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 37
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D0~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 38
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D1~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 39
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D2~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 40
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D3~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 41
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D4~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 42
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D5~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 43
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D6~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 44
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D7~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 45
    Warning (13010): Node "hps_io_hps_io_i2c0_inst_SDA~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 56
    Warning (13010): Node "hps_io_hps_io_i2c0_inst_SCL~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 57
    Warning (13010): Node "memory_mem_dq[0]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[1]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[2]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[3]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[4]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[5]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[6]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[7]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[8]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[9]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[10]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[11]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[12]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[13]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[14]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[15]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[16]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[17]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[18]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[19]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[20]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[21]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[22]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[23]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[24]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[25]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[26]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[27]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[28]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[29]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[30]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[31]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[32]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[33]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[34]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[35]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[36]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[37]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[38]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dq[39]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 80
    Warning (13010): Node "memory_mem_dqs[0]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 81
    Warning (13010): Node "memory_mem_dqs[1]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 81
    Warning (13010): Node "memory_mem_dqs[2]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 81
    Warning (13010): Node "memory_mem_dqs[3]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 81
    Warning (13010): Node "memory_mem_dqs[4]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 81
    Warning (13010): Node "memory_mem_dqs_n[0]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 82
    Warning (13010): Node "memory_mem_dqs_n[1]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 82
    Warning (13010): Node "memory_mem_dqs_n[2]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 82
    Warning (13010): Node "memory_mem_dqs_n[3]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 82
    Warning (13010): Node "memory_mem_dqs_n[4]~synth" File: F:/UFOP/Pesquisa/Projetos/HPS/Demo/demo_qsys/synthesis/demo_qsys.vhd Line: 82
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 482 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "demo_qsys_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file F:/UFOP/Pesquisa/Projetos/HPS/Demo/output_files/Demostracao_Altera.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4050 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 62 output pins
    Info (21060): Implemented 70 bidirectional pins
    Info (21061): Implemented 3084 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 1229 megabytes
    Info: Processing ended: Mon Sep 26 12:48:14 2016
    Info: Elapsed time: 00:06:21
    Info: Total CPU time (on all processors): 00:06:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/UFOP/Pesquisa/Projetos/HPS/Demo/output_files/Demostracao_Altera.map.smsg.


