{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562078168569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562078168570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  2 11:36:08 2019 " "Processing started: Tue Jul  2 11:36:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562078168570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078168570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oac2 -c oac2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078168570 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562078168655 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1562078168655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562078168919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562078168919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clo_intruction/Adder32Bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clo_intruction/Adder32Bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32Bits " "Found entity 1: Adder32Bits" {  } { { "clo_intruction/Adder32Bits.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/Adder32Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078182934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078182934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clo_intruction/CLO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clo_intruction/CLO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLO " "Found entity 1: CLO" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078182935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078182935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Xor_instruction/xor_instruction.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Xor_instruction/xor_instruction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_instruction " "Found entity 1: xor_instruction" {  } { { "Xor_instruction/xor_instruction.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Xor_instruction/xor_instruction.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078182936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078182936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConstantControl/constcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ConstantControl/constcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 constcontrol " "Found entity 1: constcontrol" {  } { { "ConstantControl/constcontrol.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ConstantControl/constcontrol.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078182938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078182938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Um/um.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Um/um.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 um " "Found entity 1: um" {  } { { "Um/um.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Um/um.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078182939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078182939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux41_lpm/mux41_lpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux41_lpm/mux41_lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_lpm-SYN " "Found design unit 1: mux41_lpm-SYN" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183388 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_lpm " "Found entity 1: mux41_lpm" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_1bit_lpm/mux21_1bit_lpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux21_1bit_lpm/mux21_1bit_lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_1bit_lpm-SYN " "Found design unit 1: mux21_1bit_lpm-SYN" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183389 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_1bit_lpm " "Found entity 1: mux21_1bit_lpm" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Endereco_jump/Endereco_jump.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Endereco_jump/Endereco_jump.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Endereco_jump " "Found entity 1: Endereco_jump" {  } { { "Endereco_jump/Endereco_jump.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Endereco_jump/Endereco_jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_ula/control_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_ula/control_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_ula " "Found entity 1: control_ula" {  } { { "control_ula/control_ula.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/control_ula/control_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Forward_Unit/forwarding_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Forward_Unit/forwarding_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "Forward_Unit/forwarding_unit.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Forward_Unit/forwarding_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "campo_registradores/mux32x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file campo_registradores/mux32x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32x8-SYN " "Found design unit 1: mux32x8-SYN" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/mux32x8.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183395 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32x8 " "Found entity 1: mux32x8" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/mux32x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "campo_registradores/campo_registradores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file campo_registradores/campo_registradores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 campo_registradores " "Found entity 1: campo_registradores" {  } { { "campo_registradores/campo_registradores.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/campo_registradores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decotificador_reg/decotificador_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decotificador_reg/decotificador_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decotificador_reg " "Found entity 1: decotificador_reg" {  } { { "decotificador_reg/decotificador_reg.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/decotificador_reg/decotificador_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183397 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_InstructionMemory/inst_mem_ram_inst.v " "Can't analyze file -- file ram_InstructionMemory/inst_mem_ram_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183398 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_InstructionMemory/inst_mem_ram_bb.v " "Can't analyze file -- file ram_InstructionMemory/inst_mem_ram_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_InstructionMemory/inst_mem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_InstructionMemory/inst_mem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem_ram " "Found entity 1: inst_mem_ram" {  } { { "ram_InstructionMemory/inst_mem_ram.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183400 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_DataMemory/data_mem_ram_inst.vhd " "Can't analyze file -- file ram_DataMemory/data_mem_ram_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_DataMemory/data_mem_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_DataMemory/data_mem_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem_ram-SYN " "Found design unit 1: data_mem_ram-SYN" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183401 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem_ram " "Found entity 1: data_mem_ram" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_ID_EX/reg_id_ex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg_ID_EX/reg_id_ex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_id_ex " "Found entity 1: reg_id_ex" {  } { { "Reg_ID_EX/reg_id_ex.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_ID_EX/reg_id_ex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_MEM-WB/reg_MEM-WB.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_MEM-WB/reg_MEM-WB.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM-WB " "Found entity 1: reg_MEM-WB" {  } { { "reg_MEM-WB/reg_MEM-WB.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/reg_MEM-WB/reg_MEM-WB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_EX-MEM/reg_EX-MEM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg_EX-MEM/reg_EX-MEM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_EX-MEM " "Found entity 1: reg_EX-MEM" {  } { { "Reg_EX-MEM/reg_EX-MEM.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_EX-MEM/reg_EX-MEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg4/reg4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg4/reg4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4 " "Found entity 1: reg4" {  } { { "Reg4/reg4.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg4/reg4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg5/reg5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg5/reg5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg5 " "Found entity 1: reg5" {  } { { "Reg5/reg5.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg5/reg5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2_left/shift2_left.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift2_left/shift2_left.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift2_left " "Found entity 1: shift2_left" {  } { { "shift2_left/shift2_left.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/shift2_left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2_left/lpm_clshift_2_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2_left/lpm_clshift_2_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_2_left-SYN " "Found design unit 1: lpm_clshift_2_left-SYN" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183405 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_2_left " "Found entity 1: lpm_clshift_2_left" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clo_intruction/clo_instruction.bdf " "Can't analyze file -- file clo_intruction/clo_instruction.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183406 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_mux/lpm_mux_alu_inst.vhd " "Can't analyze file -- file lpm_mux/lpm_mux_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux/lpm_mux_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux/lpm_mux_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_alu-SYN " "Found design unit 1: lpm_mux_alu-SYN" {  } { { "lpm_mux/lpm_mux_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mux/lpm_mux_alu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183407 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_alu " "Found entity 1: lpm_mux_alu" {  } { { "lpm_mux/lpm_mux_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mux/lpm_mux_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183407 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_mult/lpm_mult_alu_inst.vhd " "Can't analyze file -- file lpm_mult/lpm_mult_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult/lpm_mult_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult/lpm_mult_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_alu-SYN " "Found design unit 1: lpm_mult_alu-SYN" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183409 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_alu " "Found entity 1: lpm_mult_alu" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183409 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_div/lpm_div_alu_inst.vhd " "Can't analyze file -- file lmp_div/lpm_div_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_div/lpm_div_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_div/lpm_div_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_div_alu-SYN " "Found design unit 1: lpm_div_alu-SYN" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_div/lpm_div_alu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183411 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_div_alu " "Found entity 1: lpm_div_alu" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_div/lpm_div_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183411 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift_arith/lpm_clshift_arith_inst.vhd " "Can't analyze file -- file lmp_clshift_arith/lpm_clshift_arith_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_clshift_arith/lpm_clshift_arith.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_clshift_arith/lpm_clshift_arith.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_arith-SYN " "Found design unit 1: lpm_clshift_arith-SYN" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183412 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_arith " "Found entity 1: lpm_clshift_arith" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183412 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift/lmp_clshift_ula_inst.vhd " "Can't analyze file -- file lmp_clshift/lmp_clshift_ula_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_clshift/lmp_clshift_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_clshift/lmp_clshift_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmp_clshift_ula-SYN " "Found design unit 1: lmp_clshift_ula-SYN" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183414 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmp_clshift_ula " "Found entity 1: lmp_clshift_ula" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183414 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift/lmp_clshift_ula.v " "Can't analyze file -- file lmp_clshift/lmp_clshift_ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183415 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux21_3bits/mux21_3bits_bb.v " "Can't analyze file -- file Mux21_3bits/mux21_3bits_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_3bits/mux21_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux21_3bits/mux21_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_3bits " "Found entity 1: mux21_3bits" {  } { { "Mux21_3bits/mux21_3bits.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_3bits/mux21_3bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183416 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux21_2bits/mux21_2bits_bb.v " "Can't analyze file -- file Mux21_2bits/mux21_2bits_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_2bits/mux21_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux21_2bits/mux21_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_2bits " "Found entity 1: mux21_2bits" {  } { { "Mux21_2bits/mux21_2bits.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_2bits/mux21_2bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183418 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux21_1bit/mux21_1bit_inst.v " "Can't analyze file -- file mux21_1bit/mux21_1bit_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183419 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux21_1bit/mux21_1bit_bb.v " "Can't analyze file -- file mux21_1bit/mux21_1bit_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562078183420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_1bit/mux21_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_1bit/mux21_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_1bit " "Found entity 1: mux21_1bit" {  } { { "mux21_1bit/mux21_1bit.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux21_1bit/mux21_1bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitULA5funcoes/1bitALU5functionsOverflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1bitALU5functionsOverflow " "Found entity 1: 1bitALU5functionsOverflow" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitULA5funcoes/1bitALU5functions.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1bitULA5funcoes/1bitALU5functions.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1bitALU5functions " "Found entity 1: 1bitALU5functions" {  } { { "1bitULA5funcoes/1bitALU5functions.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/1bitULA5funcoes/1bitALU5functions.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183421 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 Mux41/mux41.bdf " "Entity \"mux41\" obtained from \"Mux41/mux41.bdf\" instead of from Quartus Prime megafunction library" {  } { { "Mux41/mux41.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41/mux41.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1562078183422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux41/mux41.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux41/mux41.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "Mux41/mux41.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41/mux41.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory/instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory/instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/InstructionMemory/instructionmemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hazard_Unit/hazard_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Hazard_Unit/hazard_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fulladder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Fulladder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "Fulladder/fulladder.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlePipe/controlepipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ControlePipe/controlepipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlepipe " "Found entity 1: controlepipe" {  } { { "ControlePipe/controlepipe.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ControlePipe/controlepipe.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitULA6funcoes/32bitULA6funcoes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 32bitULA6funcoes/32bitULA6funcoes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32bitULA6funcoes " "Found entity 1: 32bitULA6funcoes" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_a_equals_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_a_equals_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_a_equals_b-SYN " "Found design unit 1: compare_a_equals_b-SYN" {  } { { "compare_a_equals_b.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/compare_a_equals_b.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183426 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_a_equals_b " "Found entity 1: compare_a_equals_b" {  } { { "compare_a_equals_b.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/compare_a_equals_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Ext/sign_ext.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Ext/sign_ext.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "Sign_Ext/sign_ext.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext/sign_ext.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg32/reg32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg32/reg32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_IF_ID/reg_IF-ID.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg_IF_ID/reg_IF-ID.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IF-ID " "Found entity 1: reg_IF-ID" {  } { { "Reg_IF_ID/reg_IF-ID.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_IF_ID/reg_IF-ID.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quatro/quatro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Quatro/quatro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 quatro " "Found entity 1: quatro" {  } { { "Quatro/quatro.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Quatro/quatro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Program_Counter/program_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Program_Counter/program_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Program_Counter/program_counter.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Program_Counter/program_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oac2/oac2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file oac2/oac2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 oac2 " "Found entity 1: oac2" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21/mux21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux21/mux21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "Mux21/mux21.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21/mux21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlePipe/controlepipe2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ControlePipe/controlepipe2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlepipe2 " "Found entity 1: controlepipe2" {  } { { "ControlePipe/controlepipe2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ControlePipe/controlepipe2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg1/reg1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg1/reg1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg6/reg6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg6/reg6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg6 " "Found entity 1: reg6" {  } { { "Reg6/reg6.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg6/reg6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory/datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory/datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/datamemory.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DataMemory/datamemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Ext_zero/sign_ext_zero.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Ext_zero/sign_ext_zero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_zero " "Found entity 1: sign_ext_zero" {  } { { "Sign_Ext_zero/sign_ext_zero.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext_zero/sign_ext_zero.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Ext_zero/sign_ext_helper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Ext_zero/sign_ext_helper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_helper " "Found entity 1: sign_ext_helper" {  } { { "Sign_Ext_zero/sign_ext_helper.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext_zero/sign_ext_helper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Ext_zero/sign_ext_helper2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Ext_zero/sign_ext_helper2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_helper2 " "Found entity 1: sign_ext_helper2" {  } { { "Sign_Ext_zero/sign_ext_helper2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext_zero/sign_ext_helper2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux41_31bits/mux41_31bits.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux41_31bits/mux41_31bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux41_31bits " "Found entity 1: mux41_31bits" {  } { { "Mux41_31bits/mux41_31bits.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_31bits/mux41_31bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_31bits/mux21_31bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux21_31bits/mux21_31bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_31bits-SYN " "Found design unit 1: mux21_31bits-SYN" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183435 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_31bits " "Found entity 1: mux21_31bits" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_5bits/mux21_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux21_5bits/mux21_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_5bits-SYN " "Found design unit 1: mux21_5bits-SYN" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183436 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_5bits " "Found entity 1: mux21_5bits" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in2_output/in2_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file in2_output/in2_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 in2_output " "Found entity 1: in2_output" {  } { { "in2_output/in2_output.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/in2_output/in2_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shamtzero/shamtzero.v 1 1 " "Found 1 design units, including 1 entities, in source file shamtzero/shamtzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 shamtzero " "Found entity 1: shamtzero" {  } { { "shamtzero/shamtzero.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shamtzero/shamtzero.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_lui/shift_lui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Shift_lui/shift_lui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_lui-SYN " "Found design unit 1: shift_lui-SYN" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/shift_lui.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183438 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_lui " "Found entity 1: shift_lui" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/shift_lui.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_lui/lui_result.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Shift_lui/lui_result.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lui_result " "Found entity 1: lui_result" {  } { { "Shift_lui/lui_result.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/lui_result.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fulladder/fulladder_enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Fulladder/fulladder_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_enable " "Found entity 1: fulladder_enable" {  } { { "Fulladder/fulladder_enable.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Fulladder/fulladder_enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ra_reg_31/Ra_reg_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ra_reg_31/Ra_reg_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ra_reg_31-SYN " "Found design unit 1: ra_reg_31-SYN" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183441 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ra_reg_31 " "Found entity 1: Ra_reg_31" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clo_id/clo_id.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clo_id/clo_id.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clo_id " "Found entity 1: clo_id" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_17bits-Control/mux21_17bits_control.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux21_17bits-Control/mux21_17bits_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_17bits_control " "Found entity 1: mux21_17bits_control" {  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_foward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41_foward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_foward-SYN " "Found design unit 1: mux41_foward-SYN" {  } { { "mux41_foward.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux41_foward.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183444 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_foward " "Found entity 1: mux41_foward" {  } { { "mux41_foward.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux41_foward.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderIP/DecoderIP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderIP/DecoderIP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderip-SYN " "Found design unit 1: decoderip-SYN" {  } { { "DecoderIP/DecoderIP.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183444 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderIP " "Found entity 1: DecoderIP" {  } { { "DecoderIP/DecoderIP.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderIP/DecoderIP2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderIP/DecoderIP2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderip2-SYN " "Found design unit 1: decoderip2-SYN" {  } { { "DecoderIP/DecoderIP2.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP2.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183445 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderIP2 " "Found entity 1: DecoderIP2" {  } { { "DecoderIP/DecoderIP2.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-SYN " "Found design unit 1: comparador-SYN" {  } { { "Comparador/comparador.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Comparador/comparador.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183446 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "Comparador/comparador.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Comparador/comparador.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Xori_Function/Xori_func.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Xori_Function/Xori_func.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Xori_func " "Found entity 1: Xori_func" {  } { { "Xori_Function/Xori_func.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Xori_Function/Xori_func.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oac2 " "Elaborating entity \"oac2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562078183562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:inst12 " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:inst12\"" {  } { { "oac2/oac2.bdf" "inst12" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -920 1496 1744 -728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183634 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst12 " "Block or symbol \"VCC\" of instance \"inst12\" overlaps another block or symbol" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 656 1208 1240 672 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1562078183635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_a_equals_b hazard_unit:inst12\|compare_a_equals_b:inst10 " "Elaborating entity \"compare_a_equals_b\" for hierarchy \"hazard_unit:inst12\|compare_a_equals_b:inst10\"" {  } { { "Hazard_Unit/hazard_unit.bdf" "inst10" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 472 560 688 568 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_a_equals_b.vhd" "LPM_COMPARE_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_a_equals_b.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183679 ""}  } { { "compare_a_equals_b.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078183679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_slg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_slg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_slg " "Found entity 1: cmpr_slg" {  } { { "db/cmpr_slg.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/cmpr_slg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_slg hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\|cmpr_slg:auto_generated " "Elaborating entity \"cmpr_slg\" for hierarchy \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\|cmpr_slg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:inst2 " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:inst2\"" {  } { { "oac2/oac2.bdf" "inst2" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 152 568 968 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem_ram instructionmemory:inst2\|inst_mem_ram:inst " "Elaborating entity \"inst_mem_ram\" for hierarchy \"instructionmemory:inst2\|inst_mem_ram:inst\"" {  } { { "InstructionMemory/instructionmemory.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/InstructionMemory/instructionmemory.bdf" { { 312 832 1088 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_InstructionMemory/inst_mem_ram.v" "altsyncram_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_InstructionMemory/inst_mem_ram.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PipelineInst.mif " "Parameter \"init_file\" = \"PipelineInst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183837 ""}  } { { "ram_InstructionMemory/inst_mem_ram.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078183837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2u1 " "Found entity 1: altsyncram_t2u1" {  } { { "db/altsyncram_t2u1.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/altsyncram_t2u1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2u1 instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated " "Elaborating entity \"altsyncram_t2u1\" for hierarchy \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:ianst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:ianst\"" {  } { { "oac2/oac2.bdf" "ianst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 80 -24 192 176 "ianst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 program_counter:ianst\|reg32:inst " "Elaborating entity \"reg32\" for hierarchy \"program_counter:ianst\|reg32:inst\"" {  } { { "Program_Counter/program_counter.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Program_Counter/program_counter.bdf" { { 88 296 456 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_31bits mux21_31bits:inst52 " "Elaborating entity \"mux21_31bits\" for hierarchy \"mux21_31bits:inst52\"" {  } { { "oac2/oac2.bdf" "inst52" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 104 -416 -272 184 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_31bits/mux21_31bits.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078183924 ""}  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078183924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_69e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_69e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_69e " "Found entity 1: mux_69e" {  } { { "db/mux_69e.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_69e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078183970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078183970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_69e mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated " "Elaborating entity \"mux_69e\" for hierarchy \"mux21_31bits:inst52\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EX-MEM reg_EX-MEM:inst21 " "Elaborating entity \"reg_EX-MEM\" for hierarchy \"reg_EX-MEM:inst21\"" {  } { { "oac2/oac2.bdf" "inst21" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 4336 4664 672 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 reg_EX-MEM:inst21\|reg1:inst2 " "Elaborating entity \"reg1\" for hierarchy \"reg_EX-MEM:inst21\|reg1:inst2\"" {  } { { "Reg_EX-MEM/reg_EX-MEM.bdf" "inst2" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_EX-MEM/reg_EX-MEM.bdf" { { 56 544 640 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5 reg_EX-MEM:inst21\|reg5:inst12 " "Elaborating entity \"reg5\" for hierarchy \"reg_EX-MEM:inst21\|reg5:inst12\"" {  } { { "Reg_EX-MEM/reg_EX-MEM.bdf" "inst12" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_EX-MEM/reg_EX-MEM.bdf" { { 3208 528 680 3304 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_id_ex reg_id_ex:inst19 " "Elaborating entity \"reg_id_ex\" for hierarchy \"reg_id_ex:inst19\"" {  } { { "oac2/oac2.bdf" "inst19" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -248 2440 2784 736 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg6 reg_id_ex:inst19\|reg6:1314214 " "Elaborating entity \"reg6\" for hierarchy \"reg_id_ex:inst19\|reg6:1314214\"" {  } { { "Reg_ID_EX/reg_id_ex.bdf" "1314214" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_ID_EX/reg_id_ex.bdf" { { 3568 280 432 3664 "1314214" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078183996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_17bits_control mux21_17bits_control:213 " "Elaborating entity \"mux21_17bits_control\" for hierarchy \"mux21_17bits_control:213\"" {  } { { "oac2/oac2.bdf" "213" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -904 2072 2216 -824 "213" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184013 ""}  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078184013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_usc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078184059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078184059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_usc mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\|mux_usc:auto_generated " "Elaborating entity \"mux_usc\" for hierarchy \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\|mux_usc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constcontrol constcontrol:da " "Elaborating entity \"constcontrol\" for hierarchy \"constcontrol:da\"" {  } { { "oac2/oac2.bdf" "da" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -776 1944 2056 -728 "da" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant constcontrol:da\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"constcontrol:da\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ConstantControl/constcontrol.v" "LPM_CONSTANT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ConstantControl/constcontrol.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "constcontrol:da\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"constcontrol:da\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ConstantControl/constcontrol.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ConstantControl/constcontrol.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constcontrol:da\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"constcontrol:da\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184071 ""}  } { { "ConstantControl/constcontrol.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ConstantControl/constcontrol.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078184071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlepipe2 controlepipe2:inst1 " "Elaborating entity \"controlepipe2\" for hierarchy \"controlepipe2:inst1\"" {  } { { "oac2/oac2.bdf" "inst1" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -672 1624 1816 -352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184073 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst17 " "Block or symbol \"AND6\" of instance \"inst17\" overlaps another block or symbol" {  } { { "ControlePipe/controlepipe2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ControlePipe/controlepipe2.bdf" { { 3056 1624 1688 3168 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1562078184074 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND6 inst13 " "Primitive \"AND6\" of instance \"inst13\" not used" {  } { { "ControlePipe/controlepipe2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ControlePipe/controlepipe2.bdf" { { 1704 1624 1688 1816 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562078184074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IF-ID reg_IF-ID:instjjjjjj " "Elaborating entity \"reg_IF-ID\" for hierarchy \"reg_IF-ID:instjjjjjj\"" {  } { { "oac2/oac2.bdf" "instjjjjjj" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -192 1104 1504 576 "instjjjjjj" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32bitULA6funcoes 32bitULA6funcoes:inst3 " "Elaborating entity \"32bitULA6funcoes\" for hierarchy \"32bitULA6funcoes:inst3\"" {  } { { "oac2/oac2.bdf" "inst3" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bitALU5functionsOverflow 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst " "Elaborating entity \"1bitALU5functionsOverflow\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 6776 544 744 6968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_lpm 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3 " "Elaborating entity \"mux41_lpm\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\"" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "inst3" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { 208 1056 1136 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux41_lpm/mux41_lpm.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184091 ""}  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078184091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7e " "Found entity 1: mux_l7e" {  } { { "db/mux_l7e.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_l7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078184137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078184137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l7e 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\|mux_l7e:auto_generated " "Elaborating entity \"mux_l7e\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\|mux_l7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|fulladder:add0 " "Elaborating entity \"fulladder\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|fulladder:add0\"" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "add0" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { 192 776 928 288 "add0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_1bit_lpm 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4 " "Elaborating entity \"mux21_1bit_lpm\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\"" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "inst4" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { 144 456 536 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078184154 ""}  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078184154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7e " "Found entity 1: mux_i7e" {  } { { "db/mux_i7e.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_i7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078184206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078184206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i7e 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated " "Elaborating entity \"mux_i7e\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bitALU5functions 32bitULA6funcoes:inst3\|1bitALU5functions:inst2 " "Elaborating entity \"1bitALU5functions\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functions:inst2\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst2" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 6560 544 712 6752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078184220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_alu 32bitULA6funcoes:inst3\|lpm_mux_alu:inst57 " "Elaborating entity \"lpm_mux_alu\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mux_alu:inst57\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst57" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7024 1024 1168 7104 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_div_alu 32bitULA6funcoes:inst3\|lpm_div_alu:inst56 " "Elaborating entity \"lpm_div_alu\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst56" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7136 560 736 7232 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lmp_div/lpm_div_alu.vhd" "LPM_DIVIDE_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_div/lpm_div_alu.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_div/lpm_div_alu.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185363 ""}  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_div/lpm_div_alu.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078185363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_03q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_03q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_03q " "Found entity 1: lpm_divide_03q" {  } { { "db/lpm_divide_03q.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_divide_03q.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078185408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078185408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_03q 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated " "Elaborating entity \"lpm_divide_03q\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078185413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078185413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_03q.tdf" "divider" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_divide_03q.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078185493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078185493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_6af 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider " "Elaborating entity \"alt_u_div_6af\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/sign_div_unsign_9nh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078185557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078185557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_0" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/alt_u_div_6af.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078185608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078185608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_1" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/alt_u_div_6af.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_alu 32bitULA6funcoes:inst3\|lpm_mult_alu:inst55 " "Elaborating entity \"lpm_mult_alu\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst55" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult 32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult/lpm_mult_alu.vhd" "lpm_mult_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185637 ""}  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078185637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pfn " "Found entity 1: mult_pfn" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078185692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078185692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_pfn 32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated " "Elaborating entity \"mult_pfn\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lmp_clshift_ula 32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40 " "Elaborating entity \"lmp_clshift_ula\" for hierarchy \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst40" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7392 560 736 7488 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift 32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "LPM_CLSHIFT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185778 ""}  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078185778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_clshift_vjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078185783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078185783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc 32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_arith 32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50 " "Elaborating entity \"lpm_clshift_arith\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst50" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7520 560 736 7600 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift 32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "LPM_CLSHIFT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185797 ""}  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078185797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_euc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_euc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_euc " "Found entity 1: lpm_clshift_euc" {  } { { "db/lpm_clshift_euc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_clshift_euc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078185802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078185802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_euc 32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated " "Elaborating entity \"lpm_clshift_euc\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLO 32bitULA6funcoes:inst3\|CLO:inst8 " "Elaborating entity \"CLO\" for hierarchy \"32bitULA6funcoes:inst3\|CLO:inst8\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst8" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7624 560 728 7720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185805 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "S30\[31..0\] S3 " "Bus \"S30\[31..0\]\" found using same base name as \"S3\", which might lead to a name conflict." {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3488 512 559 3505 "S30\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1562078185810 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "S30\[31..0\] S3 " "Bus \"S30\[31..0\]\" found using same base name as \"S3\", which might lead to a name conflict." {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3624 336 383 3641 "S30\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1562078185810 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "S3 " "Converted elements in bus name \"S3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S3\[31..0\] S331..0 " "Converted element name(s) from \"S3\[31..0\]\" to \"S331..0\"" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 464 512 553 481 "S3\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185810 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S3\[31..0\] S331..0 " "Converted element name(s) from \"S3\[31..0\]\" to \"S331..0\"" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 592 336 377 609 "S3\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185810 ""}  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 464 512 553 481 "S3\[31..0\]" "" } { 592 336 377 609 "S3\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1562078185810 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "S30 " "Converted elements in bus name \"S30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S30\[31..0\] S3031..0 " "Converted element name(s) from \"S30\[31..0\]\" to \"S3031..0\"" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3488 512 559 3505 "S30\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185810 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S30\[31..0\] S3031..0 " "Converted element name(s) from \"S30\[31..0\]\" to \"S3031..0\"" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3624 336 383 3641 "S30\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078185810 ""}  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3488 512 559 3505 "S30\[31..0\]" "" } { 3624 336 383 3641 "S30\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1562078185810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32Bits 32bitULA6funcoes:inst3\|CLO:inst8\|Adder32Bits:inst36 " "Elaborating entity \"Adder32Bits\" for hierarchy \"32bitULA6funcoes:inst3\|CLO:inst8\|Adder32Bits:inst36\"" {  } { { "clo_intruction/CLO.bdf" "inst36" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3584 368 512 3680 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078185811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX 32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195 " "Elaborating entity \"BUSMUX\" for hierarchy \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\"" {  } { { "clo_intruction/CLO.bdf" "inst195" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 216 200 312 304 "inst195" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195 " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\"" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 216 200 312 304 "inst195" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195 " "Instantiated megafunction \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186381 ""}  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 216 200 312 304 "inst195" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078186381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX 32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186383 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000 32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195 " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\"" {  } { { "busmux.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 216 200 312 304 "inst195" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078186425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078186425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc 32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_instruction 32bitULA6funcoes:inst3\|xor_instruction:inst13 " "Elaborating entity \"xor_instruction\" for hierarchy \"32bitULA6funcoes:inst3\|xor_instruction:inst13\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst13" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7736 560 768 7832 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "um um:inst4 " "Elaborating entity \"um\" for hierarchy \"um:inst4\"" {  } { { "oac2/oac2.bdf" "inst4" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -88 168 280 8 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shamtzero shamtzero:inst47 " "Elaborating entity \"shamtzero\" for hierarchy \"shamtzero:inst47\"" {  } { { "oac2/oac2.bdf" "inst47" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 16 80 192 64 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "shamtzero/shamtzero.v" "LPM_CONSTANT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shamtzero/shamtzero.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "shamtzero/shamtzero.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shamtzero/shamtzero.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186593 ""}  } { { "shamtzero/shamtzero.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shamtzero/shamtzero.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078186593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in2_output in2_output:inst34 " "Elaborating entity \"in2_output\" for hierarchy \"in2_output:inst34\"" {  } { { "oac2/oac2.bdf" "inst34" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -672 2032 2176 -576 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "campo_registradores campo_registradores:inst24 " "Elaborating entity \"campo_registradores\" for hierarchy \"campo_registradores:inst24\"" {  } { { "oac2/oac2.bdf" "inst24" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -88 1944 2168 552 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderIP2 campo_registradores:inst24\|DecoderIP2:inst5 " "Elaborating entity \"DecoderIP2\" for hierarchy \"campo_registradores:inst24\|DecoderIP2:inst5\"" {  } { { "campo_registradores/campo_registradores.bdf" "inst5" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/campo_registradores.bdf" { { 112 600 728 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "DecoderIP/DecoderIP2.vhd" "LPM_DECODE_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP2.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "DecoderIP/DecoderIP2.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP2.vhd" 199 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186620 ""}  } { { "DecoderIP/DecoderIP2.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP2.vhd" 199 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078186620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tcf " "Found entity 1: decode_tcf" {  } { { "db/decode_tcf.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/decode_tcf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078186665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078186665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tcf campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component\|decode_tcf:auto_generated " "Elaborating entity \"decode_tcf\" for hierarchy \"campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component\|decode_tcf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32x8 campo_registradores:inst24\|mux32x8:inst1 " "Elaborating entity \"mux32x8\" for hierarchy \"campo_registradores:inst24\|mux32x8:inst1\"" {  } { { "campo_registradores/campo_registradores.bdf" "inst1" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/campo_registradores.bdf" { { 408 1624 1768 968 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "campo_registradores/mux32x8.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/mux32x8.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/mux32x8.vhd" 1182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186701 ""}  } { { "campo_registradores/mux32x8.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/mux32x8.vhd" 1182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078186701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tae " "Found entity 1: mux_tae" {  } { { "db/mux_tae.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_tae.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078186786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078186786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tae campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\|mux_tae:auto_generated " "Elaborating entity \"mux_tae\" for hierarchy \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\|mux_tae:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEM-WB reg_MEM-WB:inst22 " "Elaborating entity \"reg_MEM-WB\" for hierarchy \"reg_MEM-WB:inst22\"" {  } { { "oac2/oac2.bdf" "inst22" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -360 5640 5920 560 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:inst25 " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:inst25\"" {  } { { "oac2/oac2.bdf" "inst25" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 136 5064 5336 296 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem_ram datamemory:inst25\|data_mem_ram:inst " "Elaborating entity \"data_mem_ram\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\"" {  } { { "DataMemory/datamemory.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DataMemory/datamemory.bdf" { { 224 480 736 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_DataMemory/data_mem_ram.vhd" "altsyncram_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PipelineData.mif " "Parameter \"init_file\" = \"PipelineData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078186867 ""}  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078186867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59s3 " "Found entity 1: altsyncram_59s3" {  } { { "db/altsyncram_59s3.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/altsyncram_59s3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078186927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078186927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59s3 datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated " "Elaborating entity \"altsyncram_59s3\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078186975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078186975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_59s3.tdf" "decode2" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/altsyncram_59s3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078186976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078187021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078187021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|mux_gob:mux3 " "Elaborating entity \"mux_gob\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_59s3.tdf" "mux3" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/altsyncram_59s3.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_5bits mux21_5bits:inst42 " "Elaborating entity \"mux21_5bits\" for hierarchy \"mux21_5bits:inst42\"" {  } { { "oac2/oac2.bdf" "inst42" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -152 1712 1856 -72 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_5bits/mux21_5bits.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078187098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078187098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078187098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078187098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078187098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078187098 ""}  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078187098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m7e " "Found entity 1: mux_m7e" {  } { { "db/mux_m7e.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_m7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078187145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078187145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m7e mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component\|mux_m7e:auto_generated " "Elaborating entity \"mux_m7e\" for hierarchy \"mux21_5bits:inst42\|LPM_MUX:LPM_MUX_component\|mux_m7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ra_reg_31 Ra_reg_31:instuuyd " "Elaborating entity \"Ra_reg_31\" for hierarchy \"Ra_reg_31:instuuyd\"" {  } { { "oac2/oac2.bdf" "instuuyd" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -160 1576 1688 -112 "instuuyd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "LPM_CONSTANT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078187159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078187159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078187159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078187159 ""}  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078187159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst1ppoub " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst1ppoub\"" {  } { { "oac2/oac2.bdf" "inst1ppoub" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 656 1784 2056 752 "inst1ppoub" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_helper2 sign_ext:inst1ppoub\|sign_ext_helper2:inst2 " "Elaborating entity \"sign_ext_helper2\" for hierarchy \"sign_ext:inst1ppoub\|sign_ext_helper2:inst2\"" {  } { { "Sign_Ext/sign_ext.bdf" "inst2" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext/sign_ext.bdf" { { -272 608 808 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_helper sign_ext:inst1ppoub\|sign_ext_helper:inst " "Elaborating entity \"sign_ext_helper\" for hierarchy \"sign_ext:inst1ppoub\|sign_ext_helper:inst\"" {  } { { "Sign_Ext/sign_ext.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext/sign_ext.bdf" { { 0 264 464 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_zero sign_ext_zero:inst28 " "Elaborating entity \"sign_ext_zero\" for hierarchy \"sign_ext_zero:inst28\"" {  } { { "oac2/oac2.bdf" "inst28" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 760 1760 2096 856 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187164 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst17 " "Primitive \"GND\" of instance \"inst17\" not used" {  } { { "Sign_Ext_zero/sign_ext_zero.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext_zero/sign_ext_zero.bdf" { { 624 632 664 656 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562078187165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst45 " "Elaborating entity \"mux21\" for hierarchy \"mux21:inst45\"" {  } { { "oac2/oac2.bdf" "inst45" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -64 3888 4072 32 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078187167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_ula control_ula:inst37 " "Elaborating entity \"control_ula\" for hierarchy \"control_ula:inst37\"" {  } { { "oac2/oac2.bdf" "inst37" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 832 3016 3240 1024 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clo_id clo_id:inst5 " "Elaborating entity \"clo_id\" for hierarchy \"clo_id:inst5\"" {  } { { "oac2/oac2.bdf" "inst5" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1056 2832 3000 1152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189157 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { { 760 -64 -16 792 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562078189158 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { { 800 -64 -16 832 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562078189158 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { { 840 -64 -16 872 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562078189158 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst70 " "Primitive \"NOT\" of instance \"inst70\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { { 464 -64 -16 496 "inst70" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562078189158 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { { 664 -64 -16 696 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562078189158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xori_func Xori_func:inst14 " "Elaborating entity \"Xori_func\" for hierarchy \"Xori_func:inst14\"" {  } { { "oac2/oac2.bdf" "inst14" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1176 2832 3000 1272 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189159 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "Xori_Function/Xori_func.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Xori_Function/Xori_func.bdf" { { 528 552 600 560 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562078189159 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "Xori_Function/Xori_func.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Xori_Function/Xori_func.bdf" { { 568 552 600 600 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562078189159 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "Xori_Function/Xori_func.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Xori_Function/Xori_func.bdf" { { 608 552 600 640 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562078189159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_foward mux41_foward:inst11 " "Elaborating entity \"mux41_foward\" for hierarchy \"mux41_foward:inst11\"" {  } { { "oac2/oac2.bdf" "inst11" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 360 3144 3288 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux41_foward:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux41_foward:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux41_foward.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux41_foward.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux41_foward:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux41_foward:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux41_foward.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux41_foward.vhd" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux41_foward:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux41_foward:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078189182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078189182 ""}  } { { "mux41_foward.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux41_foward.vhd" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078189182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_99e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_99e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_99e " "Found entity 1: mux_99e" {  } { { "db/mux_99e.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_99e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078189227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078189227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_99e mux41_foward:inst11\|LPM_MUX:LPM_MUX_component\|mux_99e:auto_generated " "Elaborating entity \"mux_99e\" for hierarchy \"mux41_foward:inst11\|LPM_MUX:LPM_MUX_component\|mux_99e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:inst27 " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:inst27\"" {  } { { "oac2/oac2.bdf" "inst27" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 848 3696 3872 1008 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador forwarding_unit:inst27\|comparador:inst32 " "Elaborating entity \"comparador\" for hierarchy \"forwarding_unit:inst27\|comparador:inst32\"" {  } { { "Forward_Unit/forwarding_unit.bdf" "inst32" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Forward_Unit/forwarding_unit.bdf" { { 592 1064 1192 688 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Comparador/comparador.vhd" "LPM_COMPARE_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Comparador/comparador.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Comparador/comparador.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Comparador/comparador.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078189244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078189244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078189244 ""}  } { { "Comparador/comparador.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Comparador/comparador.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078189244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_peg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_peg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_peg " "Found entity 1: cmpr_peg" {  } { { "db/cmpr_peg.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/cmpr_peg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078189295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078189295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_peg forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component\|cmpr_peg:auto_generated " "Elaborating entity \"cmpr_peg\" for hierarchy \"forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component\|cmpr_peg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078189296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2_left shift2_left:instahsgdags " "Elaborating entity \"shift2_left\" for hierarchy \"shift2_left:instahsgdags\"" {  } { { "oac2/oac2.bdf" "instahsgdags" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -8 3072 3280 88 "instahsgdags" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_2_left shift2_left:instahsgdags\|lpm_clshift_2_left:inst " "Elaborating entity \"lpm_clshift_2_left\" for hierarchy \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\"" {  } { { "shift2_left/shift2_left.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/shift2_left.bdf" { { 72 280 456 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "LPM_CLSHIFT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078191427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078191427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078191427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 2 " "Parameter \"lpm_widthdist\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078191427 ""}  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078191427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_rkb " "Found entity 1: lpm_clshift_rkb" {  } { { "db/lpm_clshift_rkb.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_clshift_rkb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078191431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078191431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_rkb shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_rkb:auto_generated " "Elaborating entity \"lpm_clshift_rkb\" for hierarchy \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_rkb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Endereco_jump Endereco_jump:inst40 " "Elaborating entity \"Endereco_jump\" for hierarchy \"Endereco_jump:inst40\"" {  } { { "oac2/oac2.bdf" "inst40" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -336 3048 3296 -240 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lui_result lui_result:inst43 " "Elaborating entity \"lui_result\" for hierarchy \"lui_result:inst43\"" {  } { { "oac2/oac2.bdf" "inst43" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 624 3584 3784 720 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_lui lui_result:inst43\|shift_lui:inst9 " "Elaborating entity \"shift_lui\" for hierarchy \"lui_result:inst43\|shift_lui:inst9\"" {  } { { "Shift_lui/lui_result.bdf" "inst9" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/lui_result.bdf" { { 88 328 504 168 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shift_lui/shift_lui.vhd" "LPM_CLSHIFT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/shift_lui.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/shift_lui.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078191479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078191479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078191479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078191479 ""}  } { { "Shift_lui/shift_lui.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/shift_lui.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078191479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_clshift_ukb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078191485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078191485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant:inst8 " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant:inst8\"" {  } { { "oac2/oac2.bdf" "inst8" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 136 440 552 184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant:inst8 " "Elaborated megafunction instantiation \"lpm_constant:inst8\"" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 136 440 552 184 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant:inst8 " "Instantiated megafunction \"lpm_constant:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078191524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562078191524 ""}  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 136 440 552 184 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562078191524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0j4 " "Found entity 1: lpm_constant_0j4" {  } { { "db/lpm_constant_0j4.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_constant_0j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562078191527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078191527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0j4 lpm_constant:inst8\|lpm_constant_0j4:ag " "Elaborating entity \"lpm_constant_0j4\" for hierarchy \"lpm_constant:inst8\|lpm_constant_0j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078191528 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\] " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1 " "Synthesized away node \"32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 336 3680 3920 624 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst20|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3 " "Synthesized away node \"32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 336 3680 3920 624 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst20|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5 " "Synthesized away node \"32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 336 3680 3920 624 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst20|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7 " "Synthesized away node \"32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 336 3680 3920 624 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst20|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\] " "Synthesized away node \"32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 336 3680 3920 624 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst20|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4 " "Synthesized away node \"32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 336 3680 3920 624 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst20|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6 " "Synthesized away node \"32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 336 3680 3920 624 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst20|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8 " "Synthesized away node \"32bitULA6funcoes:inst20\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 336 3680 3920 624 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst20|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\] " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562078195204 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562078195204 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562078195204 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EX_MEM_Enable VCC " "Pin \"EX_MEM_Enable\" is stuck at VCC" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -848 1840 2018 -832 "EX_MEM_Enable" "" } { -856 1744 1857 -840 "EX_MEM_Enable" "" } { 608 4160 4336 644 "EX_MEM_Enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562078206384 "|oac2|EX_MEM_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_Enable VCC " "Pin \"MEM_WB_Enable\" is stuck at VCC" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -832 1840 2023 -816 "MEM_WB_Enable" "" } { -840 1744 1840 -824 "MEM_WB_Enable" "" } { 496 5447 5640 512 "MEM_WB_Enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562078206384 "|oac2|MEM_WB_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUcontrol_to_ULA\[3\] GND " "Pin \"ALUcontrol_to_ULA\[3\]\" is stuck at GND" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA\[3..0\]" "" } { 352 3552 3680 368 "ALUcontrol_to_ULA\[0\]" "" } { 368 3552 3680 384 "ALUcontrol_to_ULA\[1\]" "" } { 400 3552 3680 416 "ALUcontrol_to_ULA\[2\]" "" } { 384 3552 3680 400 "ALUcontrol_to_ULA\[3\]" "" } { 848 3240 3368 864 "ALUcontrol_to_ULA\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562078206384 "|oac2|ALUcontrol_to_ULA[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562078206384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562078206654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "416 " "416 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562078221195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562078225112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562078225112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4639 " "Implemented 4639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562078225548 ""} { "Info" "ICUT_CUT_TM_OPINS" "484 " "Implemented 484 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562078225548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4057 " "Implemented 4057 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562078225548 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1562078225548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562078225548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1196 " "Peak virtual memory: 1196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562078225618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  2 11:37:05 2019 " "Processing ended: Tue Jul  2 11:37:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562078225618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562078225618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562078225618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562078225618 ""}
