{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520687712043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520687712043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 05:15:11 2018 " "Processing started: Sat Mar 10 05:15:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520687712043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687712043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_task3 -c lab4_task3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_task3 -c lab4_task3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687712043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520687712936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520687712936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key task3.sv(1) " "Verilog HDL Declaration information at task3.sv(1): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520687731552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687731552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687731552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prga.sv 1 1 " "Found 1 design units, including 1 entities, in source file prga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prga " "Found entity 1: prga" {  } { { "prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687731556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687731556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arc4.sv 1 1 " "Found 1 design units, including 1 entities, in source file arc4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arc4 " "Found entity 1: arc4" {  } { { "arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687731556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687731556 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ksa.sv(27) " "Verilog HDL information at ksa.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1520687731568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task2/ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task2/ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687731568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687731568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task1/s_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task1/s_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_mem " "Found entity 1: s_mem" {  } { { "../task1/s_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/s_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687731572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687731572 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init.sv(19) " "Verilog HDL information at init.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1520687731572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task1/init.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task1/init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687731572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687731572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pt_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pt_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pt_mem " "Found entity 1: pt_mem" {  } { { "pt_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/pt_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687731582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687731582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ct_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ct_mem " "Found entity 1: ct_mem" {  } { { "ct_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/ct_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687731589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687731589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task3 " "Elaborating entity \"task3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520687731661 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task3.sv(2) " "Output port \"HEX0\" at task3.sv(2) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520687731671 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task3.sv(2) " "Output port \"HEX1\" at task3.sv(2) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520687731671 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task3.sv(2) " "Output port \"HEX2\" at task3.sv(2) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520687731671 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task3.sv(3) " "Output port \"HEX3\" at task3.sv(3) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520687731671 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task3.sv(3) " "Output port \"HEX4\" at task3.sv(3) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520687731671 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task3.sv(3) " "Output port \"HEX5\" at task3.sv(3) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520687731671 "|task3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task3.sv(4) " "Output port \"LEDR\" at task3.sv(4) has no driver" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520687731671 "|task3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mem ct_mem:ct " "Elaborating entity \"ct_mem\" for hierarchy \"ct_mem:ct\"" {  } { { "task3.sv" "ct" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687731724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ct_mem:ct\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\"" {  } { { "ct_mem.v" "altsyncram_component" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/ct_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687731991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mem:ct\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ct_mem:ct\|altsyncram:altsyncram_component\"" {  } { { "ct_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/ct_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687732019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mem:ct\|altsyncram:altsyncram_component " "Instantiated megafunction \"ct_mem:ct\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/test1.mif " "Parameter \"init_file\" = \"C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/test1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687732019 ""}  } { { "ct_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/ct_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520687732019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qap1 " "Found entity 1: altsyncram_qap1" {  } { { "db/altsyncram_qap1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_qap1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687732089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687732089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qap1 ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated " "Elaborating entity \"altsyncram_qap1\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687732089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fuq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fuq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fuq2 " "Found entity 1: altsyncram_fuq2" {  } { { "db/altsyncram_fuq2.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_fuq2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687732162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687732162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fuq2 ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|altsyncram_fuq2:altsyncram1 " "Elaborating entity \"altsyncram_fuq2\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|altsyncram_fuq2:altsyncram1\"" {  } { { "db/altsyncram_qap1.tdf" "altsyncram1" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_qap1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687732162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_qap1.tdf" "mgl_prim2" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_qap1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687733550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_qap1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_qap1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687733598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687733598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687733598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687733598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129578496 " "Parameter \"NODE_NAME\" = \"1129578496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687733598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687733598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687733598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687733598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687733598 ""}  } { { "db/altsyncram_qap1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_qap1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520687733598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687733800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_qap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pt_mem pt_mem:pt " "Elaborating entity \"pt_mem\" for hierarchy \"pt_mem:pt\"" {  } { { "task3.sv" "pt" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pt_mem:pt\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pt_mem:pt\|altsyncram:altsyncram_component\"" {  } { { "pt_mem.v" "altsyncram_component" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/pt_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pt_mem:pt\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pt_mem:pt\|altsyncram:altsyncram_component\"" {  } { { "pt_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/pt_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pt_mem:pt\|altsyncram:altsyncram_component " "Instantiated megafunction \"pt_mem:pt\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734417 ""}  } { { "pt_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/pt_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520687734417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3q1 " "Found entity 1: altsyncram_a3q1" {  } { { "db/altsyncram_a3q1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_a3q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687734485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687734485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a3q1 pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated " "Elaborating entity \"altsyncram_a3q1\" for hierarchy \"pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fg2 " "Found entity 1: altsyncram_4fg2" {  } { { "db/altsyncram_4fg2.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_4fg2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687734585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687734585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fg2 pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|altsyncram_4fg2:altsyncram1 " "Elaborating entity \"altsyncram_4fg2\" for hierarchy \"pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|altsyncram_4fg2:altsyncram1\"" {  } { { "db/altsyncram_a3q1.tdf" "altsyncram1" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_a3q1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a3q1.tdf" "mgl_prim2" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_a3q1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a3q1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_a3q1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1347682304 " "Parameter \"NODE_NAME\" = \"1347682304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734671 ""}  } { { "db/altsyncram_a3q1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_a3q1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520687734671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arc4 arc4:a4 " "Elaborating entity \"arc4\" for hierarchy \"arc4:a4\"" {  } { { "task3.sv" "a4" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_mem arc4:a4\|s_mem:s " "Elaborating entity \"s_mem\" for hierarchy \"arc4:a4\|s_mem:s\"" {  } { { "arc4.sv" "s" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arc4:a4\|s_mem:s\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\"" {  } { { "../task1/s_mem.v" "altsyncram_component" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/s_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arc4:a4\|s_mem:s\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\"" {  } { { "../task1/s_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/s_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arc4:a4\|s_mem:s\|altsyncram:altsyncram_component " "Instantiated megafunction \"arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734814 ""}  } { { "../task1/s_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/s_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520687734814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pvp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pvp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pvp1 " "Found entity 1: altsyncram_pvp1" {  } { { "db/altsyncram_pvp1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_pvp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687734903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687734903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pvp1 arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated " "Elaborating entity \"altsyncram_pvp1\" for hierarchy \"arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pvp1.tdf" "mgl_prim2" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_pvp1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pvp1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_pvp1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687734967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687734967 ""}  } { { "db/altsyncram_pvp1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/altsyncram_pvp1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520687734967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init arc4:a4\|init:init " "Elaborating entity \"init\" for hierarchy \"arc4:a4\|init:init\"" {  } { { "arc4.sv" "init" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687735011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 init.sv(49) " "Verilog HDL assignment warning at init.sv(49): truncated value with size 32 to match size of target (8)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520687735015 "|task3|arc4:a4|init:init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ksa arc4:a4\|ksa:ksa " "Elaborating entity \"ksa\" for hierarchy \"arc4:a4\|ksa:ksa\"" {  } { { "arc4.sv" "ksa" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687735055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(65) " "Verilog HDL assignment warning at ksa.sv(65): truncated value with size 32 to match size of target (8)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520687735059 "|task3|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(69) " "Verilog HDL assignment warning at ksa.sv(69): truncated value with size 32 to match size of target (8)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520687735059 "|task3|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(73) " "Verilog HDL assignment warning at ksa.sv(73): truncated value with size 32 to match size of target (8)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520687735059 "|task3|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(103) " "Verilog HDL assignment warning at ksa.sv(103): truncated value with size 32 to match size of target (8)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520687735059 "|task3|arc4:a4|ksa:ksa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prga arc4:a4\|prga:prga " "Elaborating entity \"prga\" for hierarchy \"arc4:a4\|prga:prga\"" {  } { { "arc4.sv" "prga" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687735099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(92) " "Verilog HDL assignment warning at prga.sv(92): truncated value with size 32 to match size of target (8)" {  } { { "prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520687735101 "|task3|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(109) " "Verilog HDL assignment warning at prga.sv(109): truncated value with size 32 to match size of target (8)" {  } { { "prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520687735101 "|task3|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(154) " "Verilog HDL assignment warning at prga.sv(154): truncated value with size 32 to match size of target (8)" {  } { { "prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520687735102 "|task3|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(345) " "Verilog HDL assignment warning at prga.sv(345): truncated value with size 32 to match size of target (8)" {  } { { "prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520687735107 "|task3|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(375) " "Verilog HDL assignment warning at prga.sv(375): truncated value with size 32 to match size of target (8)" {  } { { "prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520687735107 "|task3|arc4:a4|prga:prga"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1520687735810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.03.10.05:15:44 Progress: Loading sld590eee0f/alt_sld_fab_wrapper_hw.tcl " "2018.03.10.05:15:44 Progress: Loading sld590eee0f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687744088 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687748755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687749111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687752230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687752504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687752737 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687753042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687753092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687753134 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1520687754010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld590eee0f/alt_sld_fab.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/ip/sld590eee0f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687754461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687754461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687754616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687754616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687754621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687754621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687754706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687754706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687754835 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687754835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687754835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687754925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687754925 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arc4:a4\|ksa:ksa\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arc4:a4\|ksa:ksa\|Mod0\"" {  } { { "../task2/ksa.sv" "Mod0" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687756992 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1520687756992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arc4:a4\|ksa:ksa\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"arc4:a4\|ksa:ksa\|lpm_divide:Mod0\"" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687757111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arc4:a4\|ksa:ksa\|lpm_divide:Mod0 " "Instantiated megafunction \"arc4:a4\|ksa:ksa\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687757111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687757111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687757111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520687757111 ""}  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520687757111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687757171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687757171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687757202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687757202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520687757272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687757272 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520687758503 "|task3|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1520687758503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687758686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1520687759103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687759454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/output_files/lab4_task3.map.smsg " "Generated suppressed messages file C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/output_files/lab4_task3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687759957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520687761377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520687761377 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "task3.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/task3.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520687761665 "|task3|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1520687761665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "827 " "Implemented 827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520687761665 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520687761665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "731 " "Implemented 731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520687761665 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1520687761665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520687761665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "821 " "Peak virtual memory: 821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520687761725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 05:16:01 2018 " "Processing ended: Sat Mar 10 05:16:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520687761725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520687761725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520687761725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520687761725 ""}
