Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 15:52:51 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   227 |
|    Minimum number of control sets                        |   227 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   227 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   209 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             153 |           43 |
| Yes          | No                    | No                     |            6617 |         1548 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+-------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+-------------------+------------------+----------------+
|  clk         | fsm7/out[1]_i_1__16_n_0         |                   |                2 |              2 |
|  clk         | fsm6/fsm6_write_en              |                   |                1 |              2 |
|  clk         | fsm4/fsm4_write_en              |                   |                1 |              2 |
|  clk         | fsm1/fsm1_write_en              |                   |                1 |              2 |
|  clk         | fsm0/fsm0_write_en              |                   |                1 |              2 |
|  clk         | fsm3/fsm3_write_en              |                   |                2 |              3 |
|  clk         | fsm8/fsm8_write_en              |                   |                2 |              3 |
|  clk         | fsm5/fsm5_write_en              |                   |                2 |              3 |
|  clk         | fsm2/fsm2_write_en              |                   |                1 |              3 |
|  clk         | fsm/fsm_write_en                |                   |                1 |              3 |
|  clk         | fsm0/E[0]                       |                   |                1 |              4 |
|  clk         | fsm7/E[0]                       |                   |                1 |              4 |
|  clk         | fsm1/E[0]                       |                   |                2 |              4 |
|  clk         | fsm8/E[0]                       |                   |                2 |              4 |
|  clk         | fsm8/out_reg[0]_2[0]            |                   |                1 |              4 |
|  clk         | fsm5/done_reg[0]                |                   |                1 |              4 |
|  clk         | fsm5/E[0]                       |                   |                1 |              4 |
|  clk         | fsm4/E[0]                       |                   |                1 |              4 |
|  clk         | i1/out_reg[2]_15                |                   |               31 |             32 |
|  clk         | i1/out_reg[0]_22[0]             |                   |               19 |             32 |
|  clk         | i1/out_reg[0]_14[0]             |                   |               23 |             32 |
|  clk         | i1/out_reg[2]_12                |                   |               31 |             32 |
|  clk         | i1/out_reg[0]_13[0]             |                   |               21 |             32 |
|  clk         | i1/out_reg[0]_11[0]             |                   |               20 |             32 |
|  clk         | i1/out_reg[0]_10[0]             |                   |               22 |             32 |
|  clk         | i1/out_reg[2]_13                |                   |               31 |             32 |
|  clk         | i1/out_reg[2]_14                |                   |               32 |             32 |
|  clk         | i1/out_reg[2]_23                |                   |               30 |             32 |
|  clk         | i1/out_reg[2]_16                |                   |               31 |             32 |
|  clk         | i1/out_reg[2]_17                |                   |               31 |             32 |
|  clk         | i1/out_reg[2]_18                |                   |               30 |             32 |
|  clk         | i1/out_reg[2]_19                |                   |               30 |             32 |
|  clk         | i1/out_reg[0]_16[0]             |                   |               21 |             32 |
|  clk         | i1/out_reg[2]_20                |                   |               31 |             32 |
|  clk         | i1/out_reg[2]_21                |                   |               29 |             32 |
|  clk         | i1/out_reg[0]_1[0]              |                   |               21 |             32 |
|  clk         | i1/out_reg[2]_22                |                   |               30 |             32 |
|  clk         | i1/out_reg[2]_25                |                   |               30 |             32 |
|  clk         | i1/out_reg[2]_24                |                   |               32 |             32 |
|  clk         | i1/out_reg[1]_22                |                   |               32 |             32 |
|  clk         | i1/out_reg[1]_10                |                   |               29 |             32 |
|  clk         | i1/out_reg[1]_11                |                   |               31 |             32 |
|  clk         | i1/out_reg[1]_12                |                   |               29 |             32 |
|  clk         | i1/out_reg[1]_13                |                   |               31 |             32 |
|  clk         | i1/out_reg[1]_14                |                   |               30 |             32 |
|  clk         | i1/out_reg[1]_15                |                   |               31 |             32 |
|  clk         | i1/out_reg[1]_16                |                   |               30 |             32 |
|  clk         | i1/out_reg[1]_17                |                   |               31 |             32 |
|  clk         | i1/out_reg[1]_18                |                   |               32 |             32 |
|  clk         | i1/out_reg[1]_19                |                   |               31 |             32 |
|  clk         | i1/out_reg[1]_20                |                   |               30 |             32 |
|  clk         | i1/out_reg[1]_21                |                   |               29 |             32 |
|  clk         | i1/out_reg[2]_11                |                   |               30 |             32 |
|  clk         | i1/out_reg[1]_23                |                   |               29 |             32 |
|  clk         | i1/out_reg[1]_24                |                   |               29 |             32 |
|  clk         | i1/out_reg[1]_25                |                   |               30 |             32 |
|  clk         | i1/out_reg[1]_26                |                   |               32 |             32 |
|  clk         | i1/out_reg[1]_27                |                   |               31 |             32 |
|  clk         | i1/out_reg[1]_28                |                   |               30 |             32 |
|  clk         | i1/out_reg[1]_29                |                   |               29 |             32 |
|  clk         | i1/out_reg[1]_30                |                   |               30 |             32 |
|  clk         | i1/out_reg[1]_31                |                   |               30 |             32 |
|  clk         | i1/out_reg[1]_8                 |                   |               32 |             32 |
|  clk         | i1/out_reg[1]_9                 |                   |               29 |             32 |
|  clk         | i1/out_reg[2]_10                |                   |               31 |             32 |
|  clk         | i1/out_reg[3]_33[0]             |                   |               22 |             32 |
|  clk         | i1/out_reg[3]_2[0]              |                   |               19 |             32 |
|  clk         | i1/out_reg[3]_20[0]             |                   |               19 |             32 |
|  clk         | i1/out_reg[3]_21[0]             |                   |               21 |             32 |
|  clk         | i1/out_reg[3]_22[0]             |                   |               19 |             32 |
|  clk         | i1/out_reg[3]_23[0]             |                   |               18 |             32 |
|  clk         | i1/out_reg[3]_25[0]             |                   |               21 |             32 |
|  clk         | i1/out_reg[3]_26[0]             |                   |               21 |             32 |
|  clk         | i1/out_reg[3]_27[0]             |                   |               18 |             32 |
|  clk         | i1/out_reg[3]_28[0]             |                   |               18 |             32 |
|  clk         | i1/out_reg[3]_29[0]             |                   |               20 |             32 |
|  clk         | i1/out_reg[3]_3[0]              |                   |               23 |             32 |
|  clk         | i1/out_reg[3]_30[0]             |                   |               20 |             32 |
|  clk         | i1/out_reg[3]_31[0]             |                   |               21 |             32 |
|  clk         | i1/out_reg[3]_32[0]             |                   |               20 |             32 |
|  clk         | i1/out_reg[3]_19[0]             |                   |               17 |             32 |
|  clk         | i1/out_reg[3]_34[0]             |                   |               23 |             32 |
|  clk         | i1/out_reg[3]_35[0]             |                   |               19 |             32 |
|  clk         | i1/out_reg[3]_36[0]             |                   |               25 |             32 |
|  clk         | i1/out_reg[3]_37[0]             |                   |               19 |             32 |
|  clk         | i1/out_reg[3]_38[0]             |                   |               23 |             32 |
|  clk         | i1/out_reg[3]_39[0]             |                   |               20 |             32 |
|  clk         | i1/out_reg[3]_4[0]              |                   |               18 |             32 |
|  clk         | i1/out_reg[3]_40[0]             |                   |               25 |             32 |
|  clk         | i1/out_reg[3]_5[0]              |                   |               19 |             32 |
|  clk         | i1/out_reg[3]_6[0]              |                   |               22 |             32 |
|  clk         | i1/out_reg[3]_7[0]              |                   |               22 |             32 |
|  clk         | i1/out_reg[3]_8[0]              |                   |               25 |             32 |
|  clk         | i1/out_reg[3]_9[0]              |                   |               19 |             32 |
|  clk         | i1/out_reg[2]_6[0]              |                   |               19 |             32 |
|  clk         | i1/out_reg[0]_19[0]             |                   |               17 |             32 |
|  clk         | i1/out_reg[0]_2[0]              |                   |               18 |             32 |
|  clk         | i1/out_reg[0]_20[0]             |                   |               20 |             32 |
|  clk         | i1/out_reg[0]_38                |                   |               30 |             32 |
|  clk         | i1/out_reg[0]_23[0]             |                   |               16 |             32 |
|  clk         | i1/out_reg[0]_4[0]              |                   |               15 |             32 |
|  clk         | i1/out_reg[0]_5[0]              |                   |               23 |             32 |
|  clk         | i1/out_reg[0]_7[0]              |                   |               22 |             32 |
|  clk         | i1/out_reg[0]_8[0]              |                   |               17 |             32 |
|  clk         | i1/out_reg[2]_0[0]              |                   |               19 |             32 |
|  clk         | i1/out_reg[2]_2[0]              |                   |               25 |             32 |
|  clk         | i1/out_reg[2]_3[0]              |                   |               23 |             32 |
|  clk         | i1/out_reg[2]_4[0]              |                   |               22 |             32 |
|  clk         | i1/out_reg[2]_5[0]              |                   |               20 |             32 |
|  clk         | i1/out_reg[0]_17[0]             |                   |               21 |             32 |
|  clk         | i1/out_reg[2]_7[0]              |                   |               15 |             32 |
|  clk         | i1/out_reg[2]_8[0]              |                   |               22 |             32 |
|  clk         | i1/out_reg[3]_0[0]              |                   |               21 |             32 |
|  clk         | i1/out_reg[3]_1[0]              |                   |               18 |             32 |
|  clk         | i1/out_reg[3]_10[0]             |                   |               24 |             32 |
|  clk         | i1/out_reg[3]_11[0]             |                   |               19 |             32 |
|  clk         | i1/out_reg[3]_12[0]             |                   |               16 |             32 |
|  clk         | i1/out_reg[3]_13[0]             |                   |               20 |             32 |
|  clk         | i1/out_reg[3]_14[0]             |                   |               20 |             32 |
|  clk         | i1/out_reg[3]_15[0]             |                   |               21 |             32 |
|  clk         | i1/out_reg[3]_16[0]             |                   |               17 |             32 |
|  clk         | i1/out_reg[3]_17[0]             |                   |               21 |             32 |
|  clk         | i1/out_reg[3]_18[0]             |                   |               19 |             32 |
|  clk         | fsm3/out_reg[0]_34              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_23              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_24              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_25              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_26              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_27              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_28              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_29              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_3               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_30              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_31              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_32              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_33              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_22              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_35              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_36              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_37              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_38              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_39              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_4               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_40              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_41              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_42              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_43              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_44              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[0]_45              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_11              |                   |               31 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en |                   |               15 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                   |               10 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en |                   |               17 |             32 |
|  clk         | fsm/A_int_read0_0_write_en      |                   |               28 |             32 |
|  clk         | fsm/B_int_read0_0_write_en      |                   |               28 |             32 |
|  clk         | fsm/C_int_read0_0_write_en      |                   |               11 |             32 |
|  clk         | fsm2/C_i_j_0_write_en           |                   |               13 |             32 |
|  clk         | fsm3/A_read0_0_write_en         |                   |               31 |             32 |
|  clk         | fsm3/B_read0_0_write_en         |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_0               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_1               |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_10              |                   |               30 |             32 |
|  clk         | i1/out_reg[0]_46                |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_12              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_13              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_14              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_15              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_16              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_17              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_18              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_19              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_2               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_20              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_21              |                   |               29 |             32 |
|  clk         | i1/out_reg[0]_34                |                   |               30 |             32 |
|  clk         | fsm8/alpha__0_write_en          |                   |                8 |             32 |
|  clk         | fsm8/beta__0_write_en           |                   |                8 |             32 |
|  clk         | i1/out_reg[0]_24                |                   |               31 |             32 |
|  clk         | i1/out_reg[0]_25                |                   |               30 |             32 |
|  clk         | i1/out_reg[0]_26                |                   |               29 |             32 |
|  clk         | i1/out_reg[0]_27                |                   |               30 |             32 |
|  clk         | i1/out_reg[0]_28                |                   |               27 |             32 |
|  clk         | i1/out_reg[0]_29                |                   |               28 |             32 |
|  clk         | i1/out_reg[0]_30                |                   |               30 |             32 |
|  clk         | i1/out_reg[0]_31                |                   |               31 |             32 |
|  clk         | i1/out_reg[0]_32                |                   |               30 |             32 |
|  clk         | i1/out_reg[0]_33                |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_47              |                   |               30 |             32 |
|  clk         | i1/out_reg[0]_35                |                   |               31 |             32 |
|  clk         | i1/out_reg[0]_36                |                   |               30 |             32 |
|  clk         | i1/out_reg[0]_37                |                   |               31 |             32 |
|  clk         | i1/out_reg[0]_39                |                   |               29 |             32 |
|  clk         | i1/out_reg[0]_40                |                   |               30 |             32 |
|  clk         | i1/out_reg[0]_41                |                   |               29 |             32 |
|  clk         | i1/out_reg[0]_42                |                   |               29 |             32 |
|  clk         | i1/out_reg[0]_43                |                   |               31 |             32 |
|  clk         | i1/out_reg[0]_44                |                   |               31 |             32 |
|  clk         | i1/out_reg[0]_45                |                   |               29 |             32 |
|  clk         | i1/out_reg[0]_47                |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_4               |                   |               15 |             32 |
|  clk         | fsm3/out_reg[0]_46              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_48              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_49              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_5               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_50              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_51              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_52              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_53              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_54              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_55              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_56              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_57              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_58              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_59              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_6               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_60              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_61              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_62              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_63              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_7               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_8               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_9               |                   |               31 |             32 |
|  clk         | fsm6/C_sh_read0_0_write_en      |                   |               10 |             32 |
|  clk         |                                 | mult_pipe2/p_0_in |               15 |             51 |
|  clk         |                                 | mult_pipe1/p_0_in |               12 |             51 |
|  clk         |                                 | mult_pipe0/p_0_in |               17 |             51 |
|  clk         |                                 |                   |               30 |             64 |
+--------------+---------------------------------+-------------------+------------------+----------------+


