{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 12:23:16 2025 " "Info: Processing started: Sun Dec 21 12:23:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Sythesis_Caculator25_12_12 EP3C5F256C6 " "Info: Automatically selected device EP3C5F256C6 for design Sythesis_Caculator25_12_12" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst2\|altpll:altpll_component\|altpll_8u32:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"altpll0:inst2\|altpll:altpll_component\|altpll_8u32:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst2\|altpll:altpll_component\|altpll_8u32:auto_generated\|clk\[0\] 1 5000 0 0 " "Info: Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for altpll0:inst2\|altpll:altpll_component\|altpll_8u32:auto_generated\|clk\[0\] port" {  } { { "db/altpll_8u32.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/altpll_8u32.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_8u32.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/altpll_8u32.tdf" 31 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Info: Device EP3C16F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Critical Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout0 " "Info: Pin dout0 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout0 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 120 800 976 136 "dout0" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout1 " "Info: Pin dout1 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout1 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 136 800 976 152 "dout1" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout2 " "Info: Pin dout2 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout2 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 152 800 976 168 "dout2" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout3 " "Info: Pin dout3 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout3 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 168 800 976 184 "dout3" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout4 " "Info: Pin dout4 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout4 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 184 800 976 200 "dout4" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout5 " "Info: Pin dout5 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout5 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 200 800 976 216 "dout5" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout6 " "Info: Pin dout6 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout6 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 216 800 976 232 "dout6" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pout0 " "Info: Pin pout0 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { pout0 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 248 800 976 264 "pout0" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pout0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pout1 " "Info: Pin pout1 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { pout1 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 264 800 976 280 "pout1" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pout1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pout2 " "Info: Pin pout2 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { pout2 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 280 800 976 296 "pout2" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pout3 " "Info: Pin pout3 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { pout3 } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 296 800 976 312 "pout3" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pout3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLEAR " "Info: Pin CLEAR not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { CLEAR } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 184 288 456 200 "CLEAR" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col2 " "Info: Pin col2 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { col2 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col2" } } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 264 -96 72 280 "col2" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col1 " "Info: Pin col1 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { col1 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col1" } } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 248 -96 72 264 "col1" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col3 " "Info: Pin col3 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { col3 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col3" } } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 280 -96 72 296 "col3" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col0 " "Info: Pin col0 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { col0 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col0" } } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 232 -96 72 248 "col0" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 0 -120 48 16 "CLK" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[7\]\|combout " "Warning: Node \"inst\|inst67\|q\[7\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[6\]\|combout " "Warning: Node \"inst\|inst67\|q\[6\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[5\]\|combout " "Warning: Node \"inst\|inst67\|q\[5\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[4\]\|combout " "Warning: Node \"inst\|inst67\|q\[4\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[1\]\|combout " "Warning: Node \"inst\|inst67\|q\[1\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[2\]\|combout " "Warning: Node \"inst\|inst67\|q\[2\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[3\]\|combout " "Warning: Node \"inst\|inst67\|q\[3\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[0\]\|combout " "Warning: Node \"inst\|inst67\|q\[0\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sythesis_Caculator25_12_12.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Sythesis_Caculator25_12_12.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{key:inst1\|keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst2\|altpll:altpll_component\|altpll_8u32:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node altpll0:inst2\|altpll:altpll_component\|altpll_8u32:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_8u32.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/altpll_8u32.tdf" 31 2 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_8u32:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:inst1\|keyboard:inst1\|reg_clk_scan  " "Info: Automatically promoted node key:inst1\|keyboard:inst1\|reg_clk_scan " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:inst1\|keyboard:inst1\|reg_clk_scan~0 " "Info: Destination node key:inst1\|keyboard:inst1\|reg_clk_scan~0" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" 33 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:inst1|keyboard:inst1|reg_clk_scan~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 781 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" 33 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:inst1|keyboard:inst1|reg_clk_scan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLEAR~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node CLEAR~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[7\] " "Info: Destination node Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[7\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Simulation_Circuit:inst|latch_8bit_separate:inst67|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[6\] " "Info: Destination node Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[6\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Simulation_Circuit:inst|latch_8bit_separate:inst67|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[5\] " "Info: Destination node Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[5\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Simulation_Circuit:inst|latch_8bit_separate:inst67|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[0\] " "Info: Destination node Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[0\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Simulation_Circuit:inst|latch_8bit_separate:inst67|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[4\] " "Info: Destination node Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[4\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Simulation_Circuit:inst|latch_8bit_separate:inst67|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[1\] " "Info: Destination node Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[1\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Simulation_Circuit:inst|latch_8bit_separate:inst67|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[2\] " "Info: Destination node Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[2\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Simulation_Circuit:inst|latch_8bit_separate:inst67|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[3\] " "Info: Destination node Simulation_Circuit:inst\|latch_8bit_separate:inst67\|q\[3\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Simulation_Circuit:inst|latch_8bit_separate:inst67|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { { 184 288 456 200 "CLEAR" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 851 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 4 11 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 4 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 12 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 12:23:19 2025 " "Info: Processing ended: Sun Dec 21 12:23:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
