# [vgen_easy_01](https://github.com/shailja-thakur/VGen/blob/main/prompts-and-testbenches/basic1/prompt1_wire_assign.v)
## Prompt
please finish this module according to the specification
```verilog

```
## Reply

