# fifo_synchronous_verilog
