{"vcs1":{"timestamp_begin":1684326238.198312114, "rt":1.30, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684326239.588613020, "rt":1.25, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684326240.911590352, "rt":0.44, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684326237.546282842}
{"VCS_COMP_START_TIME": 1684326237.546282842}
{"VCS_COMP_END_TIME": 1684326242.926095431}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330640}}
{"stitch_vcselab": {"peak_mem": 211888}}
