# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a35tcpg236-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Users/Administrator/Desktop/reg8file/reg8file.cache/wt [current_project]
set_property parent.project_path C:/Users/Administrator/Desktop/reg8file/reg8file.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib {
  C:/Users/Administrator/Desktop/reg8file/reg8file.srcs/sources_1/new/dffe.v
  C:/Users/Administrator/Desktop/reg8file/reg8file.srcs/sources_1/new/reg8.v
  C:/Users/Administrator/Desktop/reg8file/reg8file.srcs/sources_1/new/reg8file.v
}
read_xdc C:/Users/Administrator/Desktop/reg8file/reg8file.srcs/constrs_1/new/reg8file.xdc
set_property used_in_implementation false [get_files C:/Users/Administrator/Desktop/reg8file/reg8file.srcs/constrs_1/new/reg8file.xdc]

synth_design -top reg8file -part xc7a35tcpg236-1
write_checkpoint -noxdef reg8file.dcp
catch { report_utilization -file reg8file_utilization_synth.rpt -pb reg8file_utilization_synth.pb }
