// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2014 MediaTek Inc.
 * Author: Flora Fu, MediaTek
 */

#include <linux/interrupt.h>
#include <linux/ioport.h>
#include <linux/irqdomain.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/mfd/core.h>
#include <linux/mfd/mt6323/core.h>
#include <linux/mfd/mt6328/core.h>
#include <linux/mfd/mt6331/core.h>
#include <linux/mfd/mt6357/core.h>
#include <linux/mfd/mt6358/core.h>
#include <linux/mfd/mt6359/core.h>
#include <linux/mfd/mt6392/core.h>
#include <linux/mfd/mt6397/core.h>
#include <linux/mfd/mt6323/registers.h>
#include <linux/mfd/mt6328/registers.h>
#include <linux/mfd/mt6331/registers.h>
#include <linux/mfd/mt6357/registers.h>
#include <linux/mfd/mt6358/registers.h>
#include <linux/mfd/mt6359/registers.h>
#include <linux/mfd/mt6392/registers.h>
#include <linux/mfd/mt6397/registers.h>

#define MT6323_RTC_BASE		0x8000
#define MT6323_RTC_SIZE		0x40

#define MT6357_RTC_BASE		0x0588
#define MT6357_RTC_SIZE		0x3c

#define MT6331_RTC_BASE		0x4000
#define MT6331_RTC_SIZE		0x40

#define MT6358_RTC_BASE		0x0588
#define MT6358_RTC_SIZE		0x3c

#define MT6392_RTC_BASE		0x8000
#define MT6392_RTC_SIZE		0x3e

#define MT6397_RTC_BASE		0xe000
#define MT6397_RTC_SIZE		0x3e

#define MT6323_PWRC_BASE	0x8000
#define MT6323_PWRC_SIZE	0x40

static const struct resource mt6323_rtc_resources[] = {
	DEFINE_RES_MEM(MT6323_RTC_BASE, MT6323_RTC_SIZE),
	DEFINE_RES_IRQ(MT6323_IRQ_STATUS_RTC),
};

static const struct resource mt6357_rtc_resources[] = {
	DEFINE_RES_MEM(MT6357_RTC_BASE, MT6357_RTC_SIZE),
	DEFINE_RES_IRQ(MT6357_IRQ_RTC),
};

static const struct resource mt6331_rtc_resources[] = {
	DEFINE_RES_MEM(MT6331_RTC_BASE, MT6331_RTC_SIZE),
	DEFINE_RES_IRQ(MT6331_IRQ_STATUS_RTC),
};

static const struct resource mt6358_rtc_resources[] = {
	DEFINE_RES_MEM(MT6358_RTC_BASE, MT6358_RTC_SIZE),
	DEFINE_RES_IRQ(MT6358_IRQ_RTC),
};

static const struct resource mt6392_rtc_resources[] = {
	DEFINE_RES_MEM(MT6392_RTC_BASE, MT6392_RTC_SIZE),
	DEFINE_RES_IRQ(MT6392_IRQ_RTC),
};

static const struct resource mt6397_rtc_resources[] = {
	DEFINE_RES_MEM(MT6397_RTC_BASE, MT6397_RTC_SIZE),
	DEFINE_RES_IRQ(MT6397_IRQ_RTC),
};

static const struct resource mt6358_keys_resources[] = {
	DEFINE_RES_IRQ_NAMED(MT6358_IRQ_PWRKEY, "powerkey"),
	DEFINE_RES_IRQ_NAMED(MT6358_IRQ_HOMEKEY, "homekey"),
	DEFINE_RES_IRQ_NAMED(MT6358_IRQ_PWRKEY_R, "powerkey_r"),
	DEFINE_RES_IRQ_NAMED(MT6358_IRQ_HOMEKEY_R, "homekey_r"),
};

static const struct resource mt6359_keys_resources[] = {
	DEFINE_RES_IRQ_NAMED(MT6359_IRQ_PWRKEY, "powerkey"),
	DEFINE_RES_IRQ_NAMED(MT6359_IRQ_HOMEKEY, "homekey"),
	DEFINE_RES_IRQ_NAMED(MT6359_IRQ_PWRKEY_R, "powerkey_r"),
	DEFINE_RES_IRQ_NAMED(MT6359_IRQ_HOMEKEY_R, "homekey_r"),
};

static const struct resource mt6359_accdet_resources[] = {
	DEFINE_RES_IRQ_NAMED(MT6359_IRQ_ACCDET, "accdet_irq"),
	DEFINE_RES_IRQ_NAMED(MT6359_IRQ_ACCDET_EINT0, "accdet_eint0"),
	DEFINE_RES_IRQ_NAMED(MT6359_IRQ_ACCDET_EINT1, "accdet_eint1"),
};

static const struct resource mt6323_keys_resources[] = {
	DEFINE_RES_IRQ_NAMED(MT6323_IRQ_STATUS_PWRKEY, "powerkey"),
	DEFINE_RES_IRQ_NAMED(MT6323_IRQ_STATUS_FCHRKEY, "homekey"),
};

static const struct resource mt6328_keys_resources[] = {
	DEFINE_RES_IRQ_NAMED(MT6328_IRQ_STATUS_PWRKEY, "powerkey"),
	DEFINE_RES_IRQ_NAMED(MT6328_IRQ_STATUS_HOMEKEY, "homekey"),
	DEFINE_RES_IRQ_NAMED(MT6328_IRQ_STATUS_PWRKEY_R, "powerkey_r"),
	DEFINE_RES_IRQ_NAMED(MT6328_IRQ_STATUS_HOMEKEY_R, "homekey_r"),
};

static const struct resource mt6357_keys_resources[] = {
	DEFINE_RES_IRQ_NAMED(MT6357_IRQ_PWRKEY, "powerkey"),
	DEFINE_RES_IRQ_NAMED(MT6357_IRQ_HOMEKEY, "homekey"),
	DEFINE_RES_IRQ_NAMED(MT6357_IRQ_PWRKEY_R, "powerkey_r"),
	DEFINE_RES_IRQ_NAMED(MT6357_IRQ_HOMEKEY_R, "homekey_r"),
};

static const struct resource mt6331_keys_resources[] = {
	DEFINE_RES_IRQ_NAMED(MT6331_IRQ_STATUS_PWRKEY, "powerkey"),
	DEFINE_RES_IRQ_NAMED(MT6331_IRQ_STATUS_HOMEKEY, "homekey"),
};

static const struct resource mt6392_keys_resources[] = {
	DEFINE_RES_IRQ_NAMED(MT6392_IRQ_PWRKEY, "powerkey"),
	DEFINE_RES_IRQ_NAMED(MT6392_IRQ_FCHRKEY, "homekey"),
};

static const struct resource mt6397_keys_resources[] = {
	DEFINE_RES_IRQ_NAMED(MT6397_IRQ_PWRKEY, "powerkey"),
	DEFINE_RES_IRQ_NAMED(MT6397_IRQ_HOMEKEY, "homekey"),
};

static const struct resource mt6323_pwrc_resources[] = {
	DEFINE_RES_MEM(MT6323_PWRC_BASE, MT6323_PWRC_SIZE),
};

static const struct mfd_cell mt6323_devs[] = {
	MFD_CELL_OF("mt6323-rtc", mt6323_rtc_resources, NULL, 0, 0,
		    "mediatek,mt6323-rtc"),
	MFD_CELL_OF("mt6323-regulator", NULL, NULL, 0, 0,
		    "mediatek,mt6323-regulator"),
	MFD_CELL_OF("mt6323-led", NULL, NULL, 0, 0,
		    "mediatek,mt6323-led"),
	MFD_CELL_OF("mt6323-keys", mt6323_keys_resources, NULL, 0, 0,
		    "mediatek,mt6323-keys"),
	MFD_CELL_OF("mt6323-pwrc", mt6323_pwrc_resources, NULL, 0, 0,
		    "mediatek,mt6323-pwrc"),
};

static const struct mfd_cell mt6328_devs[] = {
	MFD_CELL_OF("mt6328-regulator", NULL, NULL, 0, 0,
		    "mediatek,mt6328-regulator"),
	MFD_CELL_OF("mt6328-keys", mt6328_keys_resources, NULL, 0, 0,
		    "mediatek,mt6328-keys"),
};

static const struct mfd_cell mt6357_devs[] = {
	MFD_CELL_OF("mt6359-auxadc", NULL, NULL, 0, 0,
		    "mediatek,mt6357-auxadc"),
	MFD_CELL_NAME("mt6357-regulator"),
	MFD_CELL_OF("mt6357-rtc", mt6357_rtc_resources, NULL, 0, 0,
		    "mediatek,mt6357-rtc"),
	MFD_CELL_OF("mt6357-sound", NULL, NULL, 0, 0,
		    "mediatek,mt6357-sound"),
	MFD_CELL_OF("mt6357-keys", mt6357_keys_resources, NULL, 0, 0,
		    "mediatek,mt6357-keys"),
};

/* MT6331 is always used in combination with MT6332 */
static const struct mfd_cell mt6331_mt6332_devs[] = {
	MFD_CELL_OF("mt6331-rtc", mt6331_rtc_resources, NULL, 0, 0,
		    "mediatek,mt6331-rtc"),
	MFD_CELL_OF("mt6331-regulator", NULL, NULL, 0, 0,
		    "mediatek,mt6331-regulator"),
	MFD_CELL_OF("mt6332-regulator", NULL, NULL, 0, 0,
		    "mediatek,mt6332-regulator"),
	MFD_CELL_OF("mt6331-keys", mt6331_keys_resources, NULL, 0, 0,
		    "mediatek,mt6331-keys"),
};

static const struct mfd_cell mt6358_devs[] = {
	MFD_CELL_OF("mt6359-auxadc", NULL, NULL, 0, 0,
		    "mediatek,mt6358-auxadc"),
	MFD_CELL_OF("mt6358-regulator", NULL, NULL, 0, 0,
		    "mediatek,mt6358-regulator"),
	MFD_CELL_OF("mt6358-rtc", mt6358_rtc_resources, NULL, 0, 0,
		    "mediatek,mt6358-rtc"),
	MFD_CELL_OF("mt6358-sound", NULL, NULL, 0, 0,
		    "mediatek,mt6358-sound"),
	MFD_CELL_OF("mt6358-keys", mt6358_keys_resources, NULL, 0, 0,
		    "mediatek,mt6358-keys"),
};

static const struct mfd_cell mt6359_devs[] = {
	MFD_CELL_OF("mt6359-auxadc", NULL, NULL, 0, 0,
		    "mediatek,mt6359-auxadc"),
	MFD_CELL_NAME("mt6359-regulator"),
	MFD_CELL_OF("mt6359-rtc", mt6358_rtc_resources, NULL, 0, 0,
		    "mediatek,mt6358-rtc"),
	MFD_CELL_NAME("mt6359-sound"),
	MFD_CELL_OF("mt6359-keys", mt6359_keys_resources, NULL, 0, 0,
		    "mediatek,mt6359-keys"),
	MFD_CELL_OF("mt6359-accdet", mt6359_accdet_resources, NULL, 0, 0,
		    "mediatek,mt6359-accdet"),
};

static const struct mfd_cell mt6392_devs[] = {
	MFD_CELL_OF("mt6392-keys", mt6392_keys_resources, NULL, 0, 0,
		    "mediatek,mt6392-keys"),
	MFD_CELL_OF("mt6392-pinctrl", NULL, NULL, 0, 0,
		    "mediatek,mt6392-pinctrl"),
	MFD_CELL_NAME("mt6392-regulator"),
	MFD_CELL_OF("mt6392-rtc", mt6392_rtc_resources, NULL, 0, 0,
		    "mediatek,mt6392-rtc"),
};

static const struct mfd_cell mt6397_devs[] = {
	MFD_CELL_OF("mt6397-rtc", mt6397_rtc_resources, NULL, 0, 0,
		    "mediatek,mt6397-rtc"),
	MFD_CELL_OF("mt6397-regulator", NULL, NULL, 0, 0,
		    "mediatek,mt6397-regulator"),
	MFD_CELL_OF("mt6397-codec", NULL, NULL, 0, 0,
		    "mediatek,mt6397-codec"),
	MFD_CELL_OF("mt6397-clk", NULL, NULL, 0, 0,
		    "mediatek,mt6397-clk"),
	MFD_CELL_OF("mt6397-pinctrl", NULL, NULL, 0, 0,
		    "mediatek,mt6397-pinctrl"),
	MFD_CELL_OF("mt6397-keys", mt6397_keys_resources, NULL, 0, 0,
		    "mediatek,mt6397-keys"),
};

struct chip_data {
	u32 cid_addr;
	u32 cid_shift;
	const struct mfd_cell *cells;
	int cell_size;
	int (*irq_init)(struct mt6397_chip *chip);
};

static const struct chip_data mt6323_core = {
	.cid_addr = MT6323_CID,
	.cid_shift = 0,
	.cells = mt6323_devs,
	.cell_size = ARRAY_SIZE(mt6323_devs),
	.irq_init = mt6397_irq_init,
};

static const struct chip_data mt6328_core = {
	.cid_addr = MT6328_HWCID,
	.cid_shift = 8,
	.cells = mt6328_devs,
	.cell_size = ARRAY_SIZE(mt6328_devs),
	.irq_init = mt6397_irq_init,
};

static const struct chip_data mt6357_core = {
	.cid_addr = MT6357_SWCID,
	.cid_shift = 8,
	.cells = mt6357_devs,
	.cell_size = ARRAY_SIZE(mt6357_devs),
	.irq_init = mt6358_irq_init,
};

static const struct chip_data mt6331_mt6332_core = {
	.cid_addr = MT6331_HWCID,
	.cid_shift = 8,
	.cells = mt6331_mt6332_devs,
	.cell_size = ARRAY_SIZE(mt6331_mt6332_devs),
	.irq_init = mt6397_irq_init,
};

static const struct chip_data mt6358_core = {
	.cid_addr = MT6358_SWCID,
	.cid_shift = 8,
	.cells = mt6358_devs,
	.cell_size = ARRAY_SIZE(mt6358_devs),
	.irq_init = mt6358_irq_init,
};

static const struct chip_data mt6359_core = {
	.cid_addr = MT6359_SWCID,
	.cid_shift = 8,
	.cells = mt6359_devs,
	.cell_size = ARRAY_SIZE(mt6359_devs),
	.irq_init = mt6358_irq_init,
};

static const struct chip_data mt6392_core = {
	.cid_addr = MT6392_CID,
	.cid_shift = 0,
	.cells = mt6392_devs,
	.cell_size = ARRAY_SIZE(mt6392_devs),
	.irq_init = mt6397_irq_init,
};

static const struct chip_data mt6397_core = {
	.cid_addr = MT6397_CID,
	.cid_shift = 0,
	.cells = mt6397_devs,
	.cell_size = ARRAY_SIZE(mt6397_devs),
	.irq_init = mt6397_irq_init,
};

static int mt6397_probe(struct platform_device *pdev)
{
	int ret;
	unsigned int id = 0;
	struct mt6397_chip *pmic;
	const struct chip_data *pmic_core;
	int chip_variant;

	pmic = devm_kzalloc(&pdev->dev, sizeof(*pmic), GFP_KERNEL);
	if (!pmic)
		return -ENOMEM;

	pmic->dev = &pdev->dev;

	/*
	 * mt6397 MFD is child device of soc pmic wrapper.
	 * Regmap is set from its parent.
	 */
	pmic->regmap = dev_get_regmap(pdev->dev.parent, NULL);
	if (!pmic->regmap)
		return -ENODEV;

	chip_variant = (unsigned int)(uintptr_t)device_get_match_data(&pdev->dev);
	switch (chip_variant) {
	case MT6323_CHIP_ID:
		pmic_core = &mt6323_core;
		break;
	case MT6328_CHIP_ID:
		pmic_core = &mt6328_core;
		break;
	case MT6331_CHIP_ID:
		pmic_core = &mt6331_mt6332_core;
		break;
	case MT6357_CHIP_ID:
		pmic_core = &mt6357_core;
		break;
	case MT6358_CHIP_ID:
		pmic_core = &mt6358_core;
		break;
	case MT6359_CHIP_ID:
		pmic_core = &mt6359_core;
		break;
	case MT6392_CHIP_ID:
		pmic_core = &mt6392_core;
		break;
	case MT6397_CHIP_ID:
		pmic_core = &mt6397_core;
		break;
	default:
		dev_err(&pdev->dev, "Device not supported\n");
		return -ENODEV;
	}

	ret = regmap_read(pmic->regmap, pmic_core->cid_addr, &id);
	if (ret) {
		dev_err(&pdev->dev, "Failed to read chip id: %d\n", ret);
		return ret;
	}

	pmic->chip_id = (id >> pmic_core->cid_shift) & 0xff;

	platform_set_drvdata(pdev, pmic);

	pmic->irq = platform_get_irq(pdev, 0);
	if (pmic->irq <= 0)
		return pmic->irq;

	ret = pmic_core->irq_init(pmic);
	if (ret)
		return ret;

	ret = devm_mfd_add_devices(&pdev->dev, PLATFORM_DEVID_NONE,
				   pmic_core->cells, pmic_core->cell_size,
				   NULL, 0, pmic->irq_domain);
	if (ret) {
		irq_domain_remove(pmic->irq_domain);
		dev_err(&pdev->dev, "failed to add child devices: %d\n", ret);
	}

	return ret;
}

static const struct of_device_id mt6397_of_match[] = {
	{ .compatible = "mediatek,mt6323", .data = (void *)MT6323_CHIP_ID, },
	{ .compatible = "mediatek,mt6328", .data = (void *)MT6328_CHIP_ID, },
	{ .compatible = "mediatek,mt6331", .data = (void *)MT6331_CHIP_ID, },
	{ .compatible = "mediatek,mt6357", .data = (void *)MT6357_CHIP_ID, },
	{ .compatible = "mediatek,mt6358", .data = (void *)MT6358_CHIP_ID, },
	{ .compatible = "mediatek,mt6359", .data = (void *)MT6359_CHIP_ID, },
	{ .compatible = "mediatek,mt6392", .data = (void *)MT6392_CHIP_ID, },
	{ .compatible = "mediatek,mt6397", .data = (void *)MT6397_CHIP_ID, },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, mt6397_of_match);

static const struct platform_device_id mt6397_id[] = {
	{ "mt6397", 0 },
	{ },
};
MODULE_DEVICE_TABLE(platform, mt6397_id);

static struct platform_driver mt6397_driver = {
	.probe = mt6397_probe,
	.driver = {
		.name = "mt6397",
		.of_match_table = mt6397_of_match,
	},
	.id_table = mt6397_id,
};

module_platform_driver(mt6397_driver);

MODULE_AUTHOR("Flora Fu, MediaTek");
MODULE_DESCRIPTION("Driver for MediaTek MT6397 PMIC");
MODULE_LICENSE("GPL");
