
---------- Begin Simulation Statistics ----------
final_tick                               179893325500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 438335                       # Simulator instruction rate (inst/s)
host_mem_usage                                 826020                       # Number of bytes of host memory used
host_op_rate                                   835204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.14                       # Real time elapsed on the host
host_tick_rate                              788535050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190540041                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.179893                       # Number of seconds simulated
sim_ticks                                179893325500                       # Number of ticks simulated
system.cpu.Branches                          24000881                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     190540041                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    21050178                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         23040                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    13829383                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2550                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   137064821                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        359786651                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  359786651                       # Number of busy cycles
system.cpu.num_cc_register_reads            122908846                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            61435560                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     19459907                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                1569268                       # Number of float alu accesses
system.cpu.num_fp_insts                       1569268                       # number of float instructions
system.cpu.num_fp_register_reads              2390880                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1344572                       # number of times the floating registers were written
system.cpu.num_func_calls                     1953960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             188723558                       # Number of integer alu accesses
system.cpu.num_int_insts                    188723558                       # number of integer instructions
system.cpu.num_int_register_reads           361783354                       # number of times the integer registers were read
system.cpu.num_int_register_writes          151141398                       # number of times the integer registers were written
system.cpu.num_load_insts                    21042632                       # Number of load instructions
system.cpu.num_mem_refs                      34872014                       # number of memory refs
system.cpu.num_store_insts                   13829382                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                510687      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 153440968     80.53%     80.80% # Class of executed instruction
system.cpu.op_class::IntMult                   472547      0.25%     81.04% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     81.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                   99508      0.05%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       98      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                   224452      0.12%     81.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                  921012      0.48%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::MemRead                 20818188     10.93%     92.62% # Class of executed instruction
system.cpu.op_class::MemWrite                13829142      7.26%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead              224444      0.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                240      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  190541314                       # Class of executed instruction
system.cpu.workload.numSyscalls                    98                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        168272                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       107026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8280                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       216559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8280                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15847                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        74294                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1357                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76774                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76774                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15847                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       260893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       260893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 260893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10682560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10682560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10682560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             92621                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   92621    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               92621                       # Request fanout histogram
system.membus.reqLayer2.occupancy           469221500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          496913000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             29448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           30                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            80085                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           80085                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           489                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28959                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       325084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                326092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13467136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13500352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           82844                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4754816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           192377                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043046                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.202961                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 184096     95.70%     95.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8281      4.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             192377                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          209689500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         163566000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            733500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16908                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16912                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data               16908                       # number of overall hits
system.l2.overall_hits::total                   16912                       # number of overall hits
system.l2.demand_misses::.cpu.inst                485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              92136                       # number of demand (read+write) misses
system.l2.demand_misses::total                  92621                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               485                       # number of overall misses
system.l2.overall_misses::.cpu.data             92136                       # number of overall misses
system.l2.overall_misses::total                 92621                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36356000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7563573000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7599929000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36356000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7563573000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7599929000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           109044                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               109533                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          109044                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              109533                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.844943                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.845599                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.844943                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.845599                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74960.824742                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82091.397499                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82054.059015                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74960.824742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82091.397499                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82054.059015                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               74294                       # number of writebacks
system.l2.writebacks::total                     74294                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         92136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             92621                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        92136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92621                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6642213000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6673719000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6642213000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6673719000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.844943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.845599                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.844943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.845599                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64960.824742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72091.397499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72054.059015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64960.824742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72091.397499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72054.059015                       # average overall mshr miss latency
system.l2.replacements                          82844                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       101380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           101380                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       101380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       101380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1087                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1087                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3311                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3311                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           76774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76774                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6180219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6180219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         80085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             80085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.958656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80498.860291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80498.860291                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        76774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          76774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5412479500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5412479500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.958656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70498.860291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70498.860291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74960.824742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74960.824742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31506000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31506000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64960.824742                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64960.824742                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1383353500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1383353500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.530474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.530474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90050.351517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90050.351517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1229733500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1229733500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.530474                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.530474                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80050.351517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80050.351517                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15983.562169                       # Cycle average of tags in use
system.l2.tags.total_refs                      215471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     99228                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.171474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     598.286878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.113600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15377.161691                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.036517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.938547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975559                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12814                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    315786                       # Number of tag accesses
system.l2.tags.data_accesses                   315786                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          31040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5896704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5927744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4754816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4754816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           92136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               92621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        74294                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              74294                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            172547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32778893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32951439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       172547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           172547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26431309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26431309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26431309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           172547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32778893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             59382748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     74294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     92129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001117308500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              304211                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              70172                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       92621                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      74294                       # Number of write requests accepted
system.mem_ctrls.readBursts                     92621                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    74294                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4703                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1148317500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  463070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2884830000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12398.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31148.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    51755                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57437                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 92621                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                74294                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        57688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.138261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.600449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.102281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24671     42.77%     42.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22844     39.60%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2293      3.97%     86.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2632      4.56%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1381      2.39%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          906      1.57%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          675      1.17%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          669      1.16%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1617      2.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        57688                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.773336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.723341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    245.206139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4252     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.462262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.436500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1203     28.29%     28.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.07%     28.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2926     68.80%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              120      2.82%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5927296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4753088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5927744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4754816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        32.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  179890146500                       # Total gap between requests
system.mem_ctrls.avgGap                    1077735.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5896256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4753088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 172546.701850814366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 32776402.257347784936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26421702.899699855596                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        92136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        74294                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11703250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2873126750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4059613083750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24130.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31183.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54642542.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            211665300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            112502775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           334980240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          194137020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14200027920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40342028160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35106803040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90502144455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.087839                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  90875248000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6006780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  83011297500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            200234160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            106423185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           326283720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          193536720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14200027920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39948191220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35438455200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90413152125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.593144                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91737763750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6006780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82148781750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    137064332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        137064332                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    137064332                       # number of overall hits
system.cpu.icache.overall_hits::total       137064332                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          489                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            489                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          489                       # number of overall misses
system.cpu.icache.overall_misses::total           489                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37621500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37621500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37621500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37621500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    137064821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    137064821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    137064821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    137064821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76935.582822                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76935.582822                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76935.582822                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76935.582822                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           30                       # number of writebacks
system.cpu.icache.writebacks::total                30                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          489                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          489                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37132500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37132500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37132500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37132500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75935.582822                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75935.582822                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75935.582822                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75935.582822                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    137064332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       137064332                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          489                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           489                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37621500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37621500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76935.582822                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76935.582822                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37132500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37132500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75935.582822                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75935.582822                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           457.073239                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           137064821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               489                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          280296.157464                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   457.073239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.223180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.223180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.224121                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         137065310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        137065310                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34769244                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34769244                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34769244                       # number of overall hits
system.cpu.dcache.overall_hits::total        34769244                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       109044                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109044                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       109044                       # number of overall misses
system.cpu.dcache.overall_misses::total        109044                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8025904000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8025904000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8025904000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8025904000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34878288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34878288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34878288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34878288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73602.435714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73602.435714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73602.435714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73602.435714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       101380                       # number of writebacks
system.cpu.dcache.writebacks::total            101380                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       109044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       109044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       109044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       109044                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7916860000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7916860000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7916860000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7916860000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003126                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003126                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72602.435714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72602.435714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72602.435714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72602.435714                       # average overall mshr miss latency
system.cpu.dcache.replacements                 106996                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21021218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21021218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1608292500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1608292500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21050177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21050177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55536.879727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55536.879727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        28959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1579333500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1579333500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54536.879727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54536.879727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13748026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13748026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        80085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6417611500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6417611500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13828111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13828111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80135.000312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80135.000312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        80085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6337526500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6337526500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79135.000312                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79135.000312                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2041.476947                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34878288                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            109044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            319.855178                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2041.476947                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1651                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          34987332                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         34987332                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179893325500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 179893325500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
