<h1 align="center">Hi 👋, I'm Revanth Kumar Vattikula</h1>



- 🎓 Graduate from **VNR Vignana Jyothi Institute of Engineering and Technology**, ECE Department  
- ❤️ VLSI Enthusiast with a strong interest in **Physical Design (PD)**
- 📚 Trained in PD tools and flow from **Sumedha IT**
- 🔬 Currently working on a **Systolic Array Matrix Multiplier Design**
- 🧠 I’m learning and building with **EDA tools, OpenROAD, and Sky130 PDK**
- 💬 Ask me about **ASIC Design, RTL to GDSII Flow, Physical Design concepts, or Linux Scripting**
- 💼 Portfolio: [Coming Soon]
- 🔗 LinkedIn: [vattikula-revanth-kumar](https://www.linkedin.com/in/vattikula-revanth-kumar)
- 📫 Reach me at: revanthkumar.vattikula@gmail.com

---

<h3 align="left">🛠️ Languages and Tools:</h3>

<p align="left">

  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/c/c-original.svg" width="40" title="C"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" width="40" title="C++"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" width="40" title="Python"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/matlab/matlab-original.svg" width="40" title="MATLAB"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/git/git-original.svg" width="40" title="Git"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linux/linux-original.svg" width="40" title="Linux"/>
</p>

- 🧾 Also familiar with:  
  `SystemVerilog`, `TCL`, `tcsh`, `Shell Scripting`, `OpenLane`, `Cadence Genus`, `Cadence Innovus`, `Synopsys Custom Compiler`

---

<p align="center">
  ⚡ Passionate about building efficient VLSI circuits and accelerating ASIC design flows.
</p>
