Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov 21 08:09:29 2025

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {clk}] -period {20.000} -waveform {0.000 10.000}

Logical Constraint:
+--------------------------------------------------------------------------+
| Object                      | Attribute                     | Value     
+--------------------------------------------------------------------------+
| i:u_uart_rx/ND5[0]          | PAP_MARK_DEBUG                | true      
| i:u_uart_rx/ND5[1]          | PAP_MARK_DEBUG                | true      
| i:u_uart_rx/ND5[2]          | PAP_MARK_DEBUG                | true      
| i:u_uart_rx/ND5[3]          | PAP_MARK_DEBUG                | true      
| i:u_uart_rx/ND5[4]          | PAP_MARK_DEBUG                | true      
| i:u_uart_rx/ND5[5]          | PAP_MARK_DEBUG                | true      
| i:u_uart_rx/ND5[6]          | PAP_MARK_DEBUG                | true      
| i:u_uart_rx/ND5[7]          | PAP_MARK_DEBUG                | true      
| i:u_uart_rx/ND6             | PAP_MARK_DEBUG                | true      
| n:nt_clk                    | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:rx_data[0]                | PAP_MARK_DEBUG                | true      
| n:rx_data[1]                | PAP_MARK_DEBUG                | true      
| n:rx_data[2]                | PAP_MARK_DEBUG                | true      
| n:rx_data[3]                | PAP_MARK_DEBUG                | true      
| n:u_uart_rx/rx_data [4]     | PAP_MARK_DEBUG                | true      
| n:u_uart_rx/rx_data [5]     | PAP_MARK_DEBUG                | true      
| n:u_uart_rx/rx_data [6]     | PAP_MARK_DEBUG                | true      
| n:u_uart_rx/rx_data [7]     | PAP_MARK_DEBUG                | true      
| n:u_uart_rx/rx_en           | PAP_MARK_DEBUG                | true      
+--------------------------------------------------------------------------+

IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]       | output            | H14     | 3.3       | LVCMOS33       | 4         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[1]       | output            | E18     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[2]       | output            | F17     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[3]       | output            | H18     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| uart_tx      | output            | K18     | 3.3       | LVCMOS33       | 4         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| clk          | input             | P3      | 1.2       | HSUL12         |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| uart_rx      | input             | J18     | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | clk_ibuf            | clkbufg_0         | ntclkbufg_0     | 101        
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------------------+
| Net_Name                 | Rst_Source_Inst            | Fanout     
+---------------------------------------------------------------------+
| u_uart_rx/N13            | u_uart_rx/N13              | 9          
| u_uart_rx/N155           | u_uart_rx/N155             | 3          
| u_uart_tx/N16            | u_uart_tx/N16              | 9          
| u_uart_tx/N166           | u_uart_tx/N166             | 3          
| u_uart_tx/uart_tx_or     | u_uart_tx/uart_tx_or_4     | 1          
| uart_data_gen/N24        | uart_data_gen/N24          | 8          
| uart_data_gen/N103       | uart_data_gen/N103_37      | 25         
| uart_data_gen/N146       | uart_data_gen/N146_3       | 2          
+---------------------------------------------------------------------+


CE Signal:
+------------------------------------------------------------------------------+
| Net_Name                       | CE_Source_Inst                | Fanout     
+------------------------------------------------------------------------------+
| u_uart_rx/N39                  | u_uart_rx/N39                 | 3          
| u_uart_rx/rx_state_reg [3]     | u_uart_rx/rx_state_reg[3]     | 4          
| u_uart_rx/N171                 | u_uart_rx/N171_1              | 8          
| u_uart_tx/N38                  | u_uart_tx/N38                 | 3          
| uart_data_gen/write_pluse      | uart_data_gen/write_pluse     | 8          
+------------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------+
| Net_Name                        | Driver                         | Fanout     
+--------------------------------------------------------------------------------+
| ntclkbufg_0                     | clkbufg_0                      | 101        
| uart_data_gen/N103              | uart_data_gen/N103_37          | 25         
| uart_data_gen/data_num [3]      | uart_data_gen/data_num[3]      | 12         
| uart_data_gen/data_num [2]      | uart_data_gen/data_num[2]      | 12         
| uart_data_gen/data_num [4]      | uart_data_gen/data_num[4]      | 12         
| uart_data_gen/data_num [0]      | uart_data_gen/data_num[0]      | 11         
| uart_data_gen/data_num [1]      | uart_data_gen/data_num[1]      | 11         
| u_uart_tx/N16                   | u_uart_tx/N16                  | 9          
| u_uart_rx/rx_state_reg [2]      | u_uart_rx/rx_state_reg[2]      | 9          
| uart_data_gen/write_pluse       | uart_data_gen/write_pluse      | 9          
| u_uart_rx/N13                   | u_uart_rx/N13                  | 9          
| uart_data_gen/data_num [5]      | uart_data_gen/data_num[5]      | 8          
| uart_data_gen/N24               | uart_data_gen/N24              | 8          
| u_uart_rx/N171                  | u_uart_rx/N171_1               | 8          
| u_uart_tx/tx_bit_cnt [1]        | u_uart_tx/tx_bit_cnt[1]        | 7          
| u_uart_rx/rx_state_reg [3]      | u_uart_rx/rx_state_reg[3]      | 7          
| uart_data_gen/data_num [6]      | uart_data_gen/data_num[6]      | 7          
| u_uart_rx/clk_div_cnt [1]       | u_uart_rx/clk_div_cnt[1]       | 6          
| u_uart_rx/clk_div_cnt [0]       | u_uart_rx/clk_div_cnt[0]       | 6          
| u_uart_rx/clk_div_cnt [2]       | u_uart_rx/clk_div_cnt[2]       | 6          
| u_uart_rx/clk_div_cnt [3]       | u_uart_rx/clk_div_cnt[3]       | 6          
| u_uart_tx/tx_bit_cnt [2]        | u_uart_tx/tx_bit_cnt[2]        | 6          
| u_uart_rx/N179 [1]              | u_uart_rx/N127_13              | 6          
| uart_data_gen/data_num [7]      | uart_data_gen/data_num[7]      | 6          
| u_uart_tx/N189 [0]              | u_uart_tx/N132_9               | 6          
| u_uart_tx/tx_bit_cnt [0]        | u_uart_tx/tx_bit_cnt[0]        | 6          
| u_uart_rx/rx_bit_cnt [1]        | u_uart_rx/rx_bit_cnt[1]        | 5          
| u_uart_rx/clk_div_cnt [4]       | u_uart_rx/clk_div_cnt[4]       | 5          
| u_uart_tx/tx_state_reg [0]      | u_uart_tx/tx_state_reg[0]      | 5          
| u_uart_tx/clk_div_cnt [3]       | u_uart_tx/clk_div_cnt[3]       | 5          
| u_uart_tx/clk_div_cnt [2]       | u_uart_tx/clk_div_cnt[2]       | 5          
| u_uart_tx/clk_div_cnt [1]       | u_uart_tx/clk_div_cnt[1]       | 5          
| u_uart_tx/clk_div_cnt [0]       | u_uart_tx/clk_div_cnt[0]       | 5          
| u_uart_rx/rx_bit_cnt [0]        | u_uart_rx/rx_bit_cnt[0]        | 5          
| uart_data_gen/N146              | uart_data_gen/N146_3           | 4          
| u_uart_rx/clk_div_cnt [6]       | u_uart_rx/clk_div_cnt[6]       | 4          
| u_uart_rx/clk_div_cnt [7]       | u_uart_rx/clk_div_cnt[7]       | 4          
| tx_en                           | uart_data_gen/write_en         | 4          
| u_uart_rx/clk_div_cnt [5]       | u_uart_rx/clk_div_cnt[5]       | 4          
| u_uart_tx/clk_div_cnt [4]       | u_uart_tx/clk_div_cnt[4]       | 4          
| u_uart_rx/rx_bit_cnt [2]        | u_uart_rx/rx_bit_cnt[2]        | 4          
| uart_data_gen/work_en           | uart_data_gen/work_en          | 4          
| u_uart_rx/N39                   | u_uart_rx/N39                  | 3          
| u_uart_tx/clk_div_cnt [6]       | u_uart_tx/clk_div_cnt[6]       | 3          
| u_uart_tx/clk_div_cnt [5]       | u_uart_tx/clk_div_cnt[5]       | 3          
| u_uart_rx/N155                  | u_uart_rx/N155                 | 3          
| u_uart_tx/tx_en                 | u_uart_tx/tx_en                | 3          
| u_uart_tx/tx_pluse_reg          | u_uart_tx/tx_pluse_reg         | 3          
| u_uart_tx/tx_state_reg [1]      | u_uart_tx/tx_state_reg[1]      | 3          
| u_uart_tx/tx_state_reg [2]      | u_uart_tx/tx_state_reg[2]      | 3          
| u_uart_tx/tx_state_reg [3]      | u_uart_tx/tx_state_reg[3]      | 3          
| nt_uart_rx                      | uart_rx_ibuf                   | 3          
| uart_data_gen/time_cnt [0]      | uart_data_gen/time_cnt[0]      | 3          
| u_uart_tx/N166                  | u_uart_tx/N166                 | 3          
| u_uart_tx/N38                   | u_uart_tx/N38                  | 3          
| u_uart_rx/rx_state_reg [0]      | u_uart_rx/rx_state_reg[0]      | 3          
| uart_data_gen/time_cnt [1]      | uart_data_gen/time_cnt[1]      | 3          
| uart_data_gen/time_cnt [6]      | uart_data_gen/time_cnt[6]      | 3          
| uart_data_gen/time_cnt [7]      | uart_data_gen/time_cnt[7]      | 3          
| u_uart_rx/clk_div_cnt [8]       | u_uart_rx/clk_div_cnt[8]       | 3          
| uart_data_gen/time_cnt [10]     | uart_data_gen/time_cnt[10]     | 3          
| uart_data_gen/time_cnt [12]     | uart_data_gen/time_cnt[12]     | 3          
| uart_data_gen/time_cnt [13]     | uart_data_gen/time_cnt[13]     | 3          
| uart_data_gen/time_cnt [14]     | uart_data_gen/time_cnt[14]     | 3          
| uart_data_gen/time_cnt [20]     | uart_data_gen/time_cnt[20]     | 3          
| uart_data_gen/time_cnt [23]     | uart_data_gen/time_cnt[23]     | 3          
| uart_data_gen/time_cnt [24]     | uart_data_gen/time_cnt[24]     | 3          
| u_uart_tx/clk_div_cnt [7]       | u_uart_tx/clk_div_cnt[7]       | 3          
| u_uart_tx/tx_state_reg [4]      | u_uart_tx/tx_state_reg[4]      | 2          
| uart_data_gen/time_cnt [22]     | uart_data_gen/time_cnt[22]     | 2          
| uart_data_gen/time_cnt [21]     | uart_data_gen/time_cnt[21]     | 2          
| uart_data_gen/time_cnt [19]     | uart_data_gen/time_cnt[19]     | 2          
| uart_data_gen/time_cnt [18]     | uart_data_gen/time_cnt[18]     | 2          
| uart_data_gen/time_cnt [17]     | uart_data_gen/time_cnt[17]     | 2          
| uart_data_gen/time_cnt [16]     | uart_data_gen/time_cnt[16]     | 2          
| uart_data_gen/time_cnt [15]     | uart_data_gen/time_cnt[15]     | 2          
| uart_data_gen/time_cnt [11]     | uart_data_gen/time_cnt[11]     | 2          
| uart_data_gen/time_cnt [9]      | uart_data_gen/time_cnt[9]      | 2          
| uart_data_gen/time_cnt [8]      | uart_data_gen/time_cnt[8]      | 2          
| u_uart_rx/rx_data_reg [1]       | u_uart_rx/rx_data_reg[1]       | 2          
| u_uart_rx/rx_data_reg [2]       | u_uart_rx/rx_data_reg[2]       | 2          
| u_uart_rx/rx_data_reg [3]       | u_uart_rx/rx_data_reg[3]       | 2          
| uart_data_gen/time_cnt [5]      | uart_data_gen/time_cnt[5]      | 2          
| uart_data_gen/time_cnt [4]      | uart_data_gen/time_cnt[4]      | 2          
| uart_data_gen/time_cnt [3]      | uart_data_gen/time_cnt[3]      | 2          
| uart_data_gen/time_cnt [2]      | uart_data_gen/time_cnt[2]      | 2          
| nt_led[0]                       | N9[0]                          | 2          
| u_uart_rx/rx_finish             | u_uart_rx/rx_state_reg[4]      | 2          
| nt_led[1]                       | N9[1]                          | 2          
| u_uart_rx/rx_state_reg [1]      | u_uart_rx/rx_state_reg[1]      | 2          
| receive_data[2]                 | receive_data[2]                | 2          
| receive_data[1]                 | receive_data[1]                | 2          
| u_uart_rx/uart_rx_1d            | u_uart_rx/uart_rx_1d           | 2          
| nt_led[2]                       | N9[2]                          | 2          
| receive_data[0]                 | receive_data[0]                | 2          
| uart_data_gen/_N565             | uart_data_gen/N103_48          | 2          
| uart_data_gen/_N549             | uart_data_gen/N135_4           | 2          
| nt_led[3]                       | N9[3]                          | 2          
| uart_data_gen/tx_busy_reg       | uart_data_gen/tx_busy_reg      | 2          
| u_uart_tx/clk_div_cnt [8]       | u_uart_tx/clk_div_cnt[8]       | 2          
+--------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 101      | 35600         | 1                  
| LUT                   | 102      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 7        | 150           | 5                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.03 sec.


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                          
+------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/synthesize/uart_top_syn.adf     
| Output     | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top_map.adf     
|            | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top_dmr.prt     
|            | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.dmr         
|            | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/dmr.db               
+------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 293 MB
Total CPU time to dev_map completion : 0h:0m:5s
Process Total CPU time to dev_map completion : 0h:0m:5s
Total real time to dev_map completion : 0h:0m:7s
