Timing Analyzer report for quartus_compile
Thu Mar 16 08:56:13 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -2.106 (VIOLATED)
           28. Path #2: Setup slack is -2.091 (VIOLATED)
           29. Path #3: Setup slack is -2.060 (VIOLATED)
           30. Path #4: Setup slack is -2.054 (VIOLATED)
           31. Path #5: Setup slack is -2.053 (VIOLATED)
           32. Path #6: Setup slack is -2.052 (VIOLATED)
           33. Path #7: Setup slack is -2.047 (VIOLATED)
           34. Path #8: Setup slack is -2.040 (VIOLATED)
           35. Path #9: Setup slack is -2.038 (VIOLATED)
           36. Path #10: Setup slack is -2.036 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.015 
           40. Path #2: Hold slack is 0.015 
           41. Path #3: Hold slack is 0.016 
           42. Path #4: Hold slack is 0.017 
           43. Path #5: Hold slack is 0.018 
           44. Path #6: Hold slack is 0.018 
           45. Path #7: Hold slack is 0.018 
           46. Path #8: Hold slack is 0.019 
           47. Path #9: Hold slack is 0.019 
           48. Path #10: Hold slack is 0.019 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.224 (VIOLATED)
           52. Path #2: Recovery slack is -0.183 (VIOLATED)
           53. Path #3: Recovery slack is -0.183 (VIOLATED)
           54. Path #4: Recovery slack is -0.183 (VIOLATED)
           55. Path #5: Recovery slack is -0.183 (VIOLATED)
           56. Path #6: Recovery slack is -0.183 (VIOLATED)
           57. Path #7: Recovery slack is -0.182 (VIOLATED)
           58. Path #8: Recovery slack is -0.182 (VIOLATED)
           59. Path #9: Recovery slack is -0.182 (VIOLATED)
           60. Path #10: Recovery slack is -0.182 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.131 
           64. Path #2: Removal slack is 0.131 
           65. Path #3: Removal slack is 0.133 
           66. Path #4: Removal slack is 0.134 
           67. Path #5: Removal slack is 0.134 
           68. Path #6: Removal slack is 0.135 
           69. Path #7: Removal slack is 0.135 
           70. Path #8: Removal slack is 0.136 
           71. Path #9: Removal slack is 0.151 
           72. Path #10: Removal slack is 0.152 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Thu Mar 16 08:56:11 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/example/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 321.96 MHz ; 321.96 MHz      ; clock      ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -2.106 ; -927.279      ; 1376               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.015 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.224 ; -4.554        ; 73                 ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.131 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -1.120 ; -105.262      ; 203                ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 3.3%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 7.36e-06 years or 232 seconds.
Typical MTBF of Design is 34.3 years or 1.08e+09 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Number of Synchronizer Chains Found With Unsafe MTBF: 30
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.437 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.719 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1.2e+06 years or 3.78e+13 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Number of Synchronizer Chains Found With Unsafe MTBF: 1
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.973 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 6899     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -2.106           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 6445     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.015            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 698      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.224           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 698      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.131            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.106 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -2.106 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[69]                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 3.075      ; Slow 900mV 100C Model           ;
; -2.091 ; example_B_reg[3]                                                                                                                                                                                                                                                                                                                ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.049     ; 3.055      ; Slow 900mV 100C Model           ;
; -2.060 ; example_start_reg[0]                                                                                                                                                                                                                                                                                                            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.012     ; 3.061      ; Slow 900mV 100C Model           ;
; -2.054 ; example_start_reg[0]                                                                                                                                                                                                                                                                                                            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.012     ; 3.055      ; Slow 900mV 100C Model           ;
; -2.053 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.043     ; 3.023      ; Slow 900mV 100C Model           ;
; -2.052 ; example_B_reg[4]                                                                                                                                                                                                                                                                                                                ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.049     ; 3.016      ; Slow 900mV 100C Model           ;
; -2.047 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.043     ; 3.017      ; Slow 900mV 100C Model           ;
; -2.040 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.040     ; 3.019      ; Slow 900mV -40C Model           ;
; -2.038 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                          ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ; Slow 900mV -40C Model           ;
; -2.036 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[68]                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 3.005      ; Slow 900mV 100C Model           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -2.106 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[69]                               ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 7.195                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.089                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -2.106 (VIOLATED)                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.075  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.694       ; 90         ; 0.000 ; 3.212 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.103       ; 36         ; 0.019 ; 0.486 ;
;    Cell                ;        ; 10    ; 1.770       ; 58         ; 0.000 ; 0.546 ;
;    uTco                ;        ; 1     ; 0.202       ; 7          ; 0.202 ; 0.202 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.976 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 4.120   ; 4.120   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.908 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   0.908 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.120 ;   3.212 ; RR ; IC     ; 1      ; FF_X105_Y121_N43       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[69]|clk                                     ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y121_N43       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[69]                                         ;
; 7.195   ; 3.075   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   4.322 ;   0.202 ; RR ; uTco   ; 1      ; FF_X105_Y121_N43       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[69]|q                                       ;
;   4.482 ;   0.160 ; RR ; CELL   ; 1      ; FF_X105_Y121_N43       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[69]~la_mlab/laboutb[8]                      ;
;   4.743 ;   0.261 ; RR ; IC     ; 1      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1|dataa                                                              ;
;   4.979 ;   0.236 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1|combout                                                            ;
;   4.984 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1~la_lab/laboutt[7]                                                  ;
;   5.264 ;   0.280 ; RR ; IC     ; 4      ; LABCELL_X104_Y121_N36  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~5|datac                                                                      ;
;   5.810 ;   0.546 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~33|cout                                                                      ;
;   5.829 ;   0.019 ; RR ; IC     ; 4      ; LABCELL_X104_Y120_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~37|cin                                                                       ;
;   6.013 ;   0.184 ; RR ; CELL   ; 1      ; LABCELL_X104_Y120_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~73|cout                                                                      ;
;   6.032 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y119_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~77|cin                                                                       ;
;   6.226 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y119_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~153|cout                                                                     ;
;   6.245 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y118_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~157|cin                                                                      ;
;   6.439 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y118_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~233|cout                                                                     ;
;   6.458 ;   0.019 ; RR ; IC     ; 2      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|cin                                                                      ;
;   6.704 ;   0.246 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.709 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237~la_lab/laboutb[1]                                                        ;
;   7.195 ;   0.486 ; RR ; IC     ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.195 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                         ;
; 5.076   ; 4.076   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.336 ;   0.336 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   1.712 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   1.712 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   4.688 ;   2.976 ; RR ; IC   ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.076 ;   0.388 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                 ;
; 5.089   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X105_Y118_N57 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -2.091 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_B_reg[3]                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 7.180                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.089                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -2.091 (VIOLATED)                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.049 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.055  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.482 ; 3.217 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.235       ; 40         ; 0.000 ; 0.486 ;
;    Cell                ;        ; 11    ; 1.623       ; 53         ; 0.000 ; 0.559 ;
;    uTco                ;        ; 1     ; 0.197       ; 6          ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.976 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 4.125   ; 4.125   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   4.125 ;   3.217 ; RR ; IC     ; 1      ; FF_X107_Y121_N10       ; High Speed ; example_B_reg[3]|clk                                                                                                                                                                                                                                                                                                                              ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y121_N10       ; High Speed ; example_B_reg[3]                                                                                                                                                                                                                                                                                                                                  ;
; 7.180   ; 3.055   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   4.322 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y121_N10       ;            ; example_B_reg[3]|q                                                                                                                                                                                                                                                                                                                                ;
;   4.422 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y121_N10       ; High Speed ; example_B_reg[3]~la_mlab/laboutt[6]                                                                                                                                                                                                                                                                                                               ;
;   4.422 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|B[3]|input                                                                                                                                                                                                                                                                                                                           ;
;   4.422 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port          ;            ; example_inst|B[3]                                                                                                                                                                                                                                                                                                                                 ;
;   4.836 ;   0.414 ; RR ; IC     ; 1      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0|datad                                                              ;
;   4.972 ;   0.136 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0|combout                                                            ;
;   4.977 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0~la_lab/laboutt[1]                                                  ;
;   5.236 ;   0.259 ; RR ; IC     ; 3      ; LABCELL_X104_Y121_N33  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~1|datac                                                                      ;
;   5.795 ;   0.559 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~33|cout                                                                      ;
;   5.814 ;   0.019 ; RR ; IC     ; 4      ; LABCELL_X104_Y120_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~37|cin                                                                       ;
;   5.998 ;   0.184 ; RR ; CELL   ; 1      ; LABCELL_X104_Y120_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~73|cout                                                                      ;
;   6.017 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y119_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~77|cin                                                                       ;
;   6.211 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y119_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~153|cout                                                                     ;
;   6.230 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y118_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~157|cin                                                                      ;
;   6.424 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y118_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~233|cout                                                                     ;
;   6.443 ;   0.019 ; RR ; IC     ; 2      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|cin                                                                      ;
;   6.689 ;   0.246 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.694 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237~la_lab/laboutb[1]                                                        ;
;   7.180 ;   0.486 ; RR ; IC     ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.180 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                         ;
; 5.076   ; 4.076   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.336 ;   0.336 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   1.712 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   1.712 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   4.688 ;   2.976 ; RR ; IC   ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.076 ;   0.388 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                 ;
; 5.089   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X105_Y118_N57 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -2.060 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_start_reg[0]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 7.177                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.117                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -2.060 (VIOLATED)                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.061  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.256       ; 41         ; 0.000 ; 0.486 ;
;    Cell                ;        ; 11    ; 1.609       ; 53         ; 0.000 ; 0.559 ;
;    uTco                ;        ; 1     ; 0.196       ; 6          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.976 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 4.116   ; 4.116   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X103_Y118_N16       ; High Speed ; example_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                          ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y118_N16       ; High Speed ; example_start_reg[0]                                                                                                                                                                                                                                                                                                                              ;
; 7.177   ; 3.061   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   4.312 ;   0.196 ; RR ; uTco   ; 1      ; FF_X103_Y118_N16       ;            ; example_start_reg[0]|q                                                                                                                                                                                                                                                                                                                            ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X103_Y118_N16       ; High Speed ; example_start_reg[0]~la_mlab/laboutt[10]                                                                                                                                                                                                                                                                                                          ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|start|input                                                                                                                                                                                                                                                                                                                          ;
;   4.412 ;   0.000 ; RR ; CELL   ; 132    ; Boundary Port          ;            ; example_inst|start                                                                                                                                                                                                                                                                                                                                ;
;   4.847 ;   0.435 ; RR ; IC     ; 1      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0|datae                                                              ;
;   4.969 ;   0.122 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0|combout                                                            ;
;   4.974 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0~la_lab/laboutt[1]                                                  ;
;   5.233 ;   0.259 ; RR ; IC     ; 3      ; LABCELL_X104_Y121_N33  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~1|datac                                                                      ;
;   5.792 ;   0.559 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~33|cout                                                                      ;
;   5.811 ;   0.019 ; RR ; IC     ; 4      ; LABCELL_X104_Y120_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~37|cin                                                                       ;
;   5.995 ;   0.184 ; RR ; CELL   ; 1      ; LABCELL_X104_Y120_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~73|cout                                                                      ;
;   6.014 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y119_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~77|cin                                                                       ;
;   6.208 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y119_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~153|cout                                                                     ;
;   6.227 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y118_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~157|cin                                                                      ;
;   6.421 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y118_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~233|cout                                                                     ;
;   6.440 ;   0.019 ; RR ; IC     ; 2      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|cin                                                                      ;
;   6.686 ;   0.246 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.691 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237~la_lab/laboutb[1]                                                        ;
;   7.177 ;   0.486 ; RR ; IC     ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.177 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                         ;
; 5.104   ; 4.104   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.336 ;   0.336 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   1.712 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   1.712 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   4.688 ;   2.976 ; RR ; IC   ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.104 ;   0.416 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                 ;
; 5.117   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X105_Y118_N57 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -2.054 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_start_reg[0]                                                                                                                                                                                                                                                                                                                    ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 7.171                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.117                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -2.054 (VIOLATED)                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.055  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.269       ; 42         ; 0.000 ; 0.486 ;
;    Cell                ;        ; 11    ; 1.590       ; 52         ; 0.000 ; 0.548 ;
;    uTco                ;        ; 1     ; 0.196       ; 6          ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.976 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 4.116   ; 4.116   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X103_Y118_N16       ; High Speed ; example_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                          ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y118_N16       ; High Speed ; example_start_reg[0]                                                                                                                                                                                                                                                                                                                              ;
; 7.171   ; 3.055   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   4.312 ;   0.196 ; RR ; uTco   ; 1      ; FF_X103_Y118_N16       ;            ; example_start_reg[0]|q                                                                                                                                                                                                                                                                                                                            ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X103_Y118_N16       ; High Speed ; example_start_reg[0]~la_mlab/laboutt[10]                                                                                                                                                                                                                                                                                                          ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|start|input                                                                                                                                                                                                                                                                                                                          ;
;   4.412 ;   0.000 ; RR ; CELL   ; 132    ; Boundary Port          ;            ; example_inst|start                                                                                                                                                                                                                                                                                                                                ;
;   4.849 ;   0.437 ; RR ; IC     ; 1      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1|datae                                                              ;
;   4.963 ;   0.114 ; RF ; CELL   ; 1      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1|combout                                                            ;
;   4.968 ;   0.005 ; FF ; CELL   ; 3      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1~la_lab/laboutt[7]                                                  ;
;   5.238 ;   0.270 ; FF ; IC     ; 4      ; LABCELL_X104_Y121_N36  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~5|datac                                                                      ;
;   5.786 ;   0.548 ; FR ; CELL   ; 1      ; LABCELL_X104_Y121_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~33|cout                                                                      ;
;   5.805 ;   0.019 ; RR ; IC     ; 4      ; LABCELL_X104_Y120_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~37|cin                                                                       ;
;   5.989 ;   0.184 ; RR ; CELL   ; 1      ; LABCELL_X104_Y120_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~73|cout                                                                      ;
;   6.008 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y119_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~77|cin                                                                       ;
;   6.202 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y119_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~153|cout                                                                     ;
;   6.221 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y118_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~157|cin                                                                      ;
;   6.415 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y118_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~233|cout                                                                     ;
;   6.434 ;   0.019 ; RR ; IC     ; 2      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|cin                                                                      ;
;   6.680 ;   0.246 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.685 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237~la_lab/laboutb[1]                                                        ;
;   7.171 ;   0.486 ; RR ; IC     ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.171 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                         ;
; 5.104   ; 4.104   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.336 ;   0.336 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   1.712 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   1.712 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   4.688 ;   2.976 ; RR ; IC   ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.104 ;   0.416 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                 ;
; 5.117   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X105_Y118_N57 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -2.053 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE         ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 7.142                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.089                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -2.053 (VIOLATED)                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.023  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.693       ; 90         ; 0.000 ; 3.211 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.176       ; 39         ; 0.019 ; 0.486 ;
;    Cell                ;        ; 10    ; 1.628       ; 54         ; 0.000 ; 0.546 ;
;    uTco                ;        ; 1     ; 0.219       ; 7          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.976 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                       ;
; 4.119   ; 4.119   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                               ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                ;
;   0.908 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                            ;
;   0.908 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                  ;
;   4.119 ;   3.211 ; RR ; IC     ; 1      ; FF_X103_Y120_N16       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE|clk                 ;
;   4.119 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y120_N16       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE                     ;
; 7.142   ; 3.023   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                           ;
;   4.338 ;   0.219 ; RR ; uTco   ; 1      ; FF_X103_Y120_N16       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE|q                   ;
;   4.452 ;   0.114 ; RR ; CELL   ; 81     ; FF_X103_Y120_N16       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[10] ;
;   4.786 ;   0.334 ; RR ; IC     ; 1      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1|datad                                                                ;
;   4.926 ;   0.140 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1|combout                                                              ;
;   4.931 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1~la_lab/laboutt[7]                                                    ;
;   5.211 ;   0.280 ; RR ; IC     ; 4      ; LABCELL_X104_Y121_N36  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~5|datac                                                                        ;
;   5.757 ;   0.546 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~33|cout                                                                        ;
;   5.776 ;   0.019 ; RR ; IC     ; 4      ; LABCELL_X104_Y120_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~37|cin                                                                         ;
;   5.960 ;   0.184 ; RR ; CELL   ; 1      ; LABCELL_X104_Y120_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~73|cout                                                                        ;
;   5.979 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y119_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~77|cin                                                                         ;
;   6.173 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y119_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~153|cout                                                                       ;
;   6.192 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y118_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~157|cin                                                                        ;
;   6.386 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y118_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~233|cout                                                                       ;
;   6.405 ;   0.019 ; RR ; IC     ; 2      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|cin                                                                        ;
;   6.651 ;   0.246 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|sumout                                                                     ;
;   6.656 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237~la_lab/laboutb[1]                                                          ;
;   7.142 ;   0.486 ; RR ; IC     ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]   ;
;   7.142 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0             ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                         ;
; 5.076   ; 4.076   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.336 ;   0.336 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   1.712 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   1.712 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   4.688 ;   2.976 ; RR ; IC   ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.076 ;   0.388 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                 ;
; 5.089   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X105_Y118_N57 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -2.052 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_B_reg[4]                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 7.141                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.089                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -2.052 (VIOLATED)                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.049 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.016  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.699       ; 90         ; 0.482 ; 3.217 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.210       ; 40         ; 0.000 ; 0.486 ;
;    Cell                ;        ; 11    ; 1.609       ; 53         ; 0.000 ; 0.546 ;
;    uTco                ;        ; 1     ; 0.197       ; 7          ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.976 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 4.125   ; 4.125   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   4.125 ;   3.217 ; RR ; IC     ; 1      ; FF_X107_Y121_N34       ; High Speed ; example_B_reg[4]|clk                                                                                                                                                                                                                                                                                                                              ;
;   4.125 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y121_N34       ; High Speed ; example_B_reg[4]                                                                                                                                                                                                                                                                                                                                  ;
; 7.141   ; 3.016   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   4.322 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y121_N34       ;            ; example_B_reg[4]|q                                                                                                                                                                                                                                                                                                                                ;
;   4.422 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y121_N34       ; High Speed ; example_B_reg[4]~la_mlab/laboutb[2]                                                                                                                                                                                                                                                                                                               ;
;   4.422 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|B[4]|input                                                                                                                                                                                                                                                                                                                           ;
;   4.422 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port          ;            ; example_inst|B[4]                                                                                                                                                                                                                                                                                                                                 ;
;   4.790 ;   0.368 ; RR ; IC     ; 1      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1|datac                                                              ;
;   4.925 ;   0.135 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1|combout                                                            ;
;   4.930 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X104_Y121_N9   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~1~la_lab/laboutt[7]                                                  ;
;   5.210 ;   0.280 ; RR ; IC     ; 4      ; LABCELL_X104_Y121_N36  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~5|datac                                                                      ;
;   5.756 ;   0.546 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~33|cout                                                                      ;
;   5.775 ;   0.019 ; RR ; IC     ; 4      ; LABCELL_X104_Y120_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~37|cin                                                                       ;
;   5.959 ;   0.184 ; RR ; CELL   ; 1      ; LABCELL_X104_Y120_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~73|cout                                                                      ;
;   5.978 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y119_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~77|cin                                                                       ;
;   6.172 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y119_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~153|cout                                                                     ;
;   6.191 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y118_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~157|cin                                                                      ;
;   6.385 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y118_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~233|cout                                                                     ;
;   6.404 ;   0.019 ; RR ; IC     ; 2      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|cin                                                                      ;
;   6.650 ;   0.246 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.655 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237~la_lab/laboutb[1]                                                        ;
;   7.141 ;   0.486 ; RR ; IC     ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.141 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                         ;
; 5.076   ; 4.076   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.336 ;   0.336 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   1.712 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   1.712 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   4.688 ;   2.976 ; RR ; IC   ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.076 ;   0.388 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                 ;
; 5.089   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X105_Y118_N57 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -2.047 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE         ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 7.136                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.089                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -2.047 (VIOLATED)                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.017  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.693       ; 90         ; 0.000 ; 3.211 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.156       ; 38         ; 0.019 ; 0.486 ;
;    Cell                ;        ; 10    ; 1.642       ; 54         ; 0.000 ; 0.559 ;
;    uTco                ;        ; 1     ; 0.219       ; 7          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.976 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                       ;
; 4.119   ; 4.119   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                               ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                ;
;   0.908 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                            ;
;   0.908 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                  ;
;   4.119 ;   3.211 ; RR ; IC     ; 1      ; FF_X103_Y120_N16       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE|clk                 ;
;   4.119 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y120_N16       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE                     ;
; 7.136   ; 3.017   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                           ;
;   4.338 ;   0.219 ; RR ; uTco   ; 1      ; FF_X103_Y120_N16       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE|q                   ;
;   4.452 ;   0.114 ; RR ; CELL   ; 81     ; FF_X103_Y120_N16       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[10] ;
;   4.787 ;   0.335 ; RR ; IC     ; 1      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0|datac                                                                ;
;   4.928 ;   0.141 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0|combout                                                              ;
;   4.933 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0~la_lab/laboutt[1]                                                    ;
;   5.192 ;   0.259 ; RR ; IC     ; 3      ; LABCELL_X104_Y121_N33  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~1|datac                                                                        ;
;   5.751 ;   0.559 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~33|cout                                                                        ;
;   5.770 ;   0.019 ; RR ; IC     ; 4      ; LABCELL_X104_Y120_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~37|cin                                                                         ;
;   5.954 ;   0.184 ; RR ; CELL   ; 1      ; LABCELL_X104_Y120_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~73|cout                                                                        ;
;   5.973 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y119_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~77|cin                                                                         ;
;   6.167 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y119_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~153|cout                                                                       ;
;   6.186 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y118_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~157|cin                                                                        ;
;   6.380 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y118_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~233|cout                                                                       ;
;   6.399 ;   0.019 ; RR ; IC     ; 2      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|cin                                                                        ;
;   6.645 ;   0.246 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|sumout                                                                     ;
;   6.650 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237~la_lab/laboutb[1]                                                          ;
;   7.136 ;   0.486 ; RR ; IC     ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]   ;
;   7.136 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0             ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                         ;
; 5.076   ; 4.076   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.336 ;   0.336 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   1.712 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   1.712 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   4.688 ;   2.976 ; RR ; IC   ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.076 ;   0.388 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                 ;
; 5.089   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X105_Y118_N57 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -2.040 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]                   ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 7.150                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.110                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -2.040 (VIOLATED)                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.040 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.019  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.661       ; 89         ; 0.000 ; 3.148 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 0.911       ; 30         ; 0.015 ; 0.414 ;
;    Cell                ;        ; 10    ; 1.876       ; 62         ; 0.000 ; 0.587 ;
;    uTco                ;        ; 1     ; 0.232       ; 8          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.297       ; 89         ; 0.000 ; 2.941 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 4.131   ; 4.131   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.513 ;   0.513 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.983 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.983 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   0.983 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.131 ;   3.148 ; RR ; IC     ; 1      ; FF_X103_Y120_N17       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]|clk                         ;
;   4.131 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y120_N17       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]                             ;
; 7.150   ; 3.019   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   4.363 ;   0.232 ; RR ; uTco   ; 1      ; FF_X103_Y120_N17       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]|q                           ;
;   4.536 ;   0.173 ; RR ; CELL   ; 51     ; FF_X103_Y120_N17       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_example1_reg_valid_reg_q[0]~la_mlab/laboutt[11]         ;
;   4.802 ;   0.266 ; RR ; IC     ; 1      ; MLABCELL_X103_Y121_N6  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~3|datab                                                              ;
;   5.046 ;   0.244 ; RR ; CELL   ; 1      ; MLABCELL_X103_Y121_N6  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~3|combout                                                            ;
;   5.051 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X103_Y121_N6  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~3~la_mlab/laboutt[4]                                                 ;
;   5.222 ;   0.171 ; RR ; IC     ; 4      ; LABCELL_X104_Y121_N42  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~13|datac                                                                     ;
;   5.809 ;   0.587 ; RF ; CELL   ; 1      ; LABCELL_X104_Y121_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~33|cout                                                                      ;
;   5.824 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X104_Y120_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~37|cin                                                                       ;
;   6.010 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X104_Y120_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~73|cout                                                                      ;
;   6.025 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X104_Y119_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~77|cin                                                                       ;
;   6.221 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X104_Y119_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~153|cout                                                                     ;
;   6.236 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X104_Y118_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~157|cin                                                                      ;
;   6.432 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X104_Y118_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~233|cout                                                                     ;
;   6.447 ;   0.015 ; FF ; IC     ; 2      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|cin                                                                      ;
;   6.732 ;   0.285 ; FF ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.736 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237~la_lab/laboutb[1]                                                        ;
;   7.150 ;   0.414 ; FF ; IC     ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.150 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                         ;
; 5.091   ; 4.091   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.356 ;   0.356 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   1.765 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   1.765 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   1.765 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   4.706 ;   2.941 ; RR ; IC   ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.706 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.091 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                 ;
; 5.110   ; 0.019   ;    ; uTsu ; 0      ; MLABCELL_X105_Y118_N57 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -2.038 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                  ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 7.148                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.110                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -2.038 (VIOLATED)                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.041 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.016  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.662       ; 89         ; 0.000 ; 3.149 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.059       ; 35         ; 0.015 ; 0.431 ;
;    Cell                ;        ; 10    ; 1.748       ; 58         ; 0.000 ; 0.602 ;
;    uTco                ;        ; 1     ; 0.209       ; 7          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.297       ; 89         ; 0.000 ; 2.941 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 4.132   ; 4.132   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.513 ;   0.513 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.983 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.983 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   0.983 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.132 ;   3.149 ; RR ; IC     ; 1      ; FF_X103_Y119_N22       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                        ;
;   4.132 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y119_N22       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                            ;
; 7.148   ; 3.016   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   4.341 ;   0.209 ; RR ; uTco   ; 1      ; FF_X103_Y119_N22       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                          ;
;   4.473 ;   0.132 ; RR ; CELL   ; 256    ; FF_X103_Y119_N22       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutt[14]                        ;
;   4.904 ;   0.431 ; RR ; IC     ; 1      ; MLABCELL_X105_Y121_N24 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~4|datae                                                              ;
;   5.046 ;   0.142 ; RF ; CELL   ; 2      ; MLABCELL_X105_Y121_N24 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~4|combout                                                            ;
;   5.051 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y121_N24 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~4~la_mlab/laboutt[17]                                                ;
;   5.205 ;   0.154 ; FF ; IC     ; 3      ; LABCELL_X104_Y121_N45  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~17|datac                                                                     ;
;   5.807 ;   0.602 ; FF ; CELL   ; 1      ; LABCELL_X104_Y121_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~33|cout                                                                      ;
;   5.822 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X104_Y120_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~37|cin                                                                       ;
;   6.008 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X104_Y120_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~73|cout                                                                      ;
;   6.023 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X104_Y119_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~77|cin                                                                       ;
;   6.219 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X104_Y119_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~153|cout                                                                     ;
;   6.234 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X104_Y118_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~157|cin                                                                      ;
;   6.430 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X104_Y118_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~233|cout                                                                     ;
;   6.445 ;   0.015 ; FF ; IC     ; 2      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|cin                                                                      ;
;   6.730 ;   0.285 ; FF ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.734 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237~la_lab/laboutb[1]                                                        ;
;   7.148 ;   0.414 ; FF ; IC     ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.148 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                         ;
; 5.091   ; 4.091   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.356 ;   0.356 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   1.765 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   1.765 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   1.765 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   4.706 ;   2.941 ; RR ; IC   ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.706 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.091 ;   0.385 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                 ;
; 5.110   ; 0.019   ;    ; uTsu ; 0      ; MLABCELL_X105_Y118_N57 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -2.036 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[68]                               ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 7.125                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 5.089                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -2.036 (VIOLATED)                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.005  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.694       ; 90         ; 0.000 ; 3.212 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.063       ; 35         ; 0.019 ; 0.486 ;
;    Cell                ;        ; 10    ; 1.743       ; 58         ; 0.000 ; 0.559 ;
;    uTco                ;        ; 1     ; 0.199       ; 7          ; 0.199 ; 0.199 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.312       ; 90         ; 0.000 ; 2.976 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 4.120   ; 4.120   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.908 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   0.908 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.120 ;   3.212 ; RR ; IC     ; 1      ; FF_X105_Y121_N16       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[68]|clk                                     ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y121_N16       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[68]                                         ;
; 7.125   ; 3.005   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   4.319 ;   0.199 ; RR ; uTco   ; 1      ; FF_X105_Y121_N16       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[68]|q                                       ;
;   4.441 ;   0.122 ; RR ; CELL   ; 1      ; FF_X105_Y121_N16       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[68]~la_mlab/laboutt[10]                     ;
;   4.683 ;   0.242 ; RR ; IC     ; 1      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0|dataa                                                              ;
;   4.917 ;   0.234 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0|combout                                                            ;
;   4.922 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X104_Y121_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_out[0]~0~la_lab/laboutt[1]                                                  ;
;   5.181 ;   0.259 ; RR ; IC     ; 3      ; LABCELL_X104_Y121_N33  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~1|datac                                                                      ;
;   5.740 ;   0.559 ; RR ; CELL   ; 1      ; LABCELL_X104_Y121_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~33|cout                                                                      ;
;   5.759 ;   0.019 ; RR ; IC     ; 4      ; LABCELL_X104_Y120_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~37|cin                                                                       ;
;   5.943 ;   0.184 ; RR ; CELL   ; 1      ; LABCELL_X104_Y120_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~73|cout                                                                      ;
;   5.962 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y119_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~77|cin                                                                       ;
;   6.156 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y119_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~153|cout                                                                     ;
;   6.175 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X104_Y118_N0   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~157|cin                                                                      ;
;   6.369 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X104_Y118_N57  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~233|cout                                                                     ;
;   6.388 ;   0.019 ; RR ; IC     ; 2      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|cin                                                                      ;
;   6.634 ;   0.246 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.639 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X104_Y117_N30  ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|add_2~237~la_lab/laboutb[1]                                                        ;
;   7.125 ;   0.486 ; RR ; IC     ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.125 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                         ;
; 5.076   ; 4.076   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.336 ;   0.336 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   1.712 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   1.712 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   4.688 ;   2.976 ; RR ; IC   ; 1      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X105_Y118_N57 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.076 ;   0.388 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                 ;
; 5.089   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X105_Y118_N57 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.015 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.015 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]  ; clock        ; clock       ; 0.000        ; -0.001     ; 0.263      ; Fast 900mV -40C Model           ;
; 0.015 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg                                                                                                                                                                                             ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.259      ; Fast 900mV -40C Model           ;
; 0.016 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.261      ; Fast 900mV -40C Model           ;
; 0.017 ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                        ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.272      ; Fast 900mV -40C Model           ;
; 0.018 ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]                                                                                                                                                                                                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.278      ; Fast 900mV -40C Model           ;
; 0.018 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.018 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2] ; clock        ; clock       ; 0.000        ; -0.001     ; 0.260      ; Fast 900mV -40C Model           ;
; 0.019 ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                               ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.253      ; Fast 900mV -40C Model           ;
; 0.019 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                                                               ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.253      ; Fast 900mV -40C Model           ;
; 0.019 ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.264      ; Fast 900mV -40C Model           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.015 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 2.484                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.469                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.263  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 4     ; 0.153       ; 58         ; 0.000 ; 0.153 ;
;    uTco                ;        ; 1     ; 0.110       ; 42         ; 0.110 ; 0.110 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.230       ; 90         ; 0.000 ; 1.956 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.221   ; 2.221   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X101_Y126_N19       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]|clk       ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y126_N19       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]           ;
; 2.484   ; 0.263   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.331 ;   0.110 ; FF ; uTco   ; 2      ; FF_X101_Y126_N19       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]|q         ;
;   2.331 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X101_Y126_N18 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]~1|datae   ;
;   2.484 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X101_Y126_N18 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]~1|combout ;
;   2.484 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y126_N19       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]|d         ;
;   2.484 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y126_N19       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]           ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.220   ; 2.220    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.488 ;   1.956  ; RR ; IC     ; 1      ; FF_X101_Y126_N19   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y126_N19   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]     ;
;   2.220 ;   -0.268 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.469   ; 0.249    ;    ; uTh    ; 1      ; FF_X101_Y126_N19   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|IIschedcount[2]     ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.015 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.485                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.470                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.259 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.002       ; 90         ; 0.000 ; 1.818 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 59         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.106       ; 41         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.236       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                    ;
; 2.226   ; 2.226   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                               ;
;   2.226 ;   1.818 ; RR ; IC     ; 1      ; FF_X103_Y121_N31       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg|clk ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y121_N31       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg     ;
; 2.485   ; 0.259   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                        ;
;   2.332 ;   0.106 ; FF ; uTco   ; 2      ; FF_X103_Y121_N31       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg|q   ;
;   2.332 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y121_N30 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|i77~0|datae                 ;
;   2.485 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y121_N30 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|i77~0|combout               ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y121_N31       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg|d   ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y121_N31       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg     ;
+---------+---------+----+--------+--------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                    ;
; 2.226   ; 2.226    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                            ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                         ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                               ;
;   2.494 ;   1.962  ; RR ; IC     ; 1      ; FF_X103_Y121_N31   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg|clk ;
;   2.494 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y121_N31   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg     ;
;   2.226 ;   -0.268 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 2.470   ; 0.244    ;    ; uTh    ; 1      ; FF_X103_Y121_N31   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.valid_reg     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.016 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.483                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.467                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.016                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 60         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.232       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                     ;
; 2.222   ; 2.222   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X107_Y125_N55   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|clk ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y125_N55   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]     ;
; 2.483   ; 0.261   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                         ;
;   2.327 ;   0.105 ; FF ; uTco   ; 2      ; FF_X107_Y125_N55   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|q   ;
;   2.483 ;   0.156 ; FF ; CELL   ; 1      ; FF_X107_Y125_N56   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|d   ;
;   2.483 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y125_N56   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                     ;
; 2.222   ; 2.222    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                             ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                               ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                              ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                          ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                ;
;   2.490 ;   1.958  ; RR ; IC     ; 1      ; FF_X107_Y125_N56   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.490 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y125_N56   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
;   2.222 ;   -0.268 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                           ;
; 2.467   ; 0.245    ;    ; uTh    ; 1      ; FF_X107_Y125_N56   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.017 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0] ;
; To Node                         ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0] ;
; Launch Clock                    ; clock                                                                                             ;
; Latch Clock                     ; clock                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                          ;
; Data Arrival Time               ; 2.493                                                                                             ;
; Data Required Time              ; 2.476                                                                                             ;
; Slack                           ; 0.017                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.272 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.161       ; 59         ; 0.000 ; 0.161 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                               ;
; 2.221   ; 2.221   ;    ;        ;        ;                       ;            ; clock path                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0    ;            ; clock                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; example_inst|clock|input                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port         ;            ; example_inst|clock                                                                                          ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X96_Y124_N43       ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]|clk       ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y124_N43       ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]           ;
; 2.493   ; 0.272   ;    ;        ;        ;                       ;            ; data path                                                                                                   ;
;   2.332 ;   0.111 ; FF ; uTco   ; 2      ; FF_X96_Y124_N43       ;            ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]|q         ;
;   2.332 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N42 ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]~0|datae   ;
;   2.493 ;   0.161 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N42 ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]~0|combout ;
;   2.493 ;   0.000 ; FF ; CELL   ; 1      ; FF_X96_Y124_N43       ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]|d         ;
;   2.493 ;   0.000 ; FF ; CELL   ; 1      ; FF_X96_Y124_N43       ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]           ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                  ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                         ;
; 2.221   ; 2.221    ;    ;        ;        ;                    ;            ; clock path                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                 ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                   ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                  ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                              ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                    ;
;   2.489 ;   1.957  ; RR ; IC     ; 1      ; FF_X96_Y124_N43    ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y124_N43    ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]     ;
;   2.221 ;   -0.268 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                               ;
; 2.476   ; 0.255    ;    ; uTh    ; 1      ; FF_X96_Y124_N43    ;            ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]     ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.018 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0] ;
; To Node                         ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0] ;
; Launch Clock                    ; clock                                                                                                  ;
; Latch Clock                     ; clock                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; 2.499                                                                                                  ;
; Data Required Time              ; 2.481                                                                                                  ;
; Slack                           ; 0.018                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.278 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.162       ; 58         ; 0.000 ; 0.162 ;
;    uTco                ;       ; 1     ; 0.116       ; 42         ; 0.116 ; 0.116 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                    ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                              ;
; 2.221   ; 2.221   ;    ;        ;        ;                       ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0    ;            ; clock                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; example_inst|clock|input                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port         ;            ; example_inst|clock                                                                                         ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X96_Y124_N25       ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y124_N25       ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]     ;
; 2.499   ; 0.278   ;    ;        ;        ;                       ;            ; data path                                                                                                  ;
;   2.337 ;   0.116 ; FF ; uTco   ; 2      ; FF_X96_Y124_N25       ;            ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]|q   ;
;   2.337 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N24 ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|i326~0|datae                    ;
;   2.499 ;   0.162 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N24 ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|i326~0|combout                  ;
;   2.499 ;   0.000 ; FF ; CELL   ; 1      ; FF_X96_Y124_N25       ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]|d   ;
;   2.499 ;   0.000 ; FF ; CELL   ; 1      ; FF_X96_Y124_N25       ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]     ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                    ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                              ;
; 2.221   ; 2.221    ;    ;        ;        ;                    ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                      ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                        ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                       ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                   ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                         ;
;   2.489 ;   1.957  ; RR ; IC     ; 1      ; FF_X96_Y124_N25    ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y124_N25    ; Low Power  ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]     ;
;   2.221 ;   -0.268 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                    ;
; 2.481   ; 0.260    ;    ; uTh    ; 1      ; FF_X96_Y124_N25    ;            ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.018 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.475                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.457                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.018                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.995       ; 90         ; 0.000 ; 1.811 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 61         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.229       ; 90         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                 ;
; 2.219   ; 2.219   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                            ;
;   2.219 ;   1.811 ; RR ; IC     ; 1      ; FF_X99_Y122_N31    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.219 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y122_N31    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.475   ; 0.256   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                     ;
;   2.319 ;   0.100 ; FF ; uTco   ; 2      ; FF_X99_Y122_N31    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.475 ;   0.156 ; FF ; CELL   ; 1      ; FF_X99_Y122_N32    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.475 ;   0.000 ; FF ; CELL   ; 1      ; FF_X99_Y122_N32    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                 ;
; 2.220   ; 2.220    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                         ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                           ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                          ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                            ;
;   2.487 ;   1.955  ; RR ; IC     ; 1      ; FF_X99_Y122_N32    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.487 ;   0.000  ; RR ; CELL   ; 1      ; FF_X99_Y122_N32    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.220 ;   -0.267 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                       ;
; 2.457   ; 0.237    ;    ; uTh    ; 1      ; FF_X99_Y122_N32    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.018 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.481                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.463                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.018                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 4     ; 0.155       ; 60         ; 0.000 ; 0.155 ;
;    uTco                ;        ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.230       ; 90         ; 0.000 ; 1.956 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.221   ; 2.221   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X101_Y126_N55       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2]|clk       ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y126_N55       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2]           ;
; 2.481   ; 0.260   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.326 ;   0.105 ; FF ; uTco   ; 2      ; FF_X101_Y126_N55       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2]|q         ;
;   2.326 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X101_Y126_N54 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2]~0|datad   ;
;   2.481 ;   0.155 ; FF ; CELL   ; 1      ; MLABCELL_X101_Y126_N54 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2]~0|combout ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y126_N55       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2]|d         ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y126_N55       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2]           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.220   ; 2.220    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.488 ;   1.956  ; RR ; IC     ; 1      ; FF_X101_Y126_N55   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y126_N55   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2]     ;
;   2.220 ;   -0.268 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.463   ; 0.243    ;    ; uTh    ; 1      ; FF_X101_Y126_N55   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_full_detector|threads_count[2]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.019 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]           ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]~DUPLICATE ;
; Launch Clock                    ; clock                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                             ;
; Data Arrival Time               ; 2.480                                                                                                                                ;
; Data Required Time              ; 2.461                                                                                                                                ;
; Slack                           ; 0.019                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.253 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.157       ; 62         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.963 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                          ;
; 2.227   ; 2.227   ;    ;        ;        ;                        ;            ; clock path                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                  ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                    ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                     ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X103_Y119_N20       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]|clk         ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y119_N20       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]             ;
; 2.480   ; 0.253   ;    ;        ;        ;                        ;            ; data path                                                                                                                              ;
;   2.323 ;   0.096 ; FF ; uTco   ; 2      ; FF_X103_Y119_N20       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]|q           ;
;   2.323 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y119_N18 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|counter_next[0]~0|datae    ;
;   2.480 ;   0.157 ; FF ; CELL   ; 2      ; MLABCELL_X103_Y119_N18 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|counter_next[0]~0|combout  ;
;   2.480 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y119_N19       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]~DUPLICATE|d ;
;   2.480 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y119_N19       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]~DUPLICATE   ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                  ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                            ;
; 2.227   ; 2.227    ;    ;        ;        ;                    ;            ; clock path                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                    ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                      ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                     ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                 ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                       ;
;   2.495 ;   1.963  ; RR ; IC     ; 1      ; FF_X103_Y119_N19   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]~DUPLICATE|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y119_N19   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]~DUPLICATE     ;
;   2.227 ;   -0.268 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                  ;
; 2.461   ; 0.234    ;    ; uTh    ; 1      ; FF_X103_Y119_N19   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|theloop_limiter_example0|thelimiter|valid_allow[0]~DUPLICATE     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.019 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.475                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.456                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.253 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 60         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.100       ; 40         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.232       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                  ;
; 2.222   ; 2.222   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0   ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port        ;            ; example_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X97_Y127_N43      ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E|clk ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y127_N43      ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E     ;
; 2.475   ; 0.253   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                      ;
;   2.322 ;   0.100 ; FF ; uTco   ; 2      ; FF_X97_Y127_N43      ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E|q   ;
;   2.322 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N42 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|i54~0|datae       ;
;   2.475 ;   0.153 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N42 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|i54~0|combout     ;
;   2.475 ;   0.000 ; FF ; CELL   ; 1      ; FF_X97_Y127_N43      ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E|d   ;
;   2.475 ;   0.000 ; FF ; CELL   ; 1      ; FF_X97_Y127_N43      ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E     ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                  ;
; 2.222   ; 2.222    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.490 ;   1.958  ; RR ; IC     ; 1      ; FF_X97_Y127_N43    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E|clk ;
;   2.490 ;   0.000  ; RR ; CELL   ; 1      ; FF_X97_Y127_N43    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E     ;
;   2.222 ;   -0.268 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 2.456   ; 0.234    ;    ; uTh    ; 1      ; FF_X97_Y127_N43    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.019 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0] ;
; Launch Clock                    ; clock                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                             ;
; Data Arrival Time               ; 2.488                                                                                                                                ;
; Data Required Time              ; 2.469                                                                                                                                ;
; Slack                           ; 0.019                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.000       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.158       ; 60         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.960 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                         ;
; 2.224   ; 2.224   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0     ;            ; clock                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; example_inst|clock|input                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port          ;            ; example_inst|clock                                                                                                                                    ;
;   2.224 ;   1.816 ; RR ; IC     ; 1      ; FF_X103_Y123_N44       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0]|clk              ;
;   2.224 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y123_N44       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0]                  ;
; 2.488   ; 0.264   ;    ;        ;        ;                        ;            ; data path                                                                                                                                             ;
;   2.330 ;   0.106 ; FF ; uTco   ; 2      ; FF_X103_Y123_N44       ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0]|q                ;
;   2.330 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y123_N42 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|stall_and_valid_q[0]~0|datad   ;
;   2.488 ;   0.158 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y123_N42 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|stall_and_valid_q[0]~0|combout ;
;   2.488 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y123_N44       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0]|d                ;
;   2.488 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y123_N44       ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0]                  ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                  ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                            ;
; 2.224   ; 2.224    ;    ;        ;        ;                    ;            ; clock path                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                    ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                      ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                     ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                 ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                       ;
;   2.492 ;   1.960  ; RR ; IC     ; 1      ; FF_X103_Y123_N44   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y123_N44   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0]     ;
;   2.224 ;   -0.268 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                  ;
; 2.469   ; 0.245    ;    ; uTh    ; 1      ; FF_X103_Y123_N44   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thei_llvm_fpga_pipeline_keep_going_example6_sr|sr_valid_q[0]     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.224 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.224 ; sync_resetn[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2|block_rsrvd_fix_impl_DSP0~register_clock0                    ; clock        ; clock       ; 1.000        ; -0.048     ; 0.794      ; Slow 900mV -40C Model           ;
; -0.183 ; sync_resetn[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[26] ; clock        ; clock       ; 1.000        ; -0.056     ; 1.002      ; Slow 900mV 100C Model           ;
; -0.183 ; sync_resetn[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[0]  ; clock        ; clock       ; 1.000        ; -0.056     ; 1.002      ; Slow 900mV 100C Model           ;
; -0.183 ; sync_resetn[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[22]     ; clock        ; clock       ; 1.000        ; -0.056     ; 1.002      ; Slow 900mV 100C Model           ;
; -0.183 ; sync_resetn[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[11]     ; clock        ; clock       ; 1.000        ; -0.056     ; 1.002      ; Slow 900mV 100C Model           ;
; -0.183 ; sync_resetn[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[3]      ; clock        ; clock       ; 1.000        ; -0.056     ; 1.002      ; Slow 900mV 100C Model           ;
; -0.182 ; sync_resetn[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[19] ; clock        ; clock       ; 1.000        ; -0.056     ; 1.002      ; Slow 900mV 100C Model           ;
; -0.182 ; sync_resetn[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[5]  ; clock        ; clock       ; 1.000        ; -0.056     ; 1.002      ; Slow 900mV 100C Model           ;
; -0.182 ; sync_resetn[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[16]     ; clock        ; clock       ; 1.000        ; -0.056     ; 1.002      ; Slow 900mV 100C Model           ;
; -0.182 ; sync_resetn[2] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[0]      ; clock        ; clock       ; 1.000        ; -0.056     ; 1.002      ; Slow 900mV 100C Model           ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.224 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                         ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 4.917                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 4.693                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.224 (VIOLATED)                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.794  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.653       ; 89         ; 0.513 ; 3.140 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.459       ; 58         ; 0.000 ; 0.459 ;
;    Cell                ;        ; 3     ; 0.126       ; 16         ; 0.000 ; 0.126 ;
;    uTco                ;        ; 1     ; 0.209       ; 26         ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.281       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                          ;
; 4.123   ; 4.123   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                  ;
;   0.513 ;   0.513 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   0.983 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   4.123 ;   3.140 ; RR ; IC     ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                     ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                         ;
; 4.917   ; 0.794   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                              ;
;   4.332 ;   0.209 ; RR ; uTco   ; 1      ; FF_X99_Y123_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                       ;
;   4.458 ;   0.126 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                                                                                      ;
;   4.458 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|resetn|input                                                                                                                                                                                                                                                                                              ;
;   4.458 ;   0.000 ; RR ; CELL   ; 335    ; Boundary Port      ;            ; example_inst|resetn                                                                                                                                                                                                                                                                                                    ;
;   4.917 ;   0.459 ; RR ; IC     ; 1      ; MPDSP_X100_Y124_N0 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   4.917 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X100_Y124_N0 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                        ;
; 5.075   ; 4.075   ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                  ;
;   1.356 ;   0.356 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   1.765 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   1.765 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   1.765 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   4.690 ;   2.925 ; RR ; IC   ; 1      ; MPDSP_X100_Y124_N0 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.690 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y124_N0 ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.075 ;   0.385 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                ;
; 4.693   ; -0.382  ;    ; uTsu ; 68     ; MPDSP_X100_Y124_N0 ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.183 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                            ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[26] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 5.118                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 4.935                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -0.183 (VIOLATED)                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.002  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.692       ; 69         ; 0.000 ; 0.692 ;
;    Cell                ;        ; 3     ; 0.116       ; 12         ; 0.000 ; 0.116 ;
;    uTco                ;        ; 1     ; 0.194       ; 19         ; 0.194 ; 0.194 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.960 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                  ;
; 4.116   ; 4.116   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                          ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                            ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                           ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                             ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                 ;
; 5.118   ; 1.002   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                      ;
;   4.310 ;   0.194 ; RR ; uTco   ; 1      ; FF_X99_Y123_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                               ;
;   4.426 ;   0.116 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                                                                                                              ;
;   4.426 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|resetn|input                                                                                                                                                                                                                                                                                                                      ;
;   4.426 ;   0.000 ; RR ; CELL   ; 335    ; Boundary Port      ;            ; example_inst|resetn                                                                                                                                                                                                                                                                                                                            ;
;   5.118 ;   0.692 ; RR ; IC     ; 1      ; FF_X98_Y125_N8     ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[26]|clrn ;
;   5.118 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N8     ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[26]      ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                 ;
; 5.060   ; 4.060   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   1.336 ;   0.336 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                           ;
;   1.712 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                          ;
;   1.712 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                      ;
;   1.712 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                            ;
;   4.672 ;   2.960 ; RR ; IC     ; 1      ; FF_X98_Y125_N8     ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[26]|clk ;
;   4.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N8     ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[26]     ;
;   5.060 ;   0.388 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                       ;
; 4.935   ; -0.125  ;    ; uTsu   ; 1      ; FF_X98_Y125_N8     ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[26]     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.183 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                           ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.118                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 4.935                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.183 (VIOLATED)                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.002  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.692       ; 69         ; 0.000 ; 0.692 ;
;    Cell                ;        ; 3     ; 0.116       ; 12         ; 0.000 ; 0.116 ;
;    uTco                ;        ; 1     ; 0.194       ; 19         ; 0.194 ; 0.194 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.960 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                 ;
; 4.116   ; 4.116   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                           ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                          ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                            ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                ;
; 5.118   ; 1.002   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                     ;
;   4.310 ;   0.194 ; RR ; uTco   ; 1      ; FF_X99_Y123_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                              ;
;   4.426 ;   0.116 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                                                                                                             ;
;   4.426 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|resetn|input                                                                                                                                                                                                                                                                                                                     ;
;   4.426 ;   0.000 ; RR ; CELL   ; 335    ; Boundary Port      ;            ; example_inst|resetn                                                                                                                                                                                                                                                                                                                           ;
;   5.118 ;   0.692 ; RR ; IC     ; 1      ; FF_X98_Y125_N53    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[0]|clrn ;
;   5.118 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N53    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[0]      ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                ;
; 5.060   ; 4.060   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                        ;
;   1.336 ;   0.336 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                          ;
;   1.712 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                         ;
;   1.712 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                           ;
;   4.672 ;   2.960 ; RR ; IC     ; 1      ; FF_X98_Y125_N53    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[0]|clk ;
;   4.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N53    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[0]     ;
;   5.060 ;   0.388 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                      ;
; 4.935   ; -0.125  ;    ; uTsu   ; 1      ; FF_X98_Y125_N53    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[0]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.183 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[22] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 5.118                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.935                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -0.183 (VIOLATED)                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.002  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.692       ; 69         ; 0.000 ; 0.692 ;
;    Cell                ;        ; 3     ; 0.116       ; 12         ; 0.000 ; 0.116 ;
;    uTco                ;        ; 1     ; 0.194       ; 19         ; 0.194 ; 0.194 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.960 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                              ;
; 4.116   ; 4.116   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                      ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                        ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                       ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                         ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                             ;
; 5.118   ; 1.002   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.310 ;   0.194 ; RR ; uTco   ; 1      ; FF_X99_Y123_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                           ;
;   4.426 ;   0.116 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                                                                                                          ;
;   4.426 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|resetn|input                                                                                                                                                                                                                                                                                                                  ;
;   4.426 ;   0.000 ; RR ; CELL   ; 335    ; Boundary Port      ;            ; example_inst|resetn                                                                                                                                                                                                                                                                                                                        ;
;   5.118 ;   0.692 ; RR ; IC     ; 1      ; FF_X98_Y125_N11    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[22]|clrn ;
;   5.118 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N11    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[22]      ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 5.060   ; 4.060   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   1.336 ;   0.336 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.712 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   1.712 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                  ;
;   1.712 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                        ;
;   4.672 ;   2.960 ; RR ; IC     ; 1      ; FF_X98_Y125_N11    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[22]|clk ;
;   4.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N11    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[22]     ;
;   5.060 ;   0.388 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                   ;
; 4.935   ; -0.125  ;    ; uTsu   ; 1      ; FF_X98_Y125_N11    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[22]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.183 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[11] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 5.118                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.935                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -0.183 (VIOLATED)                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.002  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.692       ; 69         ; 0.000 ; 0.692 ;
;    Cell                ;        ; 3     ; 0.116       ; 12         ; 0.000 ; 0.116 ;
;    uTco                ;        ; 1     ; 0.194       ; 19         ; 0.194 ; 0.194 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.960 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                              ;
; 4.116   ; 4.116   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                      ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                        ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                       ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                         ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                             ;
; 5.118   ; 1.002   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.310 ;   0.194 ; RR ; uTco   ; 1      ; FF_X99_Y123_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                           ;
;   4.426 ;   0.116 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                                                                                                          ;
;   4.426 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|resetn|input                                                                                                                                                                                                                                                                                                                  ;
;   4.426 ;   0.000 ; RR ; CELL   ; 335    ; Boundary Port      ;            ; example_inst|resetn                                                                                                                                                                                                                                                                                                                        ;
;   5.118 ;   0.692 ; RR ; IC     ; 1      ; FF_X98_Y125_N23    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[11]|clrn ;
;   5.118 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N23    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[11]      ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 5.060   ; 4.060   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   1.336 ;   0.336 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.712 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   1.712 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                  ;
;   1.712 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                        ;
;   4.672 ;   2.960 ; RR ; IC     ; 1      ; FF_X98_Y125_N23    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[11]|clk ;
;   4.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N23    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[11]     ;
;   5.060 ;   0.388 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                   ;
; 4.935   ; -0.125  ;    ; uTsu   ; 1      ; FF_X98_Y125_N23    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[11]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.183 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                       ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 5.118                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 4.935                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; -0.183 (VIOLATED)                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.002  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.692       ; 69         ; 0.000 ; 0.692 ;
;    Cell                ;        ; 3     ; 0.116       ; 12         ; 0.000 ; 0.116 ;
;    uTco                ;        ; 1     ; 0.194       ; 19         ; 0.194 ; 0.194 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.960 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 4.116   ; 4.116   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                        ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                            ;
; 5.118   ; 1.002   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   4.310 ;   0.194 ; RR ; uTco   ; 1      ; FF_X99_Y123_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                          ;
;   4.426 ;   0.116 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                                                                                                         ;
;   4.426 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|resetn|input                                                                                                                                                                                                                                                                                                                 ;
;   4.426 ;   0.000 ; RR ; CELL   ; 335    ; Boundary Port      ;            ; example_inst|resetn                                                                                                                                                                                                                                                                                                                       ;
;   5.118 ;   0.692 ; RR ; IC     ; 1      ; FF_X98_Y125_N17    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[3]|clrn ;
;   5.118 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N17    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[3]      ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                          ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                            ;
; 5.060   ; 4.060   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                    ;
;   1.336 ;   0.336 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                      ;
;   1.712 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   1.712 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   4.672 ;   2.960 ; RR ; IC     ; 1      ; FF_X98_Y125_N17    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[3]|clk ;
;   4.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N17    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[3]     ;
;   5.060 ;   0.388 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                  ;
; 4.935   ; -0.125  ;    ; uTsu   ; 1      ; FF_X98_Y125_N17    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[3]     ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.182 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                            ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[19] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 5.118                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 4.936                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -0.182 (VIOLATED)                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.002  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.692       ; 69         ; 0.000 ; 0.692 ;
;    Cell                ;        ; 3     ; 0.116       ; 12         ; 0.000 ; 0.116 ;
;    uTco                ;        ; 1     ; 0.194       ; 19         ; 0.194 ; 0.194 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.960 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                  ;
; 4.116   ; 4.116   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                          ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                            ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                           ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                             ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                 ;
; 5.118   ; 1.002   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                      ;
;   4.310 ;   0.194 ; RR ; uTco   ; 1      ; FF_X99_Y123_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                               ;
;   4.426 ;   0.116 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                                                                                                              ;
;   4.426 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|resetn|input                                                                                                                                                                                                                                                                                                                      ;
;   4.426 ;   0.000 ; RR ; CELL   ; 335    ; Boundary Port      ;            ; example_inst|resetn                                                                                                                                                                                                                                                                                                                            ;
;   5.118 ;   0.692 ; RR ; IC     ; 1      ; FF_X98_Y125_N29    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[19]|clrn ;
;   5.118 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N29    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[19]      ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                 ;
; 5.060   ; 4.060   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   1.336 ;   0.336 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                           ;
;   1.712 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                          ;
;   1.712 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                      ;
;   1.712 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                            ;
;   4.672 ;   2.960 ; RR ; IC     ; 1      ; FF_X98_Y125_N29    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[19]|clk ;
;   4.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N29    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[19]     ;
;   5.060 ;   0.388 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                       ;
; 4.936   ; -0.124  ;    ; uTsu   ; 1      ; FF_X98_Y125_N29    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[19]     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.182 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                           ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.118                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 4.936                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.182 (VIOLATED)                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.002  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.692       ; 69         ; 0.000 ; 0.692 ;
;    Cell                ;        ; 3     ; 0.116       ; 12         ; 0.000 ; 0.116 ;
;    uTco                ;        ; 1     ; 0.194       ; 19         ; 0.194 ; 0.194 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.960 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                 ;
; 4.116   ; 4.116   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                           ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                          ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                            ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                ;
; 5.118   ; 1.002   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                     ;
;   4.310 ;   0.194 ; RR ; uTco   ; 1      ; FF_X99_Y123_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                              ;
;   4.426 ;   0.116 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                                                                                                             ;
;   4.426 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|resetn|input                                                                                                                                                                                                                                                                                                                     ;
;   4.426 ;   0.000 ; RR ; CELL   ; 335    ; Boundary Port      ;            ; example_inst|resetn                                                                                                                                                                                                                                                                                                                           ;
;   5.118 ;   0.692 ; RR ; IC     ; 1      ; FF_X98_Y125_N59    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[5]|clrn ;
;   5.118 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N59    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[5]      ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                ;
; 5.060   ; 4.060   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                        ;
;   1.336 ;   0.336 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                          ;
;   1.712 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                         ;
;   1.712 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                           ;
;   4.672 ;   2.960 ; RR ; IC     ; 1      ; FF_X98_Y125_N59    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[5]|clk ;
;   4.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N59    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[5]     ;
;   5.060 ;   0.388 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                      ;
; 4.936   ; -0.124  ;    ; uTsu   ; 1      ; FF_X98_Y125_N59    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[5]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.182 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[16] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 5.118                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.936                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -0.182 (VIOLATED)                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.002  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.692       ; 69         ; 0.000 ; 0.692 ;
;    Cell                ;        ; 3     ; 0.116       ; 12         ; 0.000 ; 0.116 ;
;    uTco                ;        ; 1     ; 0.194       ; 19         ; 0.194 ; 0.194 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.960 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                              ;
; 4.116   ; 4.116   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                      ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                        ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                       ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                         ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                             ;
; 5.118   ; 1.002   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.310 ;   0.194 ; RR ; uTco   ; 1      ; FF_X99_Y123_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                           ;
;   4.426 ;   0.116 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                                                                                                          ;
;   4.426 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|resetn|input                                                                                                                                                                                                                                                                                                                  ;
;   4.426 ;   0.000 ; RR ; CELL   ; 335    ; Boundary Port      ;            ; example_inst|resetn                                                                                                                                                                                                                                                                                                                        ;
;   5.118 ;   0.692 ; RR ; IC     ; 1      ; FF_X98_Y125_N47    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[16]|clrn ;
;   5.118 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N47    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[16]      ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 5.060   ; 4.060   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   1.336 ;   0.336 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.712 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   1.712 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                  ;
;   1.712 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                        ;
;   4.672 ;   2.960 ; RR ; IC     ; 1      ; FF_X98_Y125_N47    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[16]|clk ;
;   4.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N47    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[16]     ;
;   5.060 ;   0.388 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                   ;
; 4.936   ; -0.124  ;    ; uTsu   ; 1      ; FF_X98_Y125_N47    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[16]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.182 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                       ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 5.118                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 4.936                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; -0.182 (VIOLATED)                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.002  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.690       ; 90         ; 0.482 ; 3.208 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.692       ; 69         ; 0.000 ; 0.692 ;
;    Cell                ;        ; 3     ; 0.116       ; 12         ; 0.000 ; 0.116 ;
;    uTco                ;        ; 1     ; 0.194       ; 19         ; 0.194 ; 0.194 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.960 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 4.116   ; 4.116   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.482 ;   0.482 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   0.908 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   4.116 ;   3.208 ; RR ; IC     ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                        ;
;   4.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                            ;
; 5.118   ; 1.002   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   4.310 ;   0.194 ; RR ; uTco   ; 1      ; FF_X99_Y123_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                          ;
;   4.426 ;   0.116 ; RR ; CELL   ; 1      ; FF_X99_Y123_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                                                                                                         ;
;   4.426 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|resetn|input                                                                                                                                                                                                                                                                                                                 ;
;   4.426 ;   0.000 ; RR ; CELL   ; 335    ; Boundary Port      ;            ; example_inst|resetn                                                                                                                                                                                                                                                                                                                       ;
;   5.118 ;   0.692 ; RR ; IC     ; 1      ; FF_X98_Y125_N5     ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[0]|clrn ;
;   5.118 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N5     ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[0]      ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                                          ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                            ;
; 5.060   ; 4.060   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                    ;
;   1.336 ;   0.336 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                      ;
;   1.712 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                     ;
;   1.712 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   1.712 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   4.672 ;   2.960 ; RR ; IC     ; 1      ; FF_X98_Y125_N5     ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[0]|clk ;
;   4.672 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y125_N5     ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[0]     ;
;   5.060 ;   0.388 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                  ;
; 4.936   ; -0.124  ;    ; uTsu   ; 1      ; FF_X98_Y125_N5     ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[0]     ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.131 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.131 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]  ; clock        ; clock       ; 0.000        ; 0.018      ; 0.212      ; Fast 900mV -40C Model           ;
; 0.131 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]  ; clock        ; clock       ; 0.000        ; 0.018      ; 0.212      ; Fast 900mV -40C Model           ;
; 0.133 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]  ; clock        ; clock       ; 0.000        ; 0.018      ; 0.212      ; Fast 900mV -40C Model           ;
; 0.134 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0  ; clock        ; clock       ; 0.000        ; 0.018      ; 0.212      ; Fast 900mV -40C Model           ;
; 0.134 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n      ; clock        ; clock       ; 0.000        ; 0.018      ; 0.212      ; Fast 900mV -40C Model           ;
; 0.135 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]   ; clock        ; clock       ; 0.000        ; 0.018      ; 0.212      ; Fast 900mV -40C Model           ;
; 0.135 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached ; clock        ; clock       ; 0.000        ; 0.018      ; 0.212      ; Fast 900mV -40C Model           ;
; 0.136 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]   ; clock        ; clock       ; 0.000        ; 0.018      ; 0.212      ; Fast 900mV -40C Model           ;
; 0.151 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.219      ; Fast 900mV -40C Model           ;
; 0.152 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.219      ; Fast 900mV -40C Model           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.131 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.434                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.303                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.131                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.212 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.095       ; 45         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.222   ; 2.222   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.434   ; 0.212   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.317 ;   0.095 ; RR ; uTco   ; 1      ; FF_X104_Y124_N28   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.362 ;   0.045 ; RR ; CELL   ; 8      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   2.434 ;   0.072 ; RR ; IC     ; 1      ; FF_X105_Y124_N35   ; Mixed      ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]|clrn                                                           ;
;   2.434 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y124_N35   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                ;
; 2.240   ; 2.240    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                        ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                          ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                         ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   2.496 ;   1.964  ; RR ; IC     ; 1      ; FF_X105_Y124_N35   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y124_N35   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]     ;
;   2.240 ;   -0.256 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 2.303   ; 0.063    ;    ; uTh    ; 1      ; FF_X105_Y124_N35   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.131 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.434                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.303                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.131                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.212 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.095       ; 45         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.222   ; 2.222   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.434   ; 0.212   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.317 ;   0.095 ; RR ; uTco   ; 1      ; FF_X104_Y124_N28   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.362 ;   0.045 ; RR ; CELL   ; 8      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   2.434 ;   0.072 ; RR ; IC     ; 1      ; FF_X105_Y124_N47   ; Mixed      ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]|clrn                                                           ;
;   2.434 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y124_N47   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                ;
; 2.240   ; 2.240    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                        ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                          ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                         ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   2.496 ;   1.964  ; RR ; IC     ; 1      ; FF_X105_Y124_N47   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y124_N47   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]     ;
;   2.240 ;   -0.256 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 2.303   ; 0.063    ;    ; uTh    ; 1      ; FF_X105_Y124_N47   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.133 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.434                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.301                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.133                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.212 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.095       ; 45         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.222   ; 2.222   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.434   ; 0.212   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.317 ;   0.095 ; RR ; uTco   ; 1      ; FF_X104_Y124_N28   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.362 ;   0.045 ; RR ; CELL   ; 8      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   2.434 ;   0.072 ; RR ; IC     ; 1      ; FF_X105_Y124_N25   ; Mixed      ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]|clrn                                                           ;
;   2.434 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y124_N25   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                ;
; 2.240   ; 2.240    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                        ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                          ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                         ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   2.496 ;   1.964  ; RR ; IC     ; 1      ; FF_X105_Y124_N25   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y124_N25   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]     ;
;   2.240 ;   -0.256 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 2.301   ; 0.061    ;    ; uTh    ; 1      ; FF_X105_Y124_N25   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.134 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.434                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.300                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.134                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.212 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.095       ; 45         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.222   ; 2.222   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.434   ; 0.212   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.317 ;   0.095 ; RR ; uTco   ; 1      ; FF_X104_Y124_N28   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.362 ;   0.045 ; RR ; CELL   ; 8      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   2.434 ;   0.072 ; RR ; IC     ; 1      ; FF_X105_Y124_N13   ; Mixed      ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0|clrn                                                           ;
;   2.434 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y124_N13   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                ;
; 2.240   ; 2.240    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                        ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                          ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                         ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   2.496 ;   1.964  ; RR ; IC     ; 1      ; FF_X105_Y124_N13   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y124_N13   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0     ;
;   2.240 ;   -0.256 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 2.300   ; 0.060    ;    ; uTh    ; 1      ; FF_X105_Y124_N13   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.134 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n                                                 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.434                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.300                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.134                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.212 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.095       ; 45         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.222   ; 2.222   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.434   ; 0.212   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.317 ;   0.095 ; RR ; uTco   ; 1      ; FF_X104_Y124_N28   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.362 ;   0.045 ; RR ; CELL   ; 8      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   2.434 ;   0.072 ; RR ; IC     ; 1      ; FF_X105_Y124_N2    ; Mixed      ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n|clrn                                                               ;
;   2.434 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y124_N2    ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.240   ; 2.240    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   0.274 ;   0.274  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   0.532 ;   0.258  ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   0.532 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.532 ;   0.000  ; RR ; CELL ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   2.496 ;   1.964  ; RR ; IC   ; 1      ; FF_X105_Y124_N2    ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n|clk ;
;   2.496 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y124_N2    ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n     ;
;   2.240 ;   -0.256 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 2.300   ; 0.060    ;    ; uTh  ; 1      ; FF_X105_Y124_N2    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n     ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.135 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.434                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.299                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.135                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.212 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.095       ; 45         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.222   ; 2.222   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.434   ; 0.212   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.317 ;   0.095 ; RR ; uTco   ; 1      ; FF_X104_Y124_N28   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.362 ;   0.045 ; RR ; CELL   ; 8      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   2.434 ;   0.072 ; RR ; IC     ; 1      ; FF_X105_Y124_N55   ; Mixed      ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clrn                                                            ;
;   2.434 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y124_N55   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                               ;
; 2.240   ; 2.240    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                         ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                        ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                    ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                          ;
;   2.496 ;   1.964  ; RR ; IC     ; 1      ; FF_X105_Y124_N55   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y124_N55   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
;   2.240 ;   -0.256 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                     ;
; 2.299   ; 0.059    ;    ; uTh    ; 1      ; FF_X105_Y124_N55   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.135 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.434                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.299                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.135                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.212 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.095       ; 45         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.222   ; 2.222   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.434   ; 0.212   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.317 ;   0.095 ; RR ; uTco   ; 1      ; FF_X104_Y124_N28   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.362 ;   0.045 ; RR ; CELL   ; 8      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   2.434 ;   0.072 ; RR ; IC     ; 1      ; FF_X105_Y124_N38   ; Mixed      ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clrn                                                          ;
;   2.434 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y124_N38   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                               ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                 ;
; 2.240   ; 2.240    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                      ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                            ;
;   2.496 ;   1.964  ; RR ; IC     ; 1      ; FF_X105_Y124_N38   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y124_N38   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
;   2.240 ;   -0.256 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 2.299   ; 0.059    ;    ; uTh    ; 1      ; FF_X105_Y124_N38   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.136 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.434                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.298                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.136                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.212 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.095       ; 45         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.222   ; 2.222   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.434   ; 0.212   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.317 ;   0.095 ; RR ; uTco   ; 1      ; FF_X104_Y124_N28   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.362 ;   0.045 ; RR ; CELL   ; 8      ; FF_X104_Y124_N28   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[18] ;
;   2.434 ;   0.072 ; RR ; IC     ; 1      ; FF_X105_Y124_N52   ; Mixed      ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clrn                                                            ;
;   2.434 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y124_N52   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                                                               ;
; 2.240   ; 2.240    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                         ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                        ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                                                                    ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                                                                          ;
;   2.496 ;   1.964  ; RR ; IC     ; 1      ; FF_X105_Y124_N52   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y124_N52   ; Low Power  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
;   2.240 ;   -0.256 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                     ;
; 2.298   ; 0.058    ;    ; uTh    ; 1      ; FF_X105_Y124_N52   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.151 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.443                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.292                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.151                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.219 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.000       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.076       ; 35         ; 0.076 ; 0.076 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.097       ; 44         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.960 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                                 ;
; 2.224   ; 2.224   ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                               ;
;   2.224 ;   1.816 ; RR ; IC   ; 1      ; FF_X107_Y126_N20   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   2.224 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y126_N20   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 2.443   ; 0.219   ;    ;      ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                        ;
;   2.321 ;   0.097 ; RR ; uTco ; 1      ; FF_X107_Y126_N20   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   2.367 ;   0.046 ; RR ; CELL ; 3      ; FF_X107_Y126_N20   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_mlab/laboutt[13]                                             ;
;   2.443 ;   0.076 ; RR ; IC   ; 1      ; FF_X107_Y126_N11   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.443 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y126_N11   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                                   ;
; 2.224   ; 2.224    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                           ;
;   0.274 ;   0.274  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                             ;
;   0.532 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                            ;
;   0.532 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                        ;
;   0.532 ;   0.000  ; RR ; CELL   ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                              ;
;   2.492 ;   1.960  ; RR ; IC     ; 1      ; FF_X107_Y126_N11   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y126_N11   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.224 ;   -0.268 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                         ;
; 2.292   ; 0.068    ;    ; uTh    ; 1      ; FF_X107_Y126_N11   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.152 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                         ;
; To Node                         ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.443                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.291                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.152                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.219 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.000       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.076       ; 35         ; 0.076 ; 0.076 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.097       ; 44         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.960 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                              ;
; 2.224   ; 2.224   ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                            ;
;   2.224 ;   1.816 ; RR ; IC   ; 1      ; FF_X107_Y126_N20   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                          ;
;   2.224 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y126_N20   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                              ;
; 2.443   ; 0.219   ;    ;      ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                     ;
;   2.321 ;   0.097 ; RR ; uTco ; 1      ; FF_X107_Y126_N20   ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                            ;
;   2.367 ;   0.046 ; RR ; CELL ; 3      ; FF_X107_Y126_N20   ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_mlab/laboutt[13]                                          ;
;   2.443 ;   0.076 ; RR ; IC   ; 1      ; FF_X107_Y126_N7    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.443 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y126_N7    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                              ;
; 2.224   ; 2.224    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.274 ;   0.274  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.532 ;   0.258  ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.532 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; example_inst|clock|input                                                                                                                                                                                                                                                     ;
;   0.532 ;   0.000  ; RR ; CELL ; 1878   ; Boundary Port      ;            ; example_inst|clock                                                                                                                                                                                                                                                           ;
;   2.492 ;   1.960  ; RR ; IC   ; 1      ; FF_X107_Y126_N7    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.492 ;   0.000  ; RR ; CELL ; 1      ; FF_X107_Y126_N7    ; High Speed ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.224 ;   -0.268 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                                      ;
; 2.291   ; 0.067    ;    ; uTh  ; 1      ; FF_X107_Y126_N7    ;            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Thu Mar 16 08:56:02 2023
    Info: System process ID: 5946
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/example/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_example".
Info (16678): Successfully loaded final database: elapsed time is 00:00:06.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.106
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -2.106            -927.279      1376      clock Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.015               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.224
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.224              -4.554        73      clock Slow 900mV -40C Model 
Info (332146): Worst-case removal slack is 0.131
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.131               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -1.120
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -1.120            -105.262       203      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 30 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 3.3%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Slow 900mV -40C Model): Found 30 synchronizer chains, 30 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 7.36e-06 years or 232 seconds.
    Critical Warning (19536): Typical MTBF of Design is 34.3 years or 1.08e+09 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 30
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 30
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.437 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 30 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 0.719 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 30 synchronizer chains, 1 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 1.2e+06 years or 3.78e+13 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 30
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 1
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.973 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 2524 megabytes
    Info: Processing ended: Thu Mar 16 08:56:13 2023
    Info: Elapsed time: 00:00:11
    Info: System process ID: 5946


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 195   ; 195  ;
; Unconstrained Input Port Paths  ; 197   ; 197  ;
; Unconstrained Output Ports      ; 172   ; 172  ;
; Unconstrained Output Port Paths ; 172   ; 172  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                             ;
+--------------------------------+--------------------------------------------------------------------------------------+
; Input Port                     ; Comment                                                                              ;
+--------------------------------+--------------------------------------------------------------------------------------+
; resetn                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------+
; Output Port                     ; Comment                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------+
; example_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                             ;
+--------------------------------+--------------------------------------------------------------------------------------+
; Input Port                     ; Comment                                                                              ;
+--------------------------------+--------------------------------------------------------------------------------------+
; resetn                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_B[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------+
; Output Port                     ; Comment                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------+
; example_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_returndata[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; example_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.106   ; 0.015 ; -0.224   ; 0.131   ; -1.120              ;
;  clock           ; -2.106   ; 0.015 ; -0.224   ; 0.131   ; -1.120              ;
; Design-wide TNS  ; -927.279 ; 0.0   ; -4.554   ; 0.0     ; -105.262            ;
;  clock           ; -927.279 ; 0.000 ; -4.554   ; 0.000   ; -105.262            ;
+------------------+----------+-------+----------+---------+---------------------+


