module top_module(
	output reg one);  // added reg keyword to declare a reg type output
  
  assign one = 1;  // assign the output to always 1
  
endmodule
