Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\top\rsu.ip --block-symbol-file --output-directory=F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\top\rsu --family="Arria 10" --part=10AX027H4F34E3SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\top\rsu.ip --synthesis=VERILOG --output-directory=F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\top\rsu --family="Arria 10" --part=10AX027H4F34E3SG
Info: rsu: "Transforming system: rsu"
Info: rsu: "Naming system components in system: rsu"
Info: rsu: "Processing generation queue"
Info: rsu: "Generating: rsu"
Info: rsu: "Generating: rsu_altera_remote_update_181_ihkhjiy"
Info: rsu: "Generating: altera_remote_update_core"
Info: remote_update_core: Generating top-level entity altera_remote_update_core.
Info: rsu: Done "rsu" with 3 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in rsu. No files generated.
Info: Finished: Generate IP Core Documentation
