============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  08:49:03 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-1519 ps) Setup Check with Pin data_pins__dout_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      61                  
     Required Time:=    7939                  
      Launch Clock:-       0                  
         Data Path:-    9458                  
             Slack:=   -1519                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g695/Q                    -       A->Q   R     NO3X4          1  21.7   206   184    7968 
  alu_/g3/Q                      -       A->Q   R     BTHX8          5  59.0   500   150    8118 
  alu_/g11/Q                     -       A->Q   R     BTHX8          5  56.4   500   160    8278 
  alu_/g678/Q                    -       B->Q   F     NA2I1X4        1  18.7   111    54    8332 
  alu_/g667/Q                    -       A->Q   R     NA3X4          1  30.0   143    92    8424 
  alu_/g69/Q                     -       A->Q   R     BTHX12         5  66.7   500   131    8555 
  alu_/g10/Q                     -       A->Q   R     BTHX8          5  52.7   500   159    8714 
  g4871/Q                        -       A->Q   F     INX4           1  15.9   214    39    8753 
  sw2__g6/Q                      -       A->Q   R     ITLX1          3  40.4   500   208    8961 
  g4844/Q                        -       A->Q   F     INX2           2  21.1   236    94    9054 
  sw1__g14/Q                     -       A->Q   R     ITHX1          3  34.7   500   198    9252 
  g4770/Q                        -       A->Q   F     INX2           1  11.2   176    53    9306 
  g4725/Q                        -       A->Q   R     ON21X1         1   9.6   211   152    9458 
  data_pins__dout_reg[2]/D       -       -      R     DFFQX1         1     -     -     0    9458 
#------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-954 ps) Setup Check with Pin alu_/op2_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      62                  
     Required Time:=    7938                  
      Launch Clock:-       0                  
         Data Path:-    8892                  
             Slack:=    -954                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g695/Q                    -       A->Q   R     NO3X4          1  21.7   206   184    7968 
  alu_/g3/Q                      -       A->Q   R     BTHX8          5  59.0   500   150    8118 
  alu_/g11/Q                     -       A->Q   R     BTHX8          5  56.4   500   160    8278 
  alu_/g684/Q                    -       A->Q   F     NA2X4          1  16.8   157    54    8333 
  alu_/g682/Q                    -       A->Q   R     INX2           1  18.1    76    66    8399 
  alu_/g666/Q                    -       A->Q   F     NO2X4          1  17.7   140    38    8437 
  alu_/g71/Q                     -       A->Q   R     ITLX12         5  49.5   500   207    8644 
  alu_/g633/Q                    -       A->Q   F     NA2X1          1  10.7   162   101    8745 
  alu_/g614/Q                    -       A->Q   R     AN21X1         1   9.6   224   147    8892 
  alu_/op2_high_reg[0]/D         -       -      R     DFFQX1         1     -     -     0    8892 
#------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-953 ps) Setup Check with Pin alu_/op1_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      61                  
     Required Time:=    7939                  
      Launch Clock:-       0                  
         Data Path:-    8892                  
             Slack:=    -953                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g695/Q                    -       A->Q   R     NO3X4          1  21.7   206   184    7968 
  alu_/g3/Q                      -       A->Q   R     BTHX8          5  59.0   500   150    8118 
  alu_/g11/Q                     -       A->Q   R     BTHX8          5  56.4   500   160    8278 
  alu_/g684/Q                    -       A->Q   F     NA2X4          1  16.8   157    54    8333 
  alu_/g682/Q                    -       A->Q   R     INX2           1  18.1    76    66    8399 
  alu_/g666/Q                    -       A->Q   F     NO2X4          1  17.7   140    38    8437 
  alu_/g71/Q                     -       A->Q   R     ITLX12         5  49.5   500   207    8644 
  alu_/g632/Q                    -       A->Q   F     NA2X1          1  10.7   162   101    8745 
  alu_/g613/Q                    -       A->Q   R     AN21X1         1   9.6   204   147    8892 
  alu_/op1_low_reg[0]/D          -       -      R     DFFQX1         1     -     -     0    8892 
#------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-846 ps) Setup Check with Pin alu_/op2_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     -42                  
     Required Time:=    8042                  
      Launch Clock:-       0                  
         Data Path:-    8888                  
             Slack:=    -846                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g695/Q                    -       A->Q   R     NO3X4          1  21.7   206   184    7968 
  alu_/g3/Q                      -       A->Q   R     BTHX8          5  59.0   500   150    8118 
  alu_/g11/Q                     -       A->Q   R     BTHX8          5  56.4   500   160    8278 
  alu_/g684/Q                    -       A->Q   F     NA2X4          1  16.8   157    54    8333 
  alu_/g682/Q                    -       A->Q   R     INX2           1  18.1    76    66    8399 
  alu_/g666/Q                    -       A->Q   F     NO2X4          1  17.7   140    38    8437 
  alu_/g71/Q                     -       A->Q   R     ITLX12         5  49.5   500   207    8644 
  alu_/g634/Q                    -       A->Q   F     NA2X1          1  10.7   162   101    8745 
  alu_/g615/Q                    -       A->Q   R     AN21X1         1   8.9   217   143    8888 
  alu_/op2_low_reg[0]/D          -       -      R     DFFQX0         1     -     -     0    8888 
#------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-820 ps) Setup Check with Pin alu_/op2_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      62                  
     Required Time:=    7938                  
      Launch Clock:-       0                  
         Data Path:-    8758                  
             Slack:=    -820                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g695/Q                    -       A->Q   R     NO3X4          1  21.7   206   184    7968 
  alu_/g3/Q                      -       A->Q   R     BTHX8          5  59.0   500   150    8118 
  alu_/g11/Q                     -       A->Q   R     BTHX8          5  56.4   500   160    8278 
  alu_/g678/Q                    -       B->Q   F     NA2I1X4        1  18.7   111    54    8332 
  alu_/g667/Q                    -       A->Q   R     NA3X4          1  30.0   143    92    8424 
  alu_/g69/Q                     -       A->Q   R     BTHX12         5  66.7   500   131    8555 
  alu_/g637/Q                    -       A->Q   F     NA2X2          1  10.7   127    62    8617 
  alu_/g618/Q                    -       A->Q   R     AN21X1         1   9.6   224   141    8758 
  alu_/op2_low_reg[2]/D          -       -      R     DFFQX1         1     -     -     0    8758 
#------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-820 ps) Setup Check with Pin alu_/op2_high_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      62                  
     Required Time:=    7938                  
      Launch Clock:-       0                  
         Data Path:-    8758                  
             Slack:=    -820                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g695/Q                    -       A->Q   R     NO3X4          1  21.7   206   184    7968 
  alu_/g3/Q                      -       A->Q   R     BTHX8          5  59.0   500   150    8118 
  alu_/g11/Q                     -       A->Q   R     BTHX8          5  56.4   500   160    8278 
  alu_/g678/Q                    -       B->Q   F     NA2I1X4        1  18.7   111    54    8332 
  alu_/g667/Q                    -       A->Q   R     NA3X4          1  30.0   143    92    8424 
  alu_/g69/Q                     -       A->Q   R     BTHX12         5  66.7   500   131    8555 
  alu_/g636/Q                    -       A->Q   F     NA2X2          1  10.7   124    62    8617 
  alu_/g617/Q                    -       A->Q   R     AN21X1         1   9.6   224   141    8758 
  alu_/op2_high_reg[2]/D         -       -      R     DFFQX1         1     -     -     0    8758 
#------------------------------------------------------------------------------------------------



Path 7: VIOLATED (-819 ps) Setup Check with Pin alu_/op1_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      61                  
     Required Time:=    7939                  
      Launch Clock:-       0                  
         Data Path:-    8758                  
             Slack:=    -819                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g695/Q                    -       A->Q   R     NO3X4          1  21.7   206   184    7968 
  alu_/g3/Q                      -       A->Q   R     BTHX8          5  59.0   500   150    8118 
  alu_/g11/Q                     -       A->Q   R     BTHX8          5  56.4   500   160    8278 
  alu_/g678/Q                    -       B->Q   F     NA2I1X4        1  18.7   111    54    8332 
  alu_/g667/Q                    -       A->Q   R     NA3X4          1  30.0   143    92    8424 
  alu_/g69/Q                     -       A->Q   R     BTHX12         5  66.7   500   131    8555 
  alu_/g635/Q                    -       A->Q   F     NA2X2          1  10.7   124    62    8617 
  alu_/g616/Q                    -       A->Q   R     AN21X1         1   9.6   206   141    8758 
  alu_/op1_low_reg[2]/D          -       -      R     DFFQX1         1     -     -     0    8758 
#------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-633 ps) Setup Check with Pin alu_/op2_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     183                  
     Required Time:=    7817                  
      Launch Clock:-       0                  
         Data Path:-    8450                  
             Slack:=    -633                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g670/Q                    -       A->Q   R     NA3X2          1  15.9   197   178    7962 
  alu_/g5/Q                      -       A->Q   F     ITHX1          5  58.1   500   152    8113 
  alu_/g629/Q                    -       A->Q   R     AN21X1         1   9.8   271   263    8376 
  alu_/g619/Q                    -       A->Q   F     NO2X1          1   9.6   162    74    8450 
  alu_/op2_high_reg[3]/D         -       -      F     DFFQX1         1     -     -     0    8450 
#------------------------------------------------------------------------------------------------



Path 9: VIOLATED (-630 ps) Setup Check with Pin alu_/op1_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     180                  
     Required Time:=    7820                  
      Launch Clock:-       0                  
         Data Path:-    8450                  
             Slack:=    -630                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g670/Q                    -       A->Q   R     NA3X2          1  15.9   197   178    7962 
  alu_/g5/Q                      -       A->Q   F     ITHX1          5  58.1   500   152    8113 
  alu_/g631/Q                    -       A->Q   R     AN21X1         1   9.8   271   263    8376 
  alu_/g620/Q                    -       A->Q   F     NO2X1          1   9.6   142    74    8450 
  alu_/op1_low_reg[3]/D          -       -      F     DFFQX1         1     -     -     0    8450 
#------------------------------------------------------------------------------------------------



Path 10: VIOLATED (-558 ps) Setup Check with Pin alu_/op1_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     183                  
     Required Time:=    7817                  
      Launch Clock:-       0                  
         Data Path:-    8375                  
             Slack:=    -558                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g670/Q                    -       A->Q   R     NA3X2          1  15.9   197   178    7962 
  alu_/g5/Q                      -       A->Q   F     ITHX1          5  58.1   500   152    8113 
  alu_/g662/Q                    -       A->Q   R     INX2           2  22.4   201   186    8300 
  alu_/g624/Q                    -       A->Q   F     NO3X1          1   9.6   163    75    8374 
  alu_/op1_high_reg[3]/D         -       -      F     DFFQX1         1     -     -     0    8375 
#------------------------------------------------------------------------------------------------



Path 11: VIOLATED (-428 ps) Setup Check with Pin alu_/op2_high_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      62                  
     Required Time:=    7938                  
      Launch Clock:-       0                  
         Data Path:-    8366                  
             Slack:=    -428                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g695/Q                    -       A->Q   R     NO3X4          1  21.7   206   184    7968 
  alu_/g3/Q                      -       A->Q   R     BTHX8          5  59.0   500   150    8118 
  alu_/g639/Q                    -       A->Q   F     NA2X1          1  10.7   162   101    8219 
  alu_/g622/Q                    -       A->Q   R     AN21X1         1   9.6   224   147    8366 
  alu_/op2_high_reg[1]/D         -       -      R     DFFQX1         1     -     -     0    8366 
#------------------------------------------------------------------------------------------------



Path 12: VIOLATED (-428 ps) Setup Check with Pin alu_/op2_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      62                  
     Required Time:=    7938                  
      Launch Clock:-       0                  
         Data Path:-    8366                  
             Slack:=    -428                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g695/Q                    -       A->Q   R     NO3X4          1  21.7   206   184    7968 
  alu_/g3/Q                      -       A->Q   R     BTHX8          5  59.0   500   150    8118 
  alu_/g640/Q                    -       A->Q   F     NA2X1          1  10.7   162   101    8219 
  alu_/g623/Q                    -       A->Q   R     AN21X1         1   9.6   224   147    8366 
  alu_/op2_low_reg[1]/D          -       -      R     DFFQX1         1     -     -     0    8366 
#------------------------------------------------------------------------------------------------



Path 13: VIOLATED (-427 ps) Setup Check with Pin alu_/op1_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      61                  
     Required Time:=    7939                  
      Launch Clock:-       0                  
         Data Path:-    8366                  
             Slack:=    -427                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  alu_/g695/Q                    -       A->Q   R     NO3X4          1  21.7   206   184    7968 
  alu_/g3/Q                      -       A->Q   R     BTHX8          5  59.0   500   150    8118 
  alu_/g638/Q                    -       A->Q   F     NA2X1          1  10.7   162   101    8219 
  alu_/g621/Q                    -       A->Q   R     AN21X1         1   9.6   204   147    8366 
  alu_/op1_low_reg[1]/D          -       -      R     DFFQX1         1     -     -     0    8366 
#------------------------------------------------------------------------------------------------



Path 14: VIOLATED (-177 ps) Setup Check with Pin data_pins__dout_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     179                  
     Required Time:=    7821                  
      Launch Clock:-       0                  
         Data Path:-    7998                  
             Slack:=    -177                  

#------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q   F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q   F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q   F     BUX2           2  25.8    73   112     493 
  g5243/Q                        -       B->Q   F     AND3X4         2  25.8    58   135     628 
  g5201/Q                        -       A->Q   F     BUX4           6  61.0    81   112     741 
  g5127/Q                        -       B->Q   F     AND3X4         8  51.5    83   159     900 
  execute__g33078/Q              -       A->Q   F     AND2X1         2  18.1   104   156    1056 
  execute__g26049/Q              -       D->Q   R     NO5X2          1  22.7   120   295    1351 
  execute__g26048/Q              -       C->Q   F     NA3X4          6  40.4   140    86    1436 
  g5045/Q                        -       A->Q   F     AND3X1         3  23.5   130   205    1641 
  execute__g122395/Q             -       C->Q   R     NO3X1          4  27.7   467   307    1948 
  execute__g122198/Q             -       A->Q   R     AND2X1         2  15.5   162   175    2123 
  execute__g122027/Q             -       A->Q   F     NA3X1          1  10.7   148    92    2215 
  execute__g121875/Q             -       A->Q   R     AN21X1         2  15.0   251   177    2392 
  execute__g121806/Q             -       A->Q   F     NA2X1          2  16.0   144   105    2496 
  execute__g121707/Q             -       A->Q   R     NO2X1          3  22.5   294   189    2686 
  execute__g121584/Q             -       A->Q   F     NA2X1          4  29.1   213   158    2843 
  g5025/Q                        -       B->Q   R     NO2I1X1        2  15.5   226   171    3015 
  g5022/Q                        -       A->Q   R     AND2X1         3  27.8   256   216    3230 
  g5014/Q                        -       IN0->Q F     MU2IX1         1   9.8   145   106    3336 
  g5004/Q                        -       A->Q   R     NO2X1          4  30.7   376   235    3571 
  g4987/Q                        -       A->Q   F     NA2X1          8  70.8   417   303    3874 
  reg_file__b2v_latch_hl_lo_g2/Q -       EN->Q  R     BTLX1         13 134.1   737   616    4490 
  g4953/Q                        -       A->Q   F     INX2           2  21.2   160    89    4579 
  reg_file__g149/Q               -       A->Q   R     ITHX1          3  37.3   500   193    4772 
  g4951/Q                        -       A->Q   F     INX1           2  21.2   303   173    4945 
  sw2__g10/Q                     -       A->Q   R     ITHX1          5  45.4   500   239    5184 
  alu_/g719/Q                    -       A->Q   F     NA2X4          1  18.0   159    56    5240 
  alu_/g716/Q                    -       A->Q   R     NA2X4          1  21.7    97    83    5323 
  alu_/g74/Q                     -       A->Q   R     BTLX8          6  56.8   500   147    5470 
  alu_/g15/Q                     -       A->Q   R     BTLX4          5  52.3   500   190    5660 
  sw2__g3/Q                      -       A->Q   R     BTLX8          4  49.9   500   150    5810 
  sw1__g11/Q                     -       A->Q   R     BTLX8         11 105.0   500   188    5998 
  alu_/g712/Q                    -       B->Q   F     NO2I1X4        1  14.9   114    42    6040 
  alu_/g1/Q                      -       A->Q   F     BTHX4          6  63.2   500   188    6228 
  alu_/g9/Q                      -       A->Q   F     BTHX8          5  51.4   500   223    6450 
  alu_/g710/Q                    -       B->Q   R     NA2I1X4        1  16.8   184   218    6669 
  alu_/g709/Q                    -       A->Q   F     INX2           1  12.6    61    46    6716 
  alu_/g702/Q                    -       A->Q   F     OR3X4          1  30.0    73   145    6861 
  alu_/g75/Q                     -       A->Q   F     BTHX12         5  61.8   500   130    6991 
  alu_/g16/Q                     -       A->Q   F     BTHX8          5  48.5   500   221    7212 
  sw2__g4/Q                      -       A->Q   F     BTLX8          4  58.3   500   278    7490 
  sw1__g12/Q                     -       A->Q   F     BTLX12        11  94.8   500   294    7784 
  g4932/Q                        -       A->Q   R     INX2           3  23.6   142   132    7916 
  g4718/Q                        -       A->Q   F     ON21X1         1   9.6   140    81    7997 
  data_pins__dout_reg[4]/D       -       -      F     DFFQX1         1     -     -     0    7998 
#------------------------------------------------------------------------------------------------



Path 15: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) sequencer__RC_CG_HIER_INST43/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000         8000     
                                              
     Required Time:=    8000                  
      Launch Clock:-    8000                  
         Data Path:-     720                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN   -       -     F     (arrival)    120    -     0     -    8000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q    -       CN->Q F     SDFFRX4        6 44.6   115   350    8350 
  g5053/Q                                -       A->Q  R     NO4X2          3 18.9   105   235    8585 
  sequencer__RC_CG_HIER_INST43/g7/Q      -       A->Q  R     OR2X1          1  9.4   109   136    8720 
  sequencer__RC_CG_HIER_INST43/enl_reg/D -       -     R     DLLQX1         1    -     -     0    8720 
#------------------------------------------------------------------------------------------------------



Path 16: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) reg_control__RC_CG_HIER_INST14/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000         8000     
                                              
     Required Time:=    8000                  
      Launch Clock:-    8000                  
         Data Path:-     569                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN     -       -     F     (arrival)    120    -     0     -    8000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q      -       CN->Q F     SDFFRX4        6 44.6   115   350    8350 
  g5299/Q                                  -       A->Q  R     INX2           5 34.0   102    83    8433 
  reg_control__RC_CG_HIER_INST14/g7/Q      -       A->Q  R     OR2X1          1  9.4   108   135    8569 
  reg_control__RC_CG_HIER_INST14/enl_reg/D -       -     R     DLLQX1         1    -     -     0    8569 
#--------------------------------------------------------------------------------------------------------



Path 17: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) memory_ifc__RC_CG_HIER_INST13/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     748                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/C -       -     R     (arrival)      3    -     0     -       0 
  clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/Q -       C->Q  F     DFRRQX1        4 28.8   200   361     361 
  g5053/Q                                            -       C->Q  R     NO4X2          3 18.9   105   251     612 
  memory_ifc__RC_CG_HIER_INST13/g8/Q                 -       A->Q  R     OR2X1          1  9.4   109   136     747 
  memory_ifc__RC_CG_HIER_INST13/enl_reg/D            -       -     R     DLHQX1         1    -     -     0     748 
#------------------------------------------------------------------------------------------------------------------



Path 18: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) memory_ifc__RC_CG_HIER_INST12/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000         8000     
                                              
     Required Time:=    8000                  
      Launch Clock:-    8000                  
         Data Path:-     720                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN    -       -     F     (arrival)    120    -     0     -    8000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q     -       CN->Q F     SDFFRX4        6 44.6   115   350    8350 
  g5053/Q                                 -       A->Q  R     NO4X2          3 18.9   105   235    8585 
  memory_ifc__RC_CG_HIER_INST12/g7/Q      -       A->Q  R     OR2X1          1  9.4   109   136    8720 
  memory_ifc__RC_CG_HIER_INST12/enl_reg/D -       -     R     DLLQX1         1    -     -     0    8720 
#-------------------------------------------------------------------------------------------------------



Path 19: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) sequencer__DFFE_T2_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__RC_CG_HIER_INST11/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    4131                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  sequencer__DFFE_T2_ff_reg/C            -       -     R     (arrival)      6     -     0     -       0 
  sequencer__DFFE_T2_ff_reg/Q            -       C->Q  R     DFRRQX4        9  69.3   185   354     354 
  execute__g122695/Q                     -       A->Q  R     AND2X2        18 136.6   562   390     743 
  execute__g122709/Q                     -       A->Q  F     INX2          16 117.2   318   257    1000 
  execute__g122499/Q                     -       B->Q  R     NA2X1         13 100.9   848   546    1546 
  execute__g122424/Q                     -       A->Q  F     INX1           3  23.6   251   169    1715 
  execute__g122685/Q                     -       B->Q  R     NA2I1X1        4  33.8   330   248    1963 
  execute__g122100/Q                     -       B->Q  F     NA2X1          1   9.9   134    80    2043 
  execute__g121990/Q                     -       A->Q  R     NA2X1          1   8.4   145    95    2138 
  execute__g121902/Q                     -       D->Q  F     AN211X0        1   9.7   285   118    2257 
  execute__g121786/Q                     -       B->Q  F     AND3X1         3  19.9   117   252    2509 
  execute__g121719/Q                     -       AN->Q F     NO2I1X1        1   9.0    73   159    2668 
  execute__g121579/Q                     -       B->Q  F     AND6X1         1   8.7    91   184    2852 
  execute__g121546/Q                     -       D->Q  R     NA6I3X1        1  10.0   113   249    3101 
  execute__g121533/Q                     -       AN->Q R     NA6I3X1        2  15.9   158   290    3391 
  g4866/Q                                -       A->Q  F     AN22X1         1   9.9   150   122    3512 
  g4856/Q                                -       A->Q  R     NA2X1          9  54.3   482   295    3808 
  g4853/Q                                -       A->Q  F     INX1           1   9.9   130    86    3894 
  g4835/Q                                -       A->Q  R     NA2X1          1   8.7   163    96    3989 
  data_pins__RC_CG_HIER_INST11/g8/Q      -       A->Q  R     OR2X1          1   9.4   110   141    4131 
  data_pins__RC_CG_HIER_INST11/enl_reg/D -       -     R     DLHQX1         1     -     -     0    4131 
#-------------------------------------------------------------------------------------------------------



Path 20: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) sequencer__DFFE_T4_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_HIER_INST9/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3260                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  sequencer__DFFE_T4_ff_reg/C     -       -     R     (arrival)      6     -     0     -       0 
  sequencer__DFFE_T4_ff_reg/Q     -       C->Q  R     DFRRQX4        8  64.5   176   348     348 
  execute__g33018/Q               -       A->Q  R     AND2X2        12 115.0   477   344     692 
  execute__g32992/Q               -       A->Q  F     INX8          16 147.2   165   123     814 
  execute__g32988/Q               -       A->Q  F     BUX1          18 137.7   570   438    1253 
  execute__g32984/Q               -       A->Q  R     INX2          23 149.2   417   349    1602 
  execute__g32750/Q               -       B->Q  R     AND2X1         1  11.5   131   152    1754 
  execute__g122360/Q              -       B->Q  F     NO3X1          2  16.8   146    98    1852 
  execute__g122078/Q              -       B->Q  R     NA2X1          3  22.7   235   171    2024 
  execute__g121685/Q              -       D->Q  R     OR5X1          1  10.0   141   201    2224 
  execute__g121623/Q              -       AN->Q R     NA6I3X1        7  56.2   474   462    2687 
  alu_/g656/Q                     -       A->Q  F     INX1           4  27.7   202   159    2845 
  alu_/g653/Q                     -       B->Q  R     NA3I1X0        1   8.7   366   253    3098 
  alu_/RC_CG_HIER_INST9/g8/Q      -       A->Q  R     OR2X1          1   9.4   113   161    3260 
  alu_/RC_CG_HIER_INST9/enl_reg/D -       -     R     DLHQX1         1     -     -     0    3260 
#------------------------------------------------------------------------------------------------



Path 21: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_HIER_INST8/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3599                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -     R     (arrival)    120    -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q  F     SDFRRQX4       7 66.4   139   315     315 
  g5245/Q                         -       A->Q  R     NO2X4         10 94.1   294   190     504 
  g5227/Q                         -       A->Q  F     INX2           4 37.9   132   103     608 
  g5223/Q                         -       A->Q  F     BUX1           2 21.2   110   161     769 
  g5222/Q                         -       A->Q  F     BUX2           4 50.9   121   155     924 
  g5219/Q                         -       A->Q  F     BUX1           2 24.8   124   167    1091 
  g5111/Q                         -       B->Q  R     NO3X2         10 67.5   534   332    1422 
  execute__g122478/Q              -       A->Q  F     NO3X1          3 26.4   218   165    1587 
  execute__g122250/Q              -       B->Q  R     NA2X1          1  9.9   148   135    1723 
  execute__g122147/Q              -       A->Q  F     NA2X1          3 20.8   224   108    1830 
  execute__g121841/Q              -       C->Q  F     AND3X1         2 14.6    98   235    2066 
  execute__g121755/Q              -       A->Q  F     AND2X1         3 21.4   116   168    2234 
  execute__g121708/Q              -       B->Q  R     NA2X1          3 19.2   205   148    2382 
  execute__g121676/Q              -       AN->Q R     NA2I1X1        4 27.7   294   223    2605 
  execute__g121608/Q              -       AN->Q R     NA6I4X1        9 70.6   587   536    3140 
  alu_/g652/Q                     -       A->Q  R     OR3X0          2 13.8   409   294    3434 
  alu_/RC_CG_HIER_INST8/g8/Q      -       A->Q  R     OR2X1          1  9.4   114   164    3599 
  alu_/RC_CG_HIER_INST8/enl_reg/D -       -     R     DLHQX1         1    -     -     0    3599 
#-----------------------------------------------------------------------------------------------



Path 22: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_HIER_INST7/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3599                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C -       -     R     (arrival)    120    -     0     -       0 
  decode_state__DFFE_instED_reg/Q -       C->Q  F     SDFRRQX4       7 66.4   139   315     315 
  g5245/Q                         -       A->Q  R     NO2X4         10 94.1   294   190     504 
  g5227/Q                         -       A->Q  F     INX2           4 37.9   132   103     608 
  g5223/Q                         -       A->Q  F     BUX1           2 21.2   110   161     769 
  g5222/Q                         -       A->Q  F     BUX2           4 50.9   121   155     924 
  g5219/Q                         -       A->Q  F     BUX1           2 24.8   124   167    1091 
  g5111/Q                         -       B->Q  R     NO3X2         10 67.5   534   332    1422 
  execute__g122478/Q              -       A->Q  F     NO3X1          3 26.4   218   165    1587 
  execute__g122250/Q              -       B->Q  R     NA2X1          1  9.9   148   135    1723 
  execute__g122147/Q              -       A->Q  F     NA2X1          3 20.8   224   108    1830 
  execute__g121841/Q              -       C->Q  F     AND3X1         2 14.6    98   235    2066 
  execute__g121755/Q              -       A->Q  F     AND2X1         3 21.4   116   168    2234 
  execute__g121708/Q              -       B->Q  R     NA2X1          3 19.2   205   148    2382 
  execute__g121676/Q              -       AN->Q R     NA2I1X1        4 27.7   294   223    2605 
  execute__g121608/Q              -       AN->Q R     NA6I4X1        9 70.6   587   536    3140 
  alu_/g652/Q                     -       A->Q  R     OR3X0          2 13.8   409   294    3434 
  alu_/RC_CG_HIER_INST7/g8/Q      -       A->Q  R     OR2X1          1  9.4   114   164    3599 
  alu_/RC_CG_HIER_INST7/enl_reg/D -       -     R     DLHQX1         1    -     -     0    3599 
#-----------------------------------------------------------------------------------------------



Path 23: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) sequencer__DFFE_T4_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_HIER_INST6/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3097                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  sequencer__DFFE_T4_ff_reg/C     -       -     R     (arrival)      6     -     0     -       0 
  sequencer__DFFE_T4_ff_reg/Q     -       C->Q  R     DFRRQX4        8  64.5   176   348     348 
  execute__g33018/Q               -       A->Q  R     AND2X2        12 115.0   477   344     692 
  execute__g32992/Q               -       A->Q  F     INX8          16 147.2   165   123     814 
  execute__g32988/Q               -       A->Q  F     BUX1          18 137.7   570   438    1253 
  execute__g32984/Q               -       A->Q  R     INX2          23 149.2   417   349    1602 
  execute__g32750/Q               -       B->Q  R     AND2X1         1  11.5   131   152    1754 
  execute__g122360/Q              -       B->Q  F     NO3X1          2  16.8   146    98    1852 
  execute__g122078/Q              -       B->Q  R     NA2X1          3  22.7   235   171    2024 
  execute__g121685/Q              -       D->Q  R     OR5X1          1  10.0   141   201    2224 
  execute__g121623/Q              -       AN->Q R     NA6I3X1        7  56.2   474   462    2687 
  alu_/g656/Q                     -       A->Q  F     INX1           4  27.7   202   159    2845 
  alu_/g654/Q                     -       A->Q  R     NA2X1          1   8.7   136   112    2958 
  alu_/RC_CG_HIER_INST6/g8/Q      -       A->Q  R     OR2X1          1   9.4   109   139    3096 
  alu_/RC_CG_HIER_INST6/enl_reg/D -       -     R     DLHQX1         1     -     -     0    3097 
#------------------------------------------------------------------------------------------------



Path 24: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) sequencer__DFFE_T2_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__RC_CG_HIER_INST5/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3983                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  sequencer__DFFE_T2_ff_reg/C              -       -     R     (arrival)      6     -     0     -       0 
  sequencer__DFFE_T2_ff_reg/Q              -       C->Q  R     DFRRQX4        9  69.3   185   354     354 
  execute__g122695/Q                       -       A->Q  R     AND2X2        18 136.6   562   390     743 
  execute__g122709/Q                       -       A->Q  F     INX2          16 117.2   318   257    1000 
  execute__g122499/Q                       -       B->Q  R     NA2X1         13 100.9   848   546    1546 
  execute__g122424/Q                       -       A->Q  F     INX1           3  23.6   251   169    1715 
  execute__g122685/Q                       -       B->Q  R     NA2I1X1        4  33.8   330   248    1963 
  execute__g122100/Q                       -       B->Q  F     NA2X1          1   9.9   134    80    2043 
  execute__g121990/Q                       -       A->Q  R     NA2X1          1   8.4   145    95    2138 
  execute__g121902/Q                       -       D->Q  F     AN211X0        1   9.7   285   118    2257 
  execute__g121786/Q                       -       B->Q  F     AND3X1         3  19.9   117   252    2509 
  execute__g121719/Q                       -       AN->Q F     NO2I1X1        1   9.0    73   159    2668 
  execute__g121579/Q                       -       B->Q  F     AND6X1         1   8.7    91   184    2852 
  execute__g121546/Q                       -       D->Q  R     NA6I3X1        1  10.0   113   249    3101 
  execute__g121533/Q                       -       AN->Q R     NA6I3X1        2  15.9   158   290    3391 
  g4865/Q                                  -       A->Q  R     OR5X1          1   8.2   127   142    3533 
  g4836/Q                                  -       A->Q  R     AO22X0         1   8.7   282   297    3830 
  address_pins__RC_CG_HIER_INST5/g8/Q      -       A->Q  R     OR2X1          1   9.4   111   153    3983 
  address_pins__RC_CG_HIER_INST5/enl_reg/D -       -     R     DLHQX1         1     -     -     0    3983 
#---------------------------------------------------------------------------------------------------------



Path 25: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000         8000     
                                              
     Required Time:=    8000                  
      Launch Clock:-    8000                  
         Data Path:-     696                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN -       -     F     (arrival)    120    -     0     -    8000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q  -       CN->Q F     SDFFRX4        6 44.6   115   350    8350 
  g5299/Q                              -       A->Q  R     INX2           5 34.0   102    83    8433 
  g4837/Q                              -       B->Q  R     AND2X1         1  8.7   106   126    8560 
  RC_CG_HIER_INST1/g7/Q                -       A->Q  R     OR2X1          1  9.4   109   136    8696 
  RC_CG_HIER_INST1/enl_reg/D           -       -     R     DLLQX1         1    -     -     0    8696 
#----------------------------------------------------------------------------------------------------



Path 26: MET (229 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[14]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[14]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    7587                  
             Slack:=     229                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                     -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                 -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                 -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                 -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                 -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                 -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                 -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                       -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                      -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                      -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                      -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                      -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                      -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                      -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                      -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                      -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                      -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                      -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                      -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                      -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                      -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                      -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                      -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                      -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                      -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                      -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                      -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                      -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                      -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                      -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g638/Q                   -       AN->Q  R     NO3I2X1        1  8.7   235   170    5053 
  address_latch__g633/Q                   -       D->Q   F     NA6I3X1        2 17.6   116   314    5368 
  address_latch__g627/Q                   -       A->Q   R     NO6X1          3 21.2   202   331    5699 
  address_latch__g622/Q                   -       AN->Q  R     NO3I1X1        2 16.1   328   229    5928 
  address_latch__g591/Q                   -       A->Q   R     EN2X0          2 18.0   738   502    6430 
  address_latch__g7/Q                     -       A->Q   F     ITHX2          4 36.7   500   282    6711 
  address_latch__g578/Q                   -       AN->Q  F     NO2I1X1        2 14.8   177   315    7027 
  address_latch__g551/Q                   -       IN0->Q F     MU2X0          1  8.9   169   278    7305 
  address_latch__g531/Q                   -       IN0->Q F     MU2X0          1  9.6   176   282    7587 
  address_pins__DFFE_apin_latch_reg[14]/D -       -      F     DFFX1          1    -     -     0    7587 
#--------------------------------------------------------------------------------------------------------



Path 27: MET (294 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[12]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[12]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    7522                  
             Slack:=     294                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                     -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                 -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                 -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                 -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                 -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                 -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                 -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                       -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                      -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                      -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                      -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                      -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                      -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                      -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                      -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                      -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                      -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                      -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                      -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                      -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                      -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                      -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                      -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                      -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                      -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                      -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                      -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                      -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                      -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                      -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g638/Q                   -       AN->Q  R     NO3I2X1        1  8.7   235   170    5053 
  address_latch__g633/Q                   -       D->Q   F     NA6I3X1        2 17.6   116   314    5368 
  address_latch__g627/Q                   -       A->Q   R     NO6X1          3 21.2   202   331    5699 
  address_latch__g595/Q                   -       A->Q   R     EN2X0          2 17.7   728   474    6172 
  address_latch__g9/Q                     -       A->Q   F     ITHX0          4 36.7   815   452    6625 
  address_latch__g569/Q                   -       AN->Q  F     NO2I1X1        2 14.8   177   337    6962 
  address_latch__g555/Q                   -       IN0->Q F     MU2X0          1  8.9   169   278    7240 
  address_latch__g535/Q                   -       IN0->Q F     MU2X0          1  9.6   176   282    7522 
  address_pins__DFFE_apin_latch_reg[12]/D -       -      F     DFFX1          1    -     -     0    7522 
#--------------------------------------------------------------------------------------------------------



Path 28: MET (304 ps) Setup Check with Pin data_pins__dout_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      69                  
     Required Time:=    7931                  
      Launch Clock:-       0                  
         Data Path:-    7626                  
             Slack:=     304                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q  F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q  F     BUX2           2  25.8    73   112     493 
  g5287/Q                        -       A->Q  F     BUX3           2  28.2    65   108     601 
  g5286/Q                        -       A->Q  R     INX2           3  27.7    84    63     663 
  g5248/Q                        -       A->Q  F     NA2X2          4  31.4   109    80     743 
  g5189/Q                        -       AN->Q F     NA2I1X2        4  28.4   111   164     907 
  g5110/Q                        -       A->Q  R     NO3X1          7  52.9   790   438    1345 
  execute__g33029/Q              -       A->Q  F     INX1           1   9.8   170    94    1439 
  execute__g32802/Q              -       A->Q  R     NO2X1          4  29.0   359   232    1671 
  execute__g32601/Q              -       A->Q  R     OR2X1          2  14.6   152   183    1855 
  execute__g32516/Q              -       A->Q  F     NO6X1          1  10.9    78   200    2055 
  execute__g32493/Q              -       C->Q  R     NA3I1X1        1  10.9   176   129    2183 
  execute__g32483/Q              -       B->Q  R     OR5X2          1  10.0    99   133    2316 
  execute__g32480/Q              -       D->Q  F     NO6X1          1  10.1    75   208    2524 
  execute__g32477/Q              -       A->Q  F     AND6X2         1   8.8    72   138    2662 
  execute__g32475/Q              -       A->Q  F     OR5X1          1   9.9   112   187    2849 
  execute__g32473/Q              -       A->Q  F     AO211X2       11  76.1   213   364    3213 
  execute__g121617/Q             -       C->Q  R     NO5I2X1        3  19.9   191   362    3575 
  execute__g121559/Q             -       A->Q  F     NA2X1          2  15.6   130    96    3671 
  g5007/Q                        -       A->Q  R     NA2X1          2  18.6   205   139    3810 
  g5006/Q                        -       A->Q  F     INX1           2  16.2   108    88    3898 
  g4986/Q                        -       A->Q  R     NA2X1          8  70.8   611   352    4250 
  reg_file__b2v_latch_wz_lo_g2/Q -       EN->Q F     BTLX1         13 134.1   500   128    4378 
  g4953/Q                        -       A->Q  R     INX2           2  21.2   135   125    4504 
  reg_file__g149/Q               -       A->Q  F     ITHX1          3  37.3   500   111    4614 
  g4951/Q                        -       A->Q  R     INX1           2  21.2   232   216    4830 
  sw2__g10/Q                     -       A->Q  F     ITHX1          5  45.4   500   134    4964 
  alu_/g719/Q                    -       A->Q  R     NA2X4          1  18.0   132   140    5105 
  alu_/g716/Q                    -       A->Q  F     NA2X4          1  21.7    85    51    5156 
  alu_/g74/Q                     -       A->Q  F     BTLX8          6  56.8   500   144    5299 
  alu_/g15/Q                     -       A->Q  F     BTLX4          5  52.3   500   254    5554 
  sw2__g3/Q                      -       A->Q  F     BTLX8          4  49.9   500   281    5835 
  sw1__g11/Q                     -       A->Q  F     BTLX8         11 105.0   500   314    6149 
  alu_/g712/Q                    -       B->Q  R     NO2I1X4        1  14.9   140   143    6291 
  alu_/g1/Q                      -       A->Q  R     BTHX4          6  63.2   500   176    6467 
  alu_/g9/Q                      -       A->Q  R     BTHX8          5  51.4   500   158    6625 
  g4934/Q                        -       A->Q  F     INX1           1  15.9   329   149    6774 
  sw2__g5/Q                      -       A->Q  R     ITHX1          4  49.9   500   256    7030 
  sw1__g13/Q                     -       A->Q  R     BTLX8          9  83.2   500   174    7204 
  g4933/Q                        -       A->Q  F     INX1           2  16.1   163   118    7322 
  g4719/Q                        -       A->Q  R     ON21X0         1   9.6   466   305    7626 
  data_pins__dout_reg[3]/D       -       -     R     DFFQX1         1     -     -     0    7626 
#-----------------------------------------------------------------------------------------------



Path 29: MET (331 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[11]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[11]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    7485                  
             Slack:=     331                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                     -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                 -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                 -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                 -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                 -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                 -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                 -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                       -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                      -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                      -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                      -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                      -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                      -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                      -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                      -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                      -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                      -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                      -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                      -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                      -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                      -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                      -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                      -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                      -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                      -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                      -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                      -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                      -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                      -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                      -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g638/Q                   -       AN->Q  R     NO3I2X1        1  8.7   235   170    5053 
  address_latch__g633/Q                   -       D->Q   F     NA6I3X1        2 17.6   116   314    5368 
  address_latch__g632/Q                   -       A->Q   R     INX1           3 23.7   137   104    5472 
  address_latch__g623/Q                   -       AN->Q  R     NO3I1X2        3 21.8   266   176    5648 
  address_latch__g616/Q                   -       AN->Q  R     NO3I1X1        1 10.4   265   195    5843 
  address_latch__g594/Q                   -       B->Q   R     EN2X0          2 18.0   738   484    6328 
  address_latch__g10/Q                    -       A->Q   F     ITHX2          4 36.7   500   282    6609 
  address_latch__g568/Q                   -       AN->Q  F     NO2I1X1        2 14.8   177   315    6925 
  address_latch__g553/Q                   -       IN0->Q F     MU2X0          1  8.9   169   278    7203 
  address_latch__g533/Q                   -       IN0->Q F     MU2X0          1  9.6   176   282    7485 
  address_pins__DFFE_apin_latch_reg[11]/D -       -      F     DFFX1          1    -     -     0    7485 
#--------------------------------------------------------------------------------------------------------



Path 30: MET (332 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[13]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[13]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    7484                  
             Slack:=     332                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                     -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                 -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                 -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                 -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                 -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                 -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                 -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                       -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                      -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                      -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                      -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                      -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                      -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                      -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                      -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                      -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                      -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                      -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                      -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                      -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                      -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                      -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                      -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                      -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                      -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                      -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                      -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                      -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                      -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                      -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g638/Q                   -       AN->Q  R     NO3I2X1        1  8.7   235   170    5053 
  address_latch__g633/Q                   -       D->Q   F     NA6I3X1        2 17.6   116   314    5368 
  address_latch__g627/Q                   -       A->Q   R     NO6X1          3 21.2   202   331    5699 
  address_latch__g615/Q                   -       AN->Q  R     NO2I1X1        1 10.4   188   164    5862 
  address_latch__g592/Q                   -       B->Q   R     EN2X0          2 18.0   738   465    6327 
  address_latch__g8/Q                     -       A->Q   F     ITHX2          4 36.7   500   282    6609 
  address_latch__g566/Q                   -       AN->Q  F     NO2I1X1        2 14.8   177   315    6924 
  address_latch__g552/Q                   -       IN0->Q F     MU2X0          1  8.9   169   278    7202 
  address_latch__g532/Q                   -       IN0->Q F     MU2X0          1  9.6   176   282    7484 
  address_pins__DFFE_apin_latch_reg[13]/D -       -      F     DFFX1          1    -     -     0    7484 
#--------------------------------------------------------------------------------------------------------



Path 31: MET (333 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[9]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[9]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    7483                  
             Slack:=     333                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                    -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                      -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                     -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                     -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                     -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                     -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                     -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                     -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                     -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                     -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                     -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                     -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                     -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                     -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                     -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                     -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                     -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                     -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                     -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                     -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                     -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                     -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                     -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                     -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g638/Q                  -       AN->Q  R     NO3I2X1        1  8.7   235   170    5053 
  address_latch__g633/Q                  -       D->Q   F     NA6I3X1        2 17.6   116   314    5368 
  address_latch__g632/Q                  -       A->Q   R     INX1           3 23.7   137   104    5472 
  address_latch__g623/Q                  -       AN->Q  R     NO3I1X2        3 21.8   266   176    5648 
  address_latch__g596/Q                  -       A->Q   R     EN2X0          2 17.7   729   485    6134 
  address_latch__g12/Q                   -       A->Q   F     ITHX0          4 36.7   815   452    6586 
  address_latch__g570/Q                  -       AN->Q  F     NO2I1X1        2 14.8   177   337    6923 
  address_latch__g556/Q                  -       IN0->Q F     MU2X0          1  8.9   169   278    7201 
  address_latch__g536/Q                  -       IN0->Q F     MU2X0          1  9.6   176   282    7483 
  address_pins__DFFE_apin_latch_reg[9]/D -       -      F     DFFX1          1    -     -     0    7483 
#-------------------------------------------------------------------------------------------------------



Path 32: MET (374 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[8]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[8]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    7442                  
             Slack:=     374                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                    -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                      -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                     -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                     -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                     -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                     -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                     -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                     -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                     -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                     -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                     -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                     -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                     -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                     -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                     -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                     -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                     -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                     -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                     -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                     -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                     -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                     -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                     -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                     -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g638/Q                  -       AN->Q  R     NO3I2X1        1  8.7   235   170    5053 
  address_latch__g633/Q                  -       D->Q   F     NA6I3X1        2 17.6   116   314    5368 
  address_latch__g632/Q                  -       A->Q   R     INX1           3 23.7   137   104    5472 
  address_latch__g621/Q                  -       AN->Q  R     NO2I1X1        1 10.4   197   158    5631 
  address_latch__g611/Q                  -       B->Q   R     EN2X0          2 17.7   729   462    6092 
  address_latch__g13/Q                   -       A->Q   F     ITHX0          4 36.7   815   452    6545 
  address_latch__g573/Q                  -       AN->Q  F     NO2I1X1        2 14.8   177   337    6882 
  address_latch__g559/Q                  -       IN0->Q F     MU2X0          1  8.9   169   278    7160 
  address_latch__g538/Q                  -       IN0->Q F     MU2X0          1  9.6   176   282    7442 
  address_pins__DFFE_apin_latch_reg[8]/D -       -      F     DFFX1          1    -     -     0    7442 
#-------------------------------------------------------------------------------------------------------



Path 33: MET (437 ps) Setup Check with Pin alu_flags__SYNTHESIZED_WIRE_39_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__SYNTHESIZED_WIRE_39_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     516                  
     Required Time:=   15484                  
      Launch Clock:-    8000                  
         Data Path:-    7048                  
             Slack:=     437                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN                -       -      F     (arrival)      4     -     0     -    8000 
  alu_/op2_low_reg[0]/Q                 -       CN->Q  F     DFFQX0         2  16.0   276   586    8586 
  alu_/g777/Q                           -       B->Q   R     EN2X0          1  11.3   529   371    8957 
  alu_/g776/Q                           -       IN0->Q F     MU2IX1         4  29.0   263   197    9154 
  alu_/g774/Q                           -       B->Q   F     OR2X1          1  15.0   107   238    9392 
  alu_/g771/Q                           -       B->Q   R     NA2X2          1  12.5   101    89    9481 
  alu_/g765/Q                           -       A->Q   R     AND3X4         2  22.7    77   122    9603 
  alu_/g760/Q                           -       A->Q   F     NO2X4          2  18.6   127    39    9642 
  alu_/g753/Q                           -       A->Q   R     NA2X2          1  12.5   101    80    9722 
  alu_/g746/Q                           -       A->Q   R     AND3X4         2  23.1    78   123    9845 
  alu_/g744/Q                           -       A->Q   F     NO2X4          3  25.2   137    44    9890 
  alu_/g740/Q                           -       A->Q   R     NA2X1          1  10.0   138   103    9993 
  alu_/g739/Q                           -       A->Q   F     NA3X1          2  19.5   178   120   10113 
  alu_/g732/Q                           -       A->Q   R     AN21X1         1   9.8   194   151   10264 
  alu_/g730/Q                           -       A->Q   R     OR2X2          2  19.8   106   133   10397 
  alu_/g46/Q                            -       A->Q   R     BTHX2          5  54.2   500   216   10613 
  alu_/g723/Q                           -       A->Q   F     INX2           1  15.9   256    70   10683 
  alu_/g14/Q                            -       A->Q   R     ITHX1          5  45.4   500   231   10914 
  alu_/g719/Q                           -       A->Q   F     NA2X4          1  18.0   159    56   10970 
  alu_/g716/Q                           -       A->Q   R     NA2X4          1  21.7    97    83   11053 
  alu_/g74/Q                            -       A->Q   R     BTLX8          6  56.8   500   147   11200 
  alu_/g15/Q                            -       A->Q   R     BTLX4          5  52.3   500   190   11390 
  sw2__g3/Q                             -       A->Q   R     BTLX8          4  49.9   500   150   11540 
  sw1__g11/Q                            -       A->Q   R     BTLX8         11 105.0   500   188   11728 
  alu_/g712/Q                           -       B->Q   F     NO2I1X4        1  14.9   114    42   11770 
  alu_/g1/Q                             -       A->Q   F     BTHX4          6  63.2   500   188   11958 
  alu_/g9/Q                             -       A->Q   F     BTHX8          5  51.4   500   223   12181 
  alu_/g710/Q                           -       B->Q   R     NA2I1X4        1  16.8   184   218   12399 
  alu_/g709/Q                           -       A->Q   F     INX2           1  12.6    61    46   12446 
  alu_/g702/Q                           -       A->Q   F     OR3X4          1  30.0    73   145   12591 
  alu_/g75/Q                            -       A->Q   F     BTHX12         5  61.8   500   130   12722 
  alu_/g16/Q                            -       A->Q   F     BTHX8          5  48.5   500   221   12943 
  sw2__g4/Q                             -       A->Q   F     BTLX8          4  58.3   500   278   13221 
  sw1__g12/Q                            -       A->Q   F     BTLX12        11  94.8   500   294   13514 
  alu_/g695/Q                           -       A->Q   R     NO3X4          1  21.7   206   184   13698 
  alu_/g3/Q                             -       A->Q   R     BTHX8          5  59.0   500   150   13848 
  alu_/g11/Q                            -       A->Q   R     BTHX8          5  56.4   500   160   14009 
  alu_/g684/Q                           -       A->Q   F     NA2X4          1  16.8   157    54   14063 
  alu_/g682/Q                           -       A->Q   R     INX2           1  18.1    76    66   14129 
  alu_/g666/Q                           -       A->Q   F     NO2X4          1  17.7   140    38   14167 
  alu_/g71/Q                            -       A->Q   R     ITLX12         5  49.5   500   207   14374 
  alu_/g657/Q                           -       A->Q   F     NO6X0          1   9.9   164   301   14675 
  g4859/Q                               -       A->Q   R     NA2X1          1   9.9   157   109   14785 
  g4850/Q                               -       A->Q   F     NA2X1          2  16.2   132    94   14878 
  g4803/Q                               -       A->Q   R     NA2X1          1  10.6   135   105   14983 
  g4773/Q                               -       B->Q   F     NA2X1          1   8.5    84    64   15048 
  alu_flags__SYNTHESIZED_WIRE_39_reg/SD -       -      F     SDFRQX2        1     -     -     0   15048 
#-------------------------------------------------------------------------------------------------------



Path 34: MET (548 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[15]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[15]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    7280                  
             Slack:=     548                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                     -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                 -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                 -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                 -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                 -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                 -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                 -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                       -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                      -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                      -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                      -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                      -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                      -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                      -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                      -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                      -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                      -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                      -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                      -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                      -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                      -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                      -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                      -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                      -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                      -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                      -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                      -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                      -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                      -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                      -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g638/Q                   -       AN->Q  R     NO3I2X1        1  8.7   235   170    5053 
  address_latch__g633/Q                   -       D->Q   F     NA6I3X1        2 17.6   116   314    5368 
  address_latch__g627/Q                   -       A->Q   R     NO6X1          3 21.2   202   331    5699 
  address_latch__g622/Q                   -       AN->Q  R     NO3I1X1        2 16.1   328   229    5928 
  address_latch__g614/Q                   -       A->Q   F     NA2X1          1  9.8   140    88    6015 
  address_latch__g598/Q                   -       A->Q   F     EN2X0          2 18.2   248   292    6308 
  address_latch__g589/Q                   -       A->Q   R     INX1           1 15.9   127   113    6421 
  address_latch__g6/Q                     -       A->Q   F     ITHX1          4 36.7   500   109    6530 
  address_latch__g565/Q                   -       AN->Q  F     NO2I1X1        2 15.3   179   317    6847 
  address_latch__g550/Q                   -       IN0->Q F     MU2X1          1  9.4    98   224    7070 
  address_latch__g530/Q                   -       IN0->Q F     MU2X1          1  9.6    99   210    7280 
  address_pins__DFFE_apin_latch_reg[15]/D -       -      F     DFFX1          1    -     -     0    7280 
#--------------------------------------------------------------------------------------------------------



Path 35: MET (564 ps) Setup Check with Pin alu_/op1_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      72                  
     Required Time:=    7928                  
      Launch Clock:-       0                  
         Data Path:-    7363                  
             Slack:=     564                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q  F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q  F     BUX2           2  25.8    73   112     493 
  g5287/Q                        -       A->Q  F     BUX3           2  28.2    65   108     601 
  g5286/Q                        -       A->Q  R     INX2           3  27.7    84    63     663 
  g5248/Q                        -       A->Q  F     NA2X2          4  31.4   109    80     743 
  g5189/Q                        -       AN->Q F     NA2I1X2        4  28.4   111   164     907 
  g5110/Q                        -       A->Q  R     NO3X1          7  52.9   790   438    1345 
  execute__g33029/Q              -       A->Q  F     INX1           1   9.8   170    94    1439 
  execute__g32802/Q              -       A->Q  R     NO2X1          4  29.0   359   232    1671 
  execute__g32601/Q              -       A->Q  R     OR2X1          2  14.6   152   183    1855 
  execute__g32516/Q              -       A->Q  F     NO6X1          1  10.9    78   200    2055 
  execute__g32493/Q              -       C->Q  R     NA3I1X1        1  10.9   176   129    2183 
  execute__g32483/Q              -       B->Q  R     OR5X2          1  10.0    99   133    2316 
  execute__g32480/Q              -       D->Q  F     NO6X1          1  10.1    75   208    2524 
  execute__g32477/Q              -       A->Q  F     AND6X2         1   8.8    72   138    2662 
  execute__g32475/Q              -       A->Q  F     OR5X1          1   9.9   112   187    2849 
  execute__g32473/Q              -       A->Q  F     AO211X2       11  76.1   213   364    3213 
  execute__g121617/Q             -       C->Q  R     NO5I2X1        3  19.9   191   362    3575 
  execute__g121559/Q             -       A->Q  F     NA2X1          2  15.6   130    96    3671 
  g5007/Q                        -       A->Q  R     NA2X1          2  18.6   205   139    3810 
  g5006/Q                        -       A->Q  F     INX1           2  16.2   108    88    3898 
  g4986/Q                        -       A->Q  R     NA2X1          8  70.8   611   352    4250 
  reg_file__b2v_latch_wz_lo_g2/Q -       EN->Q F     BTLX1         13 134.1   500   128    4378 
  g4953/Q                        -       A->Q  R     INX2           2  21.2   135   125    4504 
  reg_file__g149/Q               -       A->Q  F     ITHX1          3  37.3   500   111    4614 
  g4951/Q                        -       A->Q  R     INX1           2  21.2   232   216    4830 
  sw2__g10/Q                     -       A->Q  F     ITHX1          5  45.4   500   134    4964 
  alu_/g719/Q                    -       A->Q  R     NA2X4          1  18.0   132   140    5105 
  alu_/g716/Q                    -       A->Q  F     NA2X4          1  21.7    85    51    5156 
  alu_/g74/Q                     -       A->Q  F     BTLX8          6  56.8   500   144    5299 
  alu_/g15/Q                     -       A->Q  F     BTLX4          5  52.3   500   254    5554 
  sw2__g3/Q                      -       A->Q  F     BTLX8          4  49.9   500   281    5835 
  sw1__g11/Q                     -       A->Q  F     BTLX8         11 105.0   500   314    6149 
  alu_/g712/Q                    -       B->Q  R     NO2I1X4        1  14.9   140   143    6291 
  alu_/g1/Q                      -       A->Q  R     BTHX4          6  63.2   500   176    6467 
  alu_/g9/Q                      -       A->Q  R     BTHX8          5  51.4   500   158    6625 
  alu_/g710/Q                    -       B->Q  F     NA2I1X4        1  16.8   244    25    6650 
  alu_/g709/Q                    -       A->Q  R     INX2           1  12.6    76    69    6719 
  alu_/g702/Q                    -       A->Q  R     OR3X4          1  30.0    86   106    6826 
  alu_/g75/Q                     -       A->Q  R     BTHX12         5  61.8   500   126    6951 
  alu_/g701/Q                    -       A->Q  F     INX1           1   8.3   124    78    7029 
  alu_/g625/Q                    -       A->Q  R     NO3X0          1   9.6   580   334    7363 
  alu_/op1_high_reg[0]/D         -       -     R     DFFQX1         1     -     -     0    7363 
#-----------------------------------------------------------------------------------------------



Path 36: MET (583 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_pf_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_pf_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     528                  
     Required Time:=   15472                  
      Launch Clock:-    8000                  
         Data Path:-    6890                  
             Slack:=     583                  

#------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN               -       -      F     (arrival)      4     -     0     -    8000 
  alu_/op2_low_reg[0]/Q                -       CN->Q  F     DFFQX0         2  16.0   276   586    8586 
  alu_/g777/Q                          -       B->Q   F     EN2X0          1  11.3   209   314    8900 
  alu_/g776/Q                          -       IN0->Q R     MU2IX1         4  29.0   398   272    9172 
  alu_/g774/Q                          -       B->Q   R     OR2X1          1  15.0   156   210    9382 
  alu_/g771/Q                          -       B->Q   F     NA2X2          1  12.5    72    56    9438 
  alu_/g765/Q                          -       A->Q   F     AND3X4         2  22.7    56   116    9554 
  alu_/g760/Q                          -       A->Q   R     NO2X4          2  18.6   137    66    9620 
  alu_/g753/Q                          -       A->Q   F     NA2X2          1  12.5    72    54    9674 
  alu_/g746/Q                          -       A->Q   F     AND3X4         2  23.1    56   117    9790 
  alu_/g744/Q                          -       A->Q   R     NO2X4          3  25.2   152    75    9865 
  alu_/g740/Q                          -       A->Q   F     NA2X1          1  10.0    95    72    9938 
  alu_/g739/Q                          -       A->Q   R     NA3X1          2  19.5   258   150   10087 
  alu_/g732/Q                          -       A->Q   F     AN21X1         1   9.8   137   113   10200 
  alu_/g730/Q                          -       A->Q   F     OR2X2          2  19.8    74   158   10358 
  alu_/g46/Q                           -       A->Q   F     BTHX2          5  54.2   500   217   10575 
  alu_/g723/Q                          -       A->Q   R     INX2           1  15.9   171   157   10731 
  alu_/g14/Q                           -       A->Q   F     ITHX1          5  45.4   500   128   10859 
  alu_/g719/Q                          -       A->Q   R     NA2X4          1  18.0   132   140   11000 
  alu_/g716/Q                          -       A->Q   F     NA2X4          1  21.7    85    51   11050 
  alu_/g74/Q                           -       A->Q   F     BTLX8          6  56.8   500   144   11194 
  alu_/g15/Q                           -       A->Q   F     BTLX4          5  52.3   500   254   11448 
  sw2__g3/Q                            -       A->Q   F     BTLX8          4  49.9   500   281   11730 
  sw1__g11/Q                           -       A->Q   F     BTLX8         11 105.0   500   314   12043 
  alu_/g712/Q                          -       B->Q   R     NO2I1X4        1  14.9   140   143   12186 
  alu_/g1/Q                            -       A->Q   R     BTHX4          6  63.2   500   176   12362 
  alu_/g9/Q                            -       A->Q   R     BTHX8          5  51.4   500   158   12519 
  alu_/g710/Q                          -       B->Q   F     NA2I1X4        1  16.8   244    25   12544 
  alu_/g709/Q                          -       A->Q   R     INX2           1  12.6    76    69   12614 
  alu_/g702/Q                          -       A->Q   R     OR3X4          1  30.0    86   106   12720 
  alu_/g75/Q                           -       A->Q   R     BTHX12         5  61.8   500   126   12846 
  alu_/g16/Q                           -       A->Q   R     BTHX8          5  48.5   500   156   13002 
  sw2__g4/Q                            -       A->Q   R     BTLX8          4  58.3   500   159   13161 
  sw1__g12/Q                           -       A->Q   R     BTLX12        11  94.8   500   146   13306 
  alu_/g695/Q                          -       A->Q   F     NO3X4          1  21.7   167    67   13373 
  alu_/g3/Q                            -       A->Q   F     BTHX8          5  59.0   500   165   13539 
  alu_/g11/Q                           -       A->Q   F     BTHX8          5  56.4   500   225   13764 
  alu_/g678/Q                          -       B->Q   R     NA2I1X4        1  18.7   142   158   13922 
  alu_/g667/Q                          -       A->Q   F     NA3X4          1  30.0   100    71   13993 
  alu_/g69/Q                           -       A->Q   F     BTHX12         5  66.7   500   138   14131 
  alu_/g10/Q                           -       A->Q   F     BTHX8          5  52.7   500   224   14354 
  g4871/Q                              -       A->Q   R     INX4           1  15.9   139   122   14476 
  sw2__g6/Q                            -       A->Q   F     ITLX1          3  40.4   500   119   14595 
  g4844/Q                              -       A->Q   R     INX2           2  21.1   164   152   14747 
  g4772/Q                              -       A->Q   F     ON21X0         1   8.5   212   143   14890 
  alu_flags__DFFE_inst_latch_pf_reg/SD -       -      F     SDFRQX1        1     -     -     0   14890 
#------------------------------------------------------------------------------------------------------



Path 37: MET (585 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_cf2_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (R) alu_flags__DFFE_inst_latch_cf2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     218                  
     Required Time:=   15782                  
      Launch Clock:-    8000                  
         Data Path:-    7197                  
             Slack:=     585                  

#------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN               -       -      F     (arrival)      4     -     0     -    8000 
  alu_/op2_low_reg[0]/Q                -       CN->Q  F     DFFQX0         2  16.0   276   586    8586 
  alu_/g777/Q                          -       B->Q   R     EN2X0          1  11.3   529   371    8957 
  alu_/g776/Q                          -       IN0->Q F     MU2IX1         4  29.0   263   197    9154 
  alu_/g774/Q                          -       B->Q   F     OR2X1          1  15.0   107   238    9392 
  alu_/g771/Q                          -       B->Q   R     NA2X2          1  12.5   101    89    9481 
  alu_/g765/Q                          -       A->Q   R     AND3X4         2  22.7    77   122    9603 
  alu_/g760/Q                          -       A->Q   F     NO2X4          2  18.6   127    39    9642 
  alu_/g753/Q                          -       A->Q   R     NA2X2          1  12.5   101    80    9722 
  alu_/g746/Q                          -       A->Q   R     AND3X4         2  23.1    78   123    9845 
  alu_/g744/Q                          -       A->Q   F     NO2X4          3  25.2   137    44    9890 
  alu_/g740/Q                          -       A->Q   R     NA2X1          1  10.0   138   103    9993 
  alu_/g739/Q                          -       A->Q   F     NA3X1          2  19.5   178   120   10113 
  alu_/g732/Q                          -       A->Q   R     AN21X1         1   9.8   194   151   10264 
  alu_/g730/Q                          -       A->Q   R     OR2X2          2  19.8   106   133   10397 
  alu_/g46/Q                           -       A->Q   R     BTHX2          5  54.2   500   216   10613 
  alu_/g723/Q                          -       A->Q   F     INX2           1  15.9   256    70   10683 
  alu_/g14/Q                           -       A->Q   R     ITHX1          5  45.4   500   231   10914 
  alu_/g719/Q                          -       A->Q   F     NA2X4          1  18.0   159    56   10970 
  alu_/g716/Q                          -       A->Q   R     NA2X4          1  21.7    97    83   11053 
  alu_/g74/Q                           -       A->Q   R     BTLX8          6  56.8   500   147   11200 
  alu_/g15/Q                           -       A->Q   R     BTLX4          5  52.3   500   190   11390 
  sw2__g3/Q                            -       A->Q   R     BTLX8          4  49.9   500   150   11540 
  sw1__g11/Q                           -       A->Q   R     BTLX8         11 105.0   500   188   11728 
  alu_/g712/Q                          -       B->Q   F     NO2I1X4        1  14.9   114    42   11770 
  alu_/g1/Q                            -       A->Q   F     BTHX4          6  63.2   500   188   11958 
  alu_/g9/Q                            -       A->Q   F     BTHX8          5  51.4   500   223   12181 
  alu_/g710/Q                          -       B->Q   R     NA2I1X4        1  16.8   184   218   12399 
  alu_/g709/Q                          -       A->Q   F     INX2           1  12.6    61    46   12446 
  alu_/g702/Q                          -       A->Q   F     OR3X4          1  30.0    73   145   12591 
  alu_/g75/Q                           -       A->Q   F     BTHX12         5  61.8   500   130   12722 
  alu_/g16/Q                           -       A->Q   F     BTHX8          5  48.5   500   221   12943 
  sw2__g4/Q                            -       A->Q   F     BTLX8          4  58.3   500   278   13221 
  sw1__g12/Q                           -       A->Q   F     BTLX12        11  94.8   500   294   13514 
  alu_/g695/Q                          -       A->Q   R     NO3X4          1  21.7   206   184   13698 
  alu_/g3/Q                            -       A->Q   R     BTHX8          5  59.0   500   150   13848 
  alu_/g11/Q                           -       A->Q   R     BTHX8          5  56.4   500   160   14009 
  alu_/g684/Q                          -       A->Q   F     NA2X4          1  16.8   157    54   14063 
  alu_/g682/Q                          -       A->Q   R     INX2           1  18.1    76    66   14129 
  alu_/g666/Q                          -       A->Q   F     NO2X4          1  17.7   140    38   14167 
  alu_/g71/Q                           -       A->Q   R     ITLX12         5  49.5   500   207   14374 
  alu_/g663/Q                          -       A->Q   F     INX1           1  15.9   162   117   14492 
  alu_/g12/Q                           -       A->Q   R     ITLX1          6  43.1   500   206   14698 
  g4846/Q                              -       IN1->Q F     MU2IX1         1   9.0   163   118   14816 
  g4771/Q                              -       C->Q   R     ON31X0         1   9.9   617   381   15197 
  alu_flags__DFFE_inst_latch_cf2_reg/D -       -      R     SDFRQX1        1     -     -     0   15197 
#------------------------------------------------------------------------------------------------------



Path 38: MET (666 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[10]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[10]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      62                  
     Required Time:=    7938                  
      Launch Clock:-       0                  
         Data Path:-    7271                  
             Slack:=     666                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                     -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                 -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                 -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                 -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                 -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                 -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                 -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                       -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                      -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                      -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                      -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                      -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                      -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                      -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                      -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                      -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                      -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                      -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                      -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                      -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                      -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                      -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                      -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                      -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                      -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                      -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                      -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                      -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                      -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                      -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g638/Q                   -       AN->Q  R     NO3I2X1        1  8.7   235   170    5053 
  address_latch__g633/Q                   -       D->Q   F     NA6I3X1        2 17.6   116   314    5368 
  address_latch__g632/Q                   -       A->Q   R     INX1           3 23.7   137   104    5472 
  address_latch__g623/Q                   -       AN->Q  R     NO3I1X2        3 21.8   266   176    5648 
  address_latch__g613/Q                   -       A->Q   F     NA2X1          1 10.4   119    85    5733 
  address_latch__g593/Q                   -       B->Q   R     EN2X0          2 17.8   732   444    6177 
  address_latch__g584/Q                   -       A->Q   F     INX1           1 15.9   198   129    6305 
  address_latch__g11/Q                    -       A->Q   R     ITHX1          4 36.7   500   197    6502 
  address_latch__g567/Q                   -       AN->Q  R     NO2I1X1        2 14.8   232   199    6701 
  address_latch__g554/Q                   -       IN0->Q R     MU2X0          1  8.9   283   278    6980 
  address_latch__g534/Q                   -       IN0->Q R     MU2X0          1  9.6   300   292    7271 
  address_pins__DFFE_apin_latch_reg[10]/D -       -      R     DFFX1          1    -     -     0    7271 
#--------------------------------------------------------------------------------------------------------



Path 39: MET (747 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[7]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    7070                  
             Slack:=     747                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                    -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                      -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                     -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                     -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                     -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                     -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                     -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                     -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                     -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                     -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                     -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                     -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                     -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                     -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                     -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                     -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                     -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                     -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                     -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                     -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                     -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                     -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                     -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                     -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g638/Q                  -       AN->Q  R     NO3I2X1        1  8.7   235   170    5053 
  address_latch__g633/Q                  -       D->Q   F     NA6I3X1        2 17.6   116   314    5368 
  address_latch__g632/Q                  -       A->Q   R     INX1           3 23.7   137   104    5472 
  address_latch__g606/Q                  -       B->Q   R     EN2X0          2 24.7   954   569    6041 
  address_latch__g14/Q                   -       A->Q   F     ITHX1          4 36.7   500   157    6198 
  address_latch__g576/Q                  -       AN->Q  F     NO2I1X1        2 14.8   177   311    6509 
  address_latch__g561/Q                  -       IN0->Q F     MU2X0          1  8.9   169   278    6787 
  address_latch__g541/Q                  -       IN0->Q F     MU2X0          1  9.6   176   282    7069 
  address_pins__DFFE_apin_latch_reg[7]/D -       -      F     DFFX1          1    -     -     0    7070 
#-------------------------------------------------------------------------------------------------------



Path 40: MET (790 ps) Setup Check with Pin ir__opcode_reg[2]/C->D
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (R) ir__opcode_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     227                  
     Required Time:=   15773                  
      Launch Clock:-    8000                  
         Data Path:-    6983                  
             Slack:=     790                  

#----------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN -       -      F     (arrival)      4     -     0     -    8000 
  alu_/op2_low_reg[0]/Q  -       CN->Q  F     DFFQX0         2  16.0   276   586    8586 
  alu_/g777/Q            -       B->Q   R     EN2X0          1  11.3   529   371    8957 
  alu_/g776/Q            -       IN0->Q F     MU2IX1         4  29.0   263   197    9154 
  alu_/g774/Q            -       B->Q   F     OR2X1          1  15.0   107   238    9392 
  alu_/g771/Q            -       B->Q   R     NA2X2          1  12.5   101    89    9481 
  alu_/g765/Q            -       A->Q   R     AND3X4         2  22.7    77   122    9603 
  alu_/g760/Q            -       A->Q   F     NO2X4          2  18.6   127    39    9642 
  alu_/g753/Q            -       A->Q   R     NA2X2          1  12.5   101    80    9722 
  alu_/g746/Q            -       A->Q   R     AND3X4         2  23.1    78   123    9845 
  alu_/g744/Q            -       A->Q   F     NO2X4          3  25.2   137    44    9890 
  alu_/g740/Q            -       A->Q   R     NA2X1          1  10.0   138   103    9993 
  alu_/g739/Q            -       A->Q   F     NA3X1          2  19.5   178   120   10113 
  alu_/g732/Q            -       A->Q   R     AN21X1         1   9.8   194   151   10264 
  alu_/g730/Q            -       A->Q   R     OR2X2          2  19.8   106   133   10397 
  alu_/g46/Q             -       A->Q   R     BTHX2          5  54.2   500   216   10613 
  alu_/g723/Q            -       A->Q   F     INX2           1  15.9   256    70   10683 
  alu_/g14/Q             -       A->Q   R     ITHX1          5  45.4   500   231   10914 
  alu_/g719/Q            -       A->Q   F     NA2X4          1  18.0   159    56   10970 
  alu_/g716/Q            -       A->Q   R     NA2X4          1  21.7    97    83   11053 
  alu_/g74/Q             -       A->Q   R     BTLX8          6  56.8   500   147   11200 
  alu_/g15/Q             -       A->Q   R     BTLX4          5  52.3   500   190   11390 
  sw2__g3/Q              -       A->Q   R     BTLX8          4  49.9   500   150   11540 
  sw1__g11/Q             -       A->Q   R     BTLX8         11 105.0   500   188   11728 
  alu_/g712/Q            -       B->Q   F     NO2I1X4        1  14.9   114    42   11770 
  alu_/g1/Q              -       A->Q   F     BTHX4          6  63.2   500   188   11958 
  alu_/g9/Q              -       A->Q   F     BTHX8          5  51.4   500   223   12181 
  alu_/g710/Q            -       B->Q   R     NA2I1X4        1  16.8   184   218   12399 
  alu_/g709/Q            -       A->Q   F     INX2           1  12.6    61    46   12446 
  alu_/g702/Q            -       A->Q   F     OR3X4          1  30.0    73   145   12591 
  alu_/g75/Q             -       A->Q   F     BTHX12         5  61.8   500   130   12722 
  alu_/g16/Q             -       A->Q   F     BTHX8          5  48.5   500   221   12943 
  sw2__g4/Q              -       A->Q   F     BTLX8          4  58.3   500   278   13221 
  sw1__g12/Q             -       A->Q   F     BTLX12        11  94.8   500   294   13514 
  alu_/g695/Q            -       A->Q   R     NO3X4          1  21.7   206   184   13698 
  alu_/g3/Q              -       A->Q   R     BTHX8          5  59.0   500   150   13848 
  alu_/g11/Q             -       A->Q   R     BTHX8          5  56.4   500   160   14009 
  alu_/g678/Q            -       B->Q   F     NA2I1X4        1  18.7   111    54   14062 
  alu_/g667/Q            -       A->Q   R     NA3X4          1  30.0   143    92   14154 
  alu_/g69/Q             -       A->Q   R     BTHX12         5  66.7   500   131   14286 
  alu_/g10/Q             -       A->Q   R     BTHX8          5  52.7   500   159   14444 
  g4871/Q                -       A->Q   F     INX4           1  15.9   214    39   14483 
  sw2__g6/Q              -       A->Q   R     ITLX1          3  40.4   500   208   14691 
  g4844/Q                -       A->Q   F     INX2           2  21.1   236    94   14785 
  sw1__g14/Q             -       A->Q   R     ITHX1          3  34.7   500   198   14983 
  ir__opcode_reg[2]/D    -       -      R     DFRRX4         3     -     -     0   14983 
#----------------------------------------------------------------------------------------



Path 41: MET (868 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    6949                  
             Slack:=     868                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                    -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                      -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                     -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                     -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                     -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                     -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                     -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                     -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                     -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                     -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                     -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                     -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                     -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                     -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                     -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                     -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                     -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                     -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                     -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                     -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                     -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                     -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                     -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                     -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g626/Q                  -       A->Q   F     NA3X1          3 22.5   306   130    5014 
  address_latch__g624/Q                  -       A->Q   R     NO3X1          3 22.4   409   272    5287 
  address_latch__g612/Q                  -       A->Q   R     EN2X0          2 24.7   954   633    5920 
  address_latch__g17/Q                   -       A->Q   F     ITHX1          4 36.7   500   157    6077 
  address_latch__g574/Q                  -       AN->Q  F     NO2I1X1        2 14.8   177   311    6388 
  address_latch__g560/Q                  -       IN0->Q F     MU2X0          1  8.9   169   278    6666 
  address_latch__g539/Q                  -       IN0->Q F     MU2X0          1  9.6   176   282    6948 
  address_pins__DFFE_apin_latch_reg[4]/D -       -      F     DFFX1          1    -     -     0    6949 
#-------------------------------------------------------------------------------------------------------



Path 42: MET (936 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_nf_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_nf_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     529                  
     Required Time:=   15471                  
      Launch Clock:-    8000                  
         Data Path:-    6534                  
             Slack:=     936                  

#------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN               -       -      F     (arrival)      4     -     0     -    8000 
  alu_/op2_low_reg[0]/Q                -       CN->Q  F     DFFQX0         2  16.0   276   586    8586 
  alu_/g777/Q                          -       B->Q   R     EN2X0          1  11.3   529   371    8957 
  alu_/g776/Q                          -       IN0->Q F     MU2IX1         4  29.0   263   197    9154 
  alu_/g774/Q                          -       B->Q   F     OR2X1          1  15.0   107   238    9392 
  alu_/g771/Q                          -       B->Q   R     NA2X2          1  12.5   101    89    9481 
  alu_/g765/Q                          -       A->Q   R     AND3X4         2  22.7    77   122    9603 
  alu_/g760/Q                          -       A->Q   F     NO2X4          2  18.6   127    39    9642 
  alu_/g753/Q                          -       A->Q   R     NA2X2          1  12.5   101    80    9722 
  alu_/g746/Q                          -       A->Q   R     AND3X4         2  23.1    78   123    9845 
  alu_/g744/Q                          -       A->Q   F     NO2X4          3  25.2   137    44    9890 
  alu_/g740/Q                          -       A->Q   R     NA2X1          1  10.0   138   103    9993 
  alu_/g739/Q                          -       A->Q   F     NA3X1          2  19.5   178   120   10113 
  alu_/g732/Q                          -       A->Q   R     AN21X1         1   9.8   194   151   10264 
  alu_/g730/Q                          -       A->Q   R     OR2X2          2  19.8   106   133   10397 
  alu_/g46/Q                           -       A->Q   R     BTHX2          5  54.2   500   216   10613 
  alu_/g723/Q                          -       A->Q   F     INX2           1  15.9   256    70   10683 
  alu_/g14/Q                           -       A->Q   R     ITHX1          5  45.4   500   231   10914 
  alu_/g719/Q                          -       A->Q   F     NA2X4          1  18.0   159    56   10970 
  alu_/g716/Q                          -       A->Q   R     NA2X4          1  21.7    97    83   11053 
  alu_/g74/Q                           -       A->Q   R     BTLX8          6  56.8   500   147   11200 
  alu_/g15/Q                           -       A->Q   R     BTLX4          5  52.3   500   190   11390 
  sw2__g3/Q                            -       A->Q   R     BTLX8          4  49.9   500   150   11540 
  sw1__g11/Q                           -       A->Q   R     BTLX8         11 105.0   500   188   11728 
  alu_/g712/Q                          -       B->Q   F     NO2I1X4        1  14.9   114    42   11770 
  alu_/g1/Q                            -       A->Q   F     BTHX4          6  63.2   500   188   11958 
  alu_/g9/Q                            -       A->Q   F     BTHX8          5  51.4   500   223   12181 
  alu_/g710/Q                          -       B->Q   R     NA2I1X4        1  16.8   184   218   12399 
  alu_/g709/Q                          -       A->Q   F     INX2           1  12.6    61    46   12446 
  alu_/g702/Q                          -       A->Q   F     OR3X4          1  30.0    73   145   12591 
  alu_/g75/Q                           -       A->Q   F     BTHX12         5  61.8   500   130   12722 
  alu_/g16/Q                           -       A->Q   F     BTHX8          5  48.5   500   221   12943 
  sw2__g4/Q                            -       A->Q   F     BTLX8          4  58.3   500   278   13221 
  sw1__g12/Q                           -       A->Q   F     BTLX12        11  94.8   500   294   13514 
  alu_/g670/Q                          -       A->Q   R     NA3X2          1  15.9   197   178   13692 
  alu_/g5/Q                            -       A->Q   F     ITHX1          5  58.1   500   152   13844 
  g3694/Q                              -       A->Q   R     INX1           1   9.8   200   185   14029 
  g4862/Q                              -       A->Q   F     NO2X1          2  17.1   112    91   14120 
  g4800/Q                              -       A->Q   R     NO3X0          1   9.8   587   336   14455 
  g4774/Q                              -       A->Q   F     NO2X1          1   8.5   148    79   14534 
  alu_flags__DFFE_inst_latch_nf_reg/SD -       -      F     SDFRQX2        1     -     -     0   14534 
#------------------------------------------------------------------------------------------------------



Path 43: MET (1029 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    6787                  
             Slack:=    1029                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                    -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                      -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                     -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                     -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                     -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                     -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                     -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                     -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                     -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                     -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                     -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                     -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                     -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                     -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                     -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                     -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                     -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                     -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                     -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                     -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                     -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                     -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                     -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                     -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g626/Q                  -       A->Q   F     NA3X1          3 22.5   306   130    5014 
  address_latch__g617/Q                  -       A->Q   R     NO2X1          1 10.4   194   161    5176 
  address_latch__g607/Q                  -       B->Q   R     EN2X0          2 24.7   954   583    5758 
  address_latch__g18/Q                   -       A->Q   F     ITHX1          4 36.7   500   157    5916 
  address_latch__g577/Q                  -       AN->Q  F     NO2I1X1        2 14.8   177   311    6227 
  address_latch__g562/Q                  -       IN0->Q F     MU2X0          1  8.9   169   278    6505 
  address_latch__g540/Q                  -       IN0->Q F     MU2X0          1  9.6   176   282    6787 
  address_pins__DFFE_apin_latch_reg[3]/D -       -      F     DFFX1          1    -     -     0    6787 
#-------------------------------------------------------------------------------------------------------



Path 44: MET (1091 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     194                  
     Required Time:=    7806                  
      Launch Clock:-       0                  
         Data Path:-    6715                  
             Slack:=    1091                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                    -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                      -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                     -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                     -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                     -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                     -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                     -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                     -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                     -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                     -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                     -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                     -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                     -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                     -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                     -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                     -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                     -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                     -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                     -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                     -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                     -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                     -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                     -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                     -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g626/Q                  -       A->Q   F     NA3X1          3 22.5   306   130    5014 
  address_latch__g624/Q                  -       A->Q   R     NO3X1          3 22.4   409   272    5287 
  address_latch__g620/Q                  -       A->Q   F     NA2X1          1 10.4   167    98    5384 
  address_latch__g590/Q                  -       B->Q   R     EN2X0          2 24.7   954   576    5960 
  address_latch__g16/Q                   -       A->Q   F     ITHX1          4 36.7   500   157    6118 
  address_latch__g572/Q                  -       AN->Q  F     NO2I1X1        2 17.2   187   318    6436 
  address_latch__g558/Q                  -       IN0->Q R     MU2IX1         1 11.3   307   170    6606 
  address_latch__g537/Q                  -       IN0->Q F     MU2IX1         1  9.6   240   109    6715 
  address_pins__DFFE_apin_latch_reg[5]/D -       -      F     DFFX1          1    -     -     0    6715 
#-------------------------------------------------------------------------------------------------------



Path 45: MET (1096 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[6]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[6]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     194                  
     Required Time:=    7806                  
      Launch Clock:-       0                  
         Data Path:-    6710                  
             Slack:=    1096                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                    -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                      -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                     -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                     -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                     -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                     -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                     -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                     -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                     -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                     -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                     -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                     -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                     -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                     -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                     -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                     -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                     -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                     -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                     -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                     -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                     -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                     -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                     -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                     -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g626/Q                  -       A->Q   F     NA3X1          3 22.5   306   130    5014 
  address_latch__g624/Q                  -       A->Q   R     NO3X1          3 22.4   409   272    5287 
  address_latch__g619/Q                  -       A->Q   F     NA2X1          1 10.4   146    98    5384 
  address_latch__g597/Q                  -       B->Q   R     EN2X0          2 24.7   954   571    5955 
  address_latch__g15/Q                   -       A->Q   F     ITHX1          4 36.7   500   157    6113 
  address_latch__g571/Q                  -       AN->Q  F     NO2I1X1        2 17.2   187   318    6431 
  address_latch__g557/Q                  -       IN0->Q R     MU2IX1         1 11.3   307   170    6601 
  address_latch__g529/Q                  -       IN0->Q F     MU2IX1         1  9.6   240   109    6710 
  address_pins__DFFE_apin_latch_reg[6]/D -       -      F     DFFX1          1    -     -     0    6710 
#-------------------------------------------------------------------------------------------------------



Path 46: MET (1160 ps) Setup Check with Pin alu_/op2_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      61                  
     Required Time:=    7939                  
      Launch Clock:-       0                  
         Data Path:-    6780                  
             Slack:=    1160                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q  F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q  F     BUX2           2  25.8    73   112     493 
  g5287/Q                        -       A->Q  F     BUX3           2  28.2    65   108     601 
  g5286/Q                        -       A->Q  R     INX2           3  27.7    84    63     663 
  g5248/Q                        -       A->Q  F     NA2X2          4  31.4   109    80     743 
  g5189/Q                        -       AN->Q F     NA2I1X2        4  28.4   111   164     907 
  g5110/Q                        -       A->Q  R     NO3X1          7  52.9   790   438    1345 
  execute__g33029/Q              -       A->Q  F     INX1           1   9.8   170    94    1439 
  execute__g32802/Q              -       A->Q  R     NO2X1          4  29.0   359   232    1671 
  execute__g32601/Q              -       A->Q  R     OR2X1          2  14.6   152   183    1855 
  execute__g32516/Q              -       A->Q  F     NO6X1          1  10.9    78   200    2055 
  execute__g32493/Q              -       C->Q  R     NA3I1X1        1  10.9   176   129    2183 
  execute__g32483/Q              -       B->Q  R     OR5X2          1  10.0    99   133    2316 
  execute__g32480/Q              -       D->Q  F     NO6X1          1  10.1    75   208    2524 
  execute__g32477/Q              -       A->Q  F     AND6X2         1   8.8    72   138    2662 
  execute__g32475/Q              -       A->Q  F     OR5X1          1   9.9   112   187    2849 
  execute__g32473/Q              -       A->Q  F     AO211X2       11  76.1   213   364    3213 
  execute__g121617/Q             -       C->Q  R     NO5I2X1        3  19.9   191   362    3575 
  execute__g121559/Q             -       A->Q  F     NA2X1          2  15.6   130    96    3671 
  g5007/Q                        -       A->Q  R     NA2X1          2  18.6   205   139    3810 
  g5006/Q                        -       A->Q  F     INX1           2  16.2   108    88    3898 
  g4986/Q                        -       A->Q  R     NA2X1          8  70.8   611   352    4250 
  reg_file__b2v_latch_wz_lo_g2/Q -       EN->Q F     BTLX1         13 134.1   500   128    4378 
  g4953/Q                        -       A->Q  R     INX2           2  21.2   135   125    4504 
  reg_file__g149/Q               -       A->Q  F     ITHX1          3  37.3   500   111    4614 
  g4951/Q                        -       A->Q  R     INX1           2  21.2   232   216    4830 
  sw2__g10/Q                     -       A->Q  F     ITHX1          5  45.4   500   134    4964 
  alu_/g719/Q                    -       A->Q  R     NA2X4          1  18.0   132   140    5105 
  alu_/g716/Q                    -       A->Q  F     NA2X4          1  21.7    85    51    5156 
  alu_/g74/Q                     -       A->Q  F     BTLX8          6  56.8   500   144    5299 
  alu_/g15/Q                     -       A->Q  F     BTLX4          5  52.3   500   254    5554 
  sw2__g3/Q                      -       A->Q  F     BTLX8          4  49.9   500   281    5835 
  sw1__g11/Q                     -       A->Q  F     BTLX8         11 105.0   500   314    6149 
  alu_/g712/Q                    -       B->Q  R     NO2I1X4        1  14.9   140   143    6291 
  alu_/g1/Q                      -       A->Q  R     BTHX4          6  63.2   500   176    6467 
  alu_/g630/Q                    -       A->Q  F     AN22X1         1   9.8   243   171    6638 
  alu_/g626/Q                    -       A->Q  R     NO2X1          1   9.6   192   142    6780 
  alu_/op2_low_reg[3]/D          -       -     R     DFFQX1         1     -     -     0    6780 
#-----------------------------------------------------------------------------------------------



Path 47: MET (1225 ps) Setup Check with Pin data_pins__dout_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     187                  
     Required Time:=    7813                  
      Launch Clock:-       0                  
         Data Path:-    6588                  
             Slack:=    1225                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C            -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q            -       C->Q  F     DFRRX4         3  27.3    93   267     267 
  g5290/Q                        -       A->Q  F     BUX2           2  21.2    64   113     381 
  g5288/Q                        -       A->Q  F     BUX2           2  25.8    73   112     493 
  g5287/Q                        -       A->Q  F     BUX3           2  28.2    65   108     601 
  g5286/Q                        -       A->Q  R     INX2           3  27.7    84    63     663 
  g5248/Q                        -       A->Q  F     NA2X2          4  31.4   109    80     743 
  g5189/Q                        -       AN->Q F     NA2I1X2        4  28.4   111   164     907 
  g5110/Q                        -       A->Q  R     NO3X1          7  52.9   790   438    1345 
  execute__g33029/Q              -       A->Q  F     INX1           1   9.8   170    94    1439 
  execute__g32802/Q              -       A->Q  R     NO2X1          4  29.0   359   232    1671 
  execute__g32601/Q              -       A->Q  R     OR2X1          2  14.6   152   183    1855 
  execute__g32516/Q              -       A->Q  F     NO6X1          1  10.9    78   200    2055 
  execute__g32493/Q              -       C->Q  R     NA3I1X1        1  10.9   176   129    2183 
  execute__g32483/Q              -       B->Q  R     OR5X2          1  10.0    99   133    2316 
  execute__g32480/Q              -       D->Q  F     NO6X1          1  10.1    75   208    2524 
  execute__g32477/Q              -       A->Q  F     AND6X2         1   8.8    72   138    2662 
  execute__g32475/Q              -       A->Q  F     OR5X1          1   9.9   112   187    2849 
  execute__g32473/Q              -       A->Q  F     AO211X2       11  76.1   213   364    3213 
  execute__g121617/Q             -       C->Q  R     NO5I2X1        3  19.9   191   362    3575 
  execute__g121559/Q             -       A->Q  F     NA2X1          2  15.6   130    96    3671 
  g5007/Q                        -       A->Q  R     NA2X1          2  18.6   205   139    3810 
  g5006/Q                        -       A->Q  F     INX1           2  16.2   108    88    3898 
  g4986/Q                        -       A->Q  R     NA2X1          8  70.8   611   352    4250 
  reg_file__b2v_latch_wz_lo_g2/Q -       EN->Q F     BTLX1         13 134.1   500   128    4378 
  g4953/Q                        -       A->Q  R     INX2           2  21.2   135   125    4504 
  reg_file__g149/Q               -       A->Q  F     ITHX1          3  37.3   500   111    4614 
  g4951/Q                        -       A->Q  R     INX1           2  21.2   232   216    4830 
  sw2__g10/Q                     -       A->Q  F     ITHX1          5  45.4   500   134    4964 
  alu_/g719/Q                    -       A->Q  R     NA2X4          1  18.0   132   140    5105 
  alu_/g716/Q                    -       A->Q  F     NA2X4          1  21.7    85    51    5156 
  alu_/g74/Q                     -       A->Q  F     BTLX8          6  56.8   500   144    5299 
  alu_/g15/Q                     -       A->Q  F     BTLX4          5  52.3   500   254    5554 
  sw2__g3/Q                      -       A->Q  F     BTLX8          4  49.9   500   281    5835 
  sw1__g11/Q                     -       A->Q  F     BTLX8         11 105.0   500   314    6149 
  g4720/Q                        -       A->Q  F     AO22X0         1   9.6   190   440    6588 
  data_pins__dout_reg[5]/D       -       -     F     DFFQX1         1     -     -     0    6588 
#-----------------------------------------------------------------------------------------------



Path 48: MET (1253 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_sf_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op2_low_reg[0]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_sf_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     502                  
     Required Time:=   15498                  
      Launch Clock:-    8000                  
         Data Path:-    6245                  
             Slack:=    1253                  

#------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  alu_/op2_low_reg[0]/CN               -       -      F     (arrival)      4     -     0     -    8000 
  alu_/op2_low_reg[0]/Q                -       CN->Q  F     DFFQX0         2  16.0   276   586    8586 
  alu_/g777/Q                          -       B->Q   R     EN2X0          1  11.3   529   371    8957 
  alu_/g776/Q                          -       IN0->Q F     MU2IX1         4  29.0   263   197    9154 
  alu_/g774/Q                          -       B->Q   F     OR2X1          1  15.0   107   238    9392 
  alu_/g771/Q                          -       B->Q   R     NA2X2          1  12.5   101    89    9481 
  alu_/g765/Q                          -       A->Q   R     AND3X4         2  22.7    77   122    9603 
  alu_/g760/Q                          -       A->Q   F     NO2X4          2  18.6   127    39    9642 
  alu_/g753/Q                          -       A->Q   R     NA2X2          1  12.5   101    80    9722 
  alu_/g746/Q                          -       A->Q   R     AND3X4         2  23.1    78   123    9845 
  alu_/g744/Q                          -       A->Q   F     NO2X4          3  25.2   137    44    9890 
  alu_/g740/Q                          -       A->Q   R     NA2X1          1  10.0   138   103    9993 
  alu_/g739/Q                          -       A->Q   F     NA3X1          2  19.5   178   120   10113 
  alu_/g732/Q                          -       A->Q   R     AN21X1         1   9.8   194   151   10264 
  alu_/g730/Q                          -       A->Q   R     OR2X2          2  19.8   106   133   10397 
  alu_/g46/Q                           -       A->Q   R     BTHX2          5  54.2   500   216   10613 
  alu_/g723/Q                          -       A->Q   F     INX2           1  15.9   256    70   10683 
  alu_/g14/Q                           -       A->Q   R     ITHX1          5  45.4   500   231   10914 
  alu_/g719/Q                          -       A->Q   F     NA2X4          1  18.0   159    56   10970 
  alu_/g716/Q                          -       A->Q   R     NA2X4          1  21.7    97    83   11053 
  alu_/g74/Q                           -       A->Q   R     BTLX8          6  56.8   500   147   11200 
  alu_/g15/Q                           -       A->Q   R     BTLX4          5  52.3   500   190   11390 
  sw2__g3/Q                            -       A->Q   R     BTLX8          4  49.9   500   150   11540 
  sw1__g11/Q                           -       A->Q   R     BTLX8         11 105.0   500   188   11728 
  alu_/g712/Q                          -       B->Q   F     NO2I1X4        1  14.9   114    42   11770 
  alu_/g1/Q                            -       A->Q   F     BTHX4          6  63.2   500   188   11958 
  alu_/g9/Q                            -       A->Q   F     BTHX8          5  51.4   500   223   12181 
  alu_/g710/Q                          -       B->Q   R     NA2I1X4        1  16.8   184   218   12399 
  alu_/g709/Q                          -       A->Q   F     INX2           1  12.6    61    46   12446 
  alu_/g702/Q                          -       A->Q   F     OR3X4          1  30.0    73   145   12591 
  alu_/g75/Q                           -       A->Q   F     BTHX12         5  61.8   500   130   12722 
  alu_/g16/Q                           -       A->Q   F     BTHX8          5  48.5   500   221   12943 
  sw2__g4/Q                            -       A->Q   F     BTLX8          4  58.3   500   278   13221 
  sw1__g12/Q                           -       A->Q   F     BTLX12        11  94.8   500   294   13514 
  alu_/g670/Q                          -       A->Q   R     NA3X2          1  15.9   197   178   13692 
  alu_/g5/Q                            -       A->Q   F     ITHX1          5  58.1   500   152   13844 
  g3694/Q                              -       A->Q   R     INX1           1   9.8   200   185   14029 
  g4862/Q                              -       A->Q   F     NO2X1          2  17.1   112    91   14120 
  g4857/Q                              -       A->Q   R     INX1           1   9.9    77    66   14186 
  g4775/Q                              -       A->Q   F     NA2X1          1   8.5    94    59   14244 
  alu_flags__DFFE_inst_latch_sf_reg/SD -       -      F     SDFRQX1        1     -     -     0   14245 
#------------------------------------------------------------------------------------------------------



Path 49: MET (1319 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    6497                  
             Slack:=    1319                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                    -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                      -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                     -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                     -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                     -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                     -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                     -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                     -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                     -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                     -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                     -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                     -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                     -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                     -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                     -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                     -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                     -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                     -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                     -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                     -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                     -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                     -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                     -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                     -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g610/Q                  -       A->Q   R     EN2X0          2 24.7   954   584    5468 
  address_latch__g21/Q                   -       A->Q   F     ITHX1          4 36.7   500   157    5625 
  address_latch__g575/Q                  -       AN->Q  F     NO2I1X1        2 14.8   177   311    5936 
  address_latch__g547/Q                  -       IN0->Q F     MU2X0          1  8.9   169   278    6215 
  address_latch__g544/Q                  -       IN0->Q F     MU2X0          1  9.6   176   282    6497 
  address_pins__DFFE_apin_latch_reg[0]/D -       -      F     DFFX1          1    -     -     0    6497 
#-------------------------------------------------------------------------------------------------------



Path 50: MET (1334 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      62                  
     Required Time:=    7938                  
      Launch Clock:-       0                  
         Data Path:-    6603                  
             Slack:=    1334                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[2]/Q                    -       C->Q   R     DFRRX4         3 26.6   102   294     294 
  g5285/Q                                -       A->Q   F     INX1           3 42.9   189   136     431 
  g5282/Q                                -       A->Q   R     INX2           1 14.9    73    66     497 
  g5243/Q                                -       C->Q   R     AND3X4         2 25.8    82   133     630 
  g5201/Q                                -       A->Q   R     BUX4           6 61.0    89   106     735 
  g5155/Q                                -       A->Q   F     NA2X1          2 24.8   158   110     845 
  g5070/Q                                -       B->Q   R     NO3X2          2 19.7   231   169    1014 
  execute__g32852/Q                      -       B->Q   F     NO2I1X1        3 21.6   145   118    1133 
  execute__g122560/Q                     -       A->Q   R     NO2X1          5 40.0   469   286    1419 
  execute__g122355/Q                     -       B->Q   F     NA2I1X1        2 18.6   182   123    1542 
  execute__g122177/Q                     -       A->Q   R     NO2X1          1  9.5   167   126    1668 
  execute__g121960/Q                     -       C->Q   R     OA31X1         2 18.6   188   205    1873 
  execute__g121881/Q                     -       C->Q   F     ON21X1         3 19.8   183   132    2005 
  execute__g121811/Q                     -       C->Q   F     AO21X1         2 13.9   104   230    2235 
  execute__g121750/Q                     -       A->Q   F     OR2X1          3 19.7   123   208    2444 
  execute__g121711/Q                     -       A->Q   R     NO2X1          2 15.0   214   143    2586 
  execute__g121674/Q                     -       C->Q   F     ON21X1         2 17.6   232   129    2716 
  execute__g121661/Q                     -       A->Q   R     INX1           1  9.8    97    87    2803 
  execute__g121644/Q                     -       C->Q   F     ON21X1         2 13.7   213    97    2900 
  execute__g121618/Q                     -       A->Q   F     OR3X1          2 14.0   117   252    3152 
  execute__g121592/Q                     -       C->Q   F     AO21X1         2 13.6   104   212    3364 
  execute__g121572/Q                     -       C->Q   F     AO21X1         2 13.5   104   208    3572 
  execute__g121557/Q                     -       A->Q   F     OR2X1          2 15.1   106   194    3766 
  execute__g121549/Q                     -       C->Q   R     AN21X1         2 16.9   277   170    3936 
  execute__g121547/Q                     -       A->Q   F     INX1           2 17.0   126   100    4036 
  execute__g121543/Q                     -       C->Q   R     AN21X1         3 26.8   371   232    4268 
  execute__g121540/Q                     -       A->Q   F     INX1           1 11.2   120    87    4356 
  execute__g121528/Q                     -       C->Q   R     ON22X1         1 10.1   264   162    4518 
  execute__g121524/Q                     -       D->Q   F     AN211X1        1  8.7   169    77    4596 
  execute__g121522/Q                     -       D->Q   R     NA6I3X2        4 28.3   136   288    4884 
  address_latch__g626/Q                  -       A->Q   F     NA3X1          3 22.5   306   130    5014 
  address_latch__g608/Q                  -       A->Q   R     EN2X0          2 17.8   732   494    5508 
  address_latch__g601/Q                  -       A->Q   F     INX1           1 15.9   198   129    5637 
  address_latch__g19/Q                   -       A->Q   R     ITHX1          4 36.7   500   197    5834 
  address_latch__g579/Q                  -       AN->Q  R     NO2I1X1        2 14.8   232   199    6033 
  address_latch__g549/Q                  -       IN0->Q R     MU2X0          1  8.9   283   278    6312 
  address_latch__g542/Q                  -       IN0->Q R     MU2X0          1  9.6   300   292    6603 
  address_pins__DFFE_apin_latch_reg[2]/D -       -      R     DFFX1          1    -     -     0    6603 
#-------------------------------------------------------------------------------------------------------

