{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587441138327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587441138335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 09:22:18 2020 " "Processing started: Tue Apr 21 09:22:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587441138335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441138335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ccct -c ccct " "Command: quartus_map --read_settings_files=on --write_settings_files=off ccct -c ccct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441138335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587441138611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587441138611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccct.v 6 6 " "Found 6 design units, including 6 entities, in source file ccct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441148451 ""} { "Info" "ISGN_ENTITY_NAME" "2 park " "Found entity 2: park" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441148451 ""} { "Info" "ISGN_ENTITY_NAME" "3 clarke " "Found entity 3: clarke" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441148451 ""} { "Info" "ISGN_ENTITY_NAME" "4 parkClarkeInverse " "Found entity 4: parkClarkeInverse" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441148451 ""} { "Info" "ISGN_ENTITY_NAME" "5 ccct " "Found entity 5: ccct" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441148451 ""} { "Info" "ISGN_ENTITY_NAME" "6 qmult " "Found entity 6: qmult" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441148451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441148451 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr1 ccct.v(37) " "Verilog HDL Implicit Net warning at ccct.v(37): created implicit net for \"ovr1\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr2 ccct.v(38) " "Verilog HDL Implicit Net warning at ccct.v(38): created implicit net for \"ovr2\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr3 ccct.v(40) " "Verilog HDL Implicit Net warning at ccct.v(40): created implicit net for \"ovr3\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr4 ccct.v(41) " "Verilog HDL Implicit Net warning at ccct.v(41): created implicit net for \"ovr4\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr1 ccct.v(53) " "Verilog HDL Implicit Net warning at ccct.v(53): created implicit net for \"ovr1\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr2 ccct.v(54) " "Verilog HDL Implicit Net warning at ccct.v(54): created implicit net for \"ovr2\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr3 ccct.v(55) " "Verilog HDL Implicit Net warning at ccct.v(55): created implicit net for \"ovr3\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr4 ccct.v(59) " "Verilog HDL Implicit Net warning at ccct.v(59): created implicit net for \"ovr4\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr5 ccct.v(60) " "Verilog HDL Implicit Net warning at ccct.v(60): created implicit net for \"ovr5\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr1 ccct.v(70) " "Verilog HDL Implicit Net warning at ccct.v(70): created implicit net for \"ovr1\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr2 ccct.v(71) " "Verilog HDL Implicit Net warning at ccct.v(71): created implicit net for \"ovr2\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr3 ccct.v(72) " "Verilog HDL Implicit Net warning at ccct.v(72): created implicit net for \"ovr3\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr4 ccct.v(73) " "Verilog HDL Implicit Net warning at ccct.v(73): created implicit net for \"ovr4\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr5 ccct.v(85) " "Verilog HDL Implicit Net warning at ccct.v(85): created implicit net for \"ovr5\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr1 ccct.v(97) " "Verilog HDL Implicit Net warning at ccct.v(97): created implicit net for \"ovr1\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr2 ccct.v(100) " "Verilog HDL Implicit Net warning at ccct.v(100): created implicit net for \"ovr2\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovr3 ccct.v(103) " "Verilog HDL Implicit Net warning at ccct.v(103): created implicit net for \"ovr3\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ccct " "Elaborating entity \"ccct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587441148505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarke clarke:u1 " "Elaborating entity \"clarke\" for hierarchy \"clarke:u1\"" {  } { { "ccct.v" "u1" { Text "D:/intelFPGA_lite/ccct/ccct.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult clarke:u1\|qmult:u1 " "Elaborating entity \"qmult\" for hierarchy \"clarke:u1\|qmult:u1\"" {  } { { "ccct.v" "u1" { Text "D:/intelFPGA_lite/ccct/ccct.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148540 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplicand ccct.v(161) " "Verilog HDL Always Construct warning at ccct.v(161): variable \"multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587441148542 "|ccct|clarke:u1|qmult:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplier ccct.v(161) " "Verilog HDL Always Construct warning at ccct.v(161): variable \"multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587441148542 "|ccct|clarke:u1|qmult:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ovr ccct.v(160) " "Verilog HDL Always Construct warning at ccct.v(160): inferring latch(es) for variable \"ovr\", which holds its previous value in one or more paths through the always construct" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587441148542 "|ccct|clarke:u1|qmult:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ovr ccct.v(172) " "Inferred latch for \"ovr\" at ccct.v(172)" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441148543 "|ccct|clarke:u1|qmult:u1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ovr ccct.v(136) " "Can't resolve multiple constant drivers for net \"ovr\" at ccct.v(136)" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441148543 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ccct.v(172) " "Constant driver at ccct.v(172)" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 172 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441148543 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "clarke:u1\|qmult:u1 " "Can't elaborate user hierarchy \"clarke:u1\|qmult:u1\"" {  } { { "ccct.v" "u1" { Text "D:/intelFPGA_lite/ccct/ccct.v" 53 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441148544 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587441148711 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 21 09:22:28 2020 " "Processing ended: Tue Apr 21 09:22:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587441148711 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587441148711 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587441148711 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441148711 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441149308 ""}
