

================================================================
== Vitis HLS Report for 'add_patch5'
================================================================
* Date:           Tue Jul 30 23:06:16 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_patch_perSuperpointSP0_add_patch_perPointSP0                                           |       80|       80|         2|          1|          1|    80|       yes|
        |- add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0  |      120|      120|         2|          1|          1|   120|       yes|
        |- add_patch_checkDiff                                                                        |        ?|        ?|         3|          3|          1|     ?|       yes|
        |- add_patch_perSuperpointSP1_add_patch_perPointSP1                                           |       80|       80|         2|          1|          1|    80|       yes|
        |- add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1  |      120|      120|         2|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 5
  Pipeline-0 : II = 3, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
  Pipeline-2 : II = 1, D = 2, States = { 10 11 }
  Pipeline-3 : II = 1, D = 2, States = { 14 15 }
  Pipeline-4 : II = 1, D = 2, States = { 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 14 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 13 3 
6 --> 12 7 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 
13 --> 12 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 19 18 
18 --> 17 
19 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.10>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%n_patches_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read" [patchMaker.cpp:322]   --->   Operation 20 'read' 'n_patches_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln322 = trunc i8 %n_patches_read_1" [patchMaker.cpp:322]   --->   Operation 21 'trunc' 'trunc_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln325 = trunc i8 %n_patches_read_1" [patchMaker.cpp:325]   --->   Operation 22 'trunc' 'trunc_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.58ns)   --->   "%icmp_ln325 = icmp_eq  i8 %n_patches_read_1, i8 0" [patchMaker.cpp:325]   --->   Operation 23 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %icmp_ln325, void, void %.preheader2.preheader.preheader" [patchMaker.cpp:325]   --->   Operation 24 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%sub = add i5 %trunc_ln325, i5 31" [patchMaker.cpp:325]   --->   Operation 25 'add' 'sub' <Predicate = (!icmp_ln325)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %sub, i7 0" [patchMaker.cpp:325]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %sub, i3 0" [patchMaker.cpp:325]   --->   Operation 27 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i8 %tmp_3" [patchMaker.cpp:325]   --->   Operation 28 'zext' 'tmp_41_cast' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_42 = sub i12 %tmp_s, i12 %tmp_41_cast" [patchMaker.cpp:325]   --->   Operation 29 'sub' 'empty_42' <Predicate = (!icmp_ln325)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 30 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%empty_43 = add i12 %empty_42, i12 102" [patchMaker.cpp:325]   --->   Operation 30 'add' 'empty_43' <Predicate = (!icmp_ln325)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_43" [patchMaker.cpp:325]   --->   Operation 31 'zext' 'p_cast' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %p_cast" [patchMaker.cpp:325]   --->   Operation 32 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr" [patchMaker.cpp:325]   --->   Operation 33 'load' 'patches_parameters_load' <Predicate = (!icmp_ln325)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln329 = br void %.preheader2.preheader" [patchMaker.cpp:329]   --->   Operation 34 'br' 'br_ln329' <Predicate = (icmp_ln325)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i5 %sub" [patchMaker.cpp:380]   --->   Operation 35 'zext' 'zext_ln380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %sub, i2 0" [patchMaker.cpp:380]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln380_1 = zext i7 %tmp" [patchMaker.cpp:380]   --->   Operation 37 'zext' 'zext_ln380_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln380 = add i8 %zext_ln380_1, i8 %zext_ln380" [patchMaker.cpp:380]   --->   Operation 38 'add' 'add_ln380' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%add_ln380_cast = zext i8 %add_ln380" [patchMaker.cpp:380]   --->   Operation 39 'zext' 'add_ln380_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr" [patchMaker.cpp:325]   --->   Operation 40 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln378 = icmp_sgt  i32 %patches_parameters_load, i32 0" [patchMaker.cpp:378]   --->   Operation 41 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378, void %.loopexit, void %.lr.ph.preheader" [patchMaker.cpp:378]   --->   Operation 42 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln378)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%i = phi i8 %i_3, void, i8 0, void %.lr.ph.preheader"   --->   Operation 44 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i8 %i" [patchMaker.cpp:378]   --->   Operation 46 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln378_1 = icmp_slt  i32 %zext_ln378, i32 %patches_parameters_load" [patchMaker.cpp:378]   --->   Operation 47 'icmp' 'icmp_ln378_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%i_3 = add i8 %i, i8 1" [patchMaker.cpp:378]   --->   Operation 48 'add' 'i_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378_1, void %.loopexit.loopexit, void %.split21" [patchMaker.cpp:378]   --->   Operation 49 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i8 %i"   --->   Operation 50 'zext' 'zext_ln874' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %i, i5 0"   --->   Operation 51 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln874 = or i13 %tmp_5, i13 1"   --->   Operation 52 'or' 'or_ln874' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln874"   --->   Operation 53 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_6"   --->   Operation 54 'getelementptr' 'wp_superpoints_addr' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln874_1 = or i13 %tmp_5, i13 31"   --->   Operation 55 'or' 'or_ln874_1' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln874_1"   --->   Operation 56 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_5 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_7"   --->   Operation 57 'getelementptr' 'wp_superpoints_addr_5' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln380_2 = add i8 %add_ln380, i8 %i" [patchMaker.cpp:380]   --->   Operation 58 'add' 'add_ln380_2' <Predicate = (icmp_ln378_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln380_1 = add i9 %add_ln380_cast, i9 %zext_ln874" [patchMaker.cpp:380]   --->   Operation 59 'add' 'add_ln380_1' <Predicate = (icmp_ln378_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %add_ln380_1, i4 0" [patchMaker.cpp:380]   --->   Operation 60 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln380_2 = zext i13 %tmp_8" [patchMaker.cpp:380]   --->   Operation 61 'zext' 'zext_ln380_2' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i32 %patches_superpoints, i64 0, i64 %zext_ln380_2" [patchMaker.cpp:380]   --->   Operation 62 'getelementptr' 'patches_superpoints_addr' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr"   --->   Operation 63 'load' 'packedCoordinates_V' <Predicate = (icmp_ln378_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_3 : Operation 64 [2/2] (1.19ns)   --->   "%wp_superpoints_load = load i8 %wp_superpoints_addr"   --->   Operation 64 'load' 'wp_superpoints_load' <Predicate = (icmp_ln378_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 4 <SV = 3> <Delay = 2.50>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [patchMaker.cpp:378]   --->   Operation 65 'specloopname' 'specloopname_ln378' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_49_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln380_2, i4 0" [patchMaker.cpp:380]   --->   Operation 66 'bitconcatenate' 'tmp_49_cast' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln381 = or i12 %tmp_49_cast, i12 15" [patchMaker.cpp:381]   --->   Operation 67 'or' 'or_ln381' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i12 %or_ln381" [patchMaker.cpp:381]   --->   Operation 68 'zext' 'zext_ln381' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_2 = getelementptr i32 %patches_superpoints, i64 0, i64 %zext_ln381" [patchMaker.cpp:381]   --->   Operation 69 'getelementptr' 'patches_superpoints_addr_2' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr"   --->   Operation 70 'load' 'packedCoordinates_V' <Predicate = (icmp_ln378_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_4 : Operation 71 [1/2] (1.19ns)   --->   "%wp_superpoints_load = load i8 %wp_superpoints_addr"   --->   Operation 71 'load' 'wp_superpoints_load' <Predicate = (icmp_ln378_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 72 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i32 %packedCoordinates_V, i32 %wp_superpoints_load"   --->   Operation 72 'icmp' 'icmp_ln874' <Predicate = (icmp_ln378_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln874, void %.critedge, void" [patchMaker.cpp:380]   --->   Operation 73 'br' 'br_ln380' <Predicate = (icmp_ln378_1)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (1.64ns)   --->   "%packedCoordinates_V_1 = load i12 %patches_superpoints_addr_2"   --->   Operation 74 'load' 'packedCoordinates_V_1' <Predicate = (icmp_ln378_1 & icmp_ln874)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_4 : Operation 75 [2/2] (1.19ns)   --->   "%wp_superpoints_load_5 = load i8 %wp_superpoints_addr_5"   --->   Operation 75 'load' 'wp_superpoints_load_5' <Predicate = (icmp_ln378_1 & icmp_ln874)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 5 <SV = 4> <Delay = 2.50>
ST_5 : Operation 76 [1/2] (1.64ns)   --->   "%packedCoordinates_V_1 = load i12 %patches_superpoints_addr_2"   --->   Operation 76 'load' 'packedCoordinates_V_1' <Predicate = (icmp_ln378_1 & icmp_ln874)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_5 : Operation 77 [1/2] (1.19ns)   --->   "%wp_superpoints_load_5 = load i8 %wp_superpoints_addr_5"   --->   Operation 77 'load' 'wp_superpoints_load_5' <Predicate = (icmp_ln378_1 & icmp_ln874)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 78 [1/1] (0.85ns)   --->   "%icmp_ln874_4 = icmp_eq  i32 %packedCoordinates_V_1, i32 %wp_superpoints_load_5"   --->   Operation 78 'icmp' 'icmp_ln874_4' <Predicate = (icmp_ln378_1 & icmp_ln874)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln874_4, void %.critedge, void" [patchMaker.cpp:380]   --->   Operation 79 'br' 'br_ln380' <Predicate = (icmp_ln378_1 & icmp_ln874)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 80 'br' 'br_ln0' <Predicate = (icmp_ln378_1 & icmp_ln874 & icmp_ln874_4)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.72>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %n_patches_read_1, i32 5, i32 7" [patchMaker.cpp:391]   --->   Operation 81 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.49ns)   --->   "%icmp_ln391 = icmp_eq  i3 %tmp_12, i3 0" [patchMaker.cpp:391]   --->   Operation 82 'icmp' 'icmp_ln391' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %icmp_ln391, void %.loopexit, void" [patchMaker.cpp:391]   --->   Operation 83 'br' 'br_ln391' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i8 %n_patches_read_1" [patchMaker.cpp:405]   --->   Operation 84 'zext' 'zext_ln405' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %n_patches_read_1, i2 0" [patchMaker.cpp:405]   --->   Operation 85 'bitconcatenate' 'tmp_13' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln405_1 = zext i10 %tmp_13" [patchMaker.cpp:405]   --->   Operation 86 'zext' 'zext_ln405_1' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.72ns)   --->   "%add_ln405 = add i11 %zext_ln405_1, i11 %zext_ln405" [patchMaker.cpp:405]   --->   Operation 87 'add' 'add_ln405' <Predicate = (icmp_ln391)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln394 = br void" [patchMaker.cpp:394]   --->   Operation 88 'br' 'br_ln394' <Predicate = (icmp_ln391)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 2.81>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i7 0, void, i7 %add_ln394_1, void %.split19" [patchMaker.cpp:394]   --->   Operation 89 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%a_3 = phi i3 0, void, i3 %select_ln394_1, void %.split19" [patchMaker.cpp:394]   --->   Operation 90 'phi' 'a_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%b_5 = phi i5 0, void, i5 %add_ln400, void %.split19" [patchMaker.cpp:400]   --->   Operation 91 'phi' 'b_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln394_1 = add i7 %indvar_flatten29, i7 1" [patchMaker.cpp:394]   --->   Operation 92 'add' 'add_ln394_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.59ns)   --->   "%icmp_ln394 = icmp_eq  i7 %indvar_flatten29, i7 80" [patchMaker.cpp:394]   --->   Operation 94 'icmp' 'icmp_ln394' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln394 = br i1 %icmp_ln394, void %.split19, void %.preheader.preheader.preheader" [patchMaker.cpp:394]   --->   Operation 95 'br' 'br_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.57ns)   --->   "%add_ln394 = add i3 %a_3, i3 1" [patchMaker.cpp:394]   --->   Operation 96 'add' 'add_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.63ns)   --->   "%icmp_ln400 = icmp_eq  i5 %b_5, i5 16" [patchMaker.cpp:400]   --->   Operation 97 'icmp' 'icmp_ln400' <Predicate = (!icmp_ln394)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.27ns)   --->   "%select_ln394 = select i1 %icmp_ln400, i5 0, i5 %b_5" [patchMaker.cpp:394]   --->   Operation 98 'select' 'select_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.27ns)   --->   "%select_ln394_1 = select i1 %icmp_ln400, i3 %add_ln394, i3 %a_3" [patchMaker.cpp:394]   --->   Operation 99 'select' 'select_ln394_1' <Predicate = (!icmp_ln394)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln394_1, i4 0" [patchMaker.cpp:405]   --->   Operation 100 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln405_2 = zext i7 %tmp_14" [patchMaker.cpp:405]   --->   Operation 101 'zext' 'zext_ln405_2' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln405_5 = zext i5 %select_ln394" [patchMaker.cpp:405]   --->   Operation 102 'zext' 'zext_ln405_5' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln405_2 = add i8 %zext_ln405_2, i8 %zext_ln405_5" [patchMaker.cpp:405]   --->   Operation 103 'add' 'add_ln405_2' <Predicate = (!icmp_ln394)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln405 = shl i8 %add_ln405_2, i8 1" [patchMaker.cpp:405]   --->   Operation 104 'shl' 'shl_ln405' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln405 = or i8 %shl_ln405, i8 1" [patchMaker.cpp:405]   --->   Operation 105 'or' 'or_ln405' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln405_6 = zext i8 %or_ln405" [patchMaker.cpp:405]   --->   Operation 106 'zext' 'zext_ln405_6' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_6 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln405_6" [patchMaker.cpp:405]   --->   Operation 107 'getelementptr' 'wp_superpoints_addr_6' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (1.19ns)   --->   "%wp_superpoints_load_6 = load i8 %wp_superpoints_addr_6" [patchMaker.cpp:405]   --->   Operation 108 'load' 'wp_superpoints_load_6' <Predicate = (!icmp_ln394)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_7 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln400 = add i5 %select_ln394, i5 1" [patchMaker.cpp:400]   --->   Operation 109 'add' 'add_ln400' <Predicate = (!icmp_ln394)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP1_add_patch_perPointSP1_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 111 'speclooptripcount' 'empty_44' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln405 = trunc i11 %add_ln405" [patchMaker.cpp:405]   --->   Operation 112 'trunc' 'trunc_ln405' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln405_3 = zext i3 %select_ln394_1" [patchMaker.cpp:405]   --->   Operation 113 'zext' 'zext_ln405_3' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln405_1 = add i8 %trunc_ln405, i8 %zext_ln405_3" [patchMaker.cpp:405]   --->   Operation 114 'add' 'add_ln405_1' <Predicate = (!icmp_ln394)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_56_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln405_1, i4 0" [patchMaker.cpp:405]   --->   Operation 115 'bitconcatenate' 'tmp_56_cast' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 116 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln405_4 = zext i5 %select_ln394" [patchMaker.cpp:405]   --->   Operation 117 'zext' 'zext_ln405_4' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.74ns)   --->   "%add_ln405_3 = add i12 %tmp_56_cast, i12 %zext_ln405_4" [patchMaker.cpp:405]   --->   Operation 118 'add' 'add_ln405_3' <Predicate = (!icmp_ln394)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln405_7 = zext i12 %add_ln405_3" [patchMaker.cpp:405]   --->   Operation 119 'zext' 'zext_ln405_7' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_3 = getelementptr i32 %patches_superpoints, i64 0, i64 %zext_ln405_7" [patchMaker.cpp:405]   --->   Operation 120 'getelementptr' 'patches_superpoints_addr_3' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln400 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [patchMaker.cpp:400]   --->   Operation 121 'specloopname' 'specloopname_ln400' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_8 : Operation 122 [1/2] (1.19ns)   --->   "%wp_superpoints_load_6 = load i8 %wp_superpoints_addr_6" [patchMaker.cpp:405]   --->   Operation 122 'load' 'wp_superpoints_load_6' <Predicate = (!icmp_ln394)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_8 : Operation 123 [1/1] (0.38ns)   --->   "%ref_tmp1 = call i32 @encodeCoordinates, i32 %wp_superpoints_load_6" [patchMaker.cpp:405]   --->   Operation 123 'call' 'ref_tmp1' <Predicate = (!icmp_ln394)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 124 [1/1] (1.64ns)   --->   "%store_ln405 = store i32 %ref_tmp1, i12 %patches_superpoints_addr_3" [patchMaker.cpp:405]   --->   Operation 124 'store' 'store_ln405' <Predicate = (!icmp_ln394)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 125 'br' 'br_ln0' <Predicate = (!icmp_ln394)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.38>
ST_9 : Operation 126 [1/1] (0.38ns)   --->   "%br_ln410 = br void %.preheader.preheader" [patchMaker.cpp:410]   --->   Operation 126 'br' 'br_ln410' <Predicate = true> <Delay = 0.38>

State 10 <SV = 8> <Delay = 3.77>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%indvar_flatten51 = phi i7 %add_ln410_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:410]   --->   Operation 127 'phi' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%a_4 = phi i3 %select_ln410_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:410]   --->   Operation 128 'phi' 'a_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i6 %select_ln416_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:416]   --->   Operation 129 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%b_6 = phi i3 %select_ln416_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:416]   --->   Operation 130 'phi' 'b_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%c_4 = phi i3 %add_ln422, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:422]   --->   Operation 131 'phi' 'c_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln410_1 = add i7 %indvar_flatten51, i7 1" [patchMaker.cpp:410]   --->   Operation 132 'add' 'add_ln410_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.59ns)   --->   "%icmp_ln410 = icmp_eq  i7 %indvar_flatten51, i7 120" [patchMaker.cpp:410]   --->   Operation 134 'icmp' 'icmp_ln410' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln410 = br i1 %icmp_ln410, void %.preheader, void" [patchMaker.cpp:410]   --->   Operation 135 'br' 'br_ln410' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.57ns)   --->   "%add_ln410 = add i3 %a_4, i3 1" [patchMaker.cpp:410]   --->   Operation 136 'add' 'add_ln410' <Predicate = (!icmp_ln410)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.61ns)   --->   "%icmp_ln416 = icmp_eq  i6 %indvar_flatten37, i6 24" [patchMaker.cpp:416]   --->   Operation 137 'icmp' 'icmp_ln416' <Predicate = (!icmp_ln410)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.27ns)   --->   "%select_ln410 = select i1 %icmp_ln416, i3 0, i3 %b_6" [patchMaker.cpp:410]   --->   Operation 138 'select' 'select_ln410' <Predicate = (!icmp_ln410)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.27ns)   --->   "%select_ln410_1 = select i1 %icmp_ln416, i3 %add_ln410, i3 %a_4" [patchMaker.cpp:410]   --->   Operation 139 'select' 'select_ln410_1' <Predicate = (!icmp_ln410)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln410_1, i2 0" [patchMaker.cpp:427]   --->   Operation 140 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln427_1 = zext i5 %tmp_15" [patchMaker.cpp:427]   --->   Operation 141 'zext' 'zext_ln427_1' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln410)   --->   "%xor_ln410 = xor i1 %icmp_ln416, i1 1" [patchMaker.cpp:410]   --->   Operation 142 'xor' 'xor_ln410' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.49ns)   --->   "%icmp_ln422 = icmp_eq  i3 %c_4, i3 6" [patchMaker.cpp:422]   --->   Operation 143 'icmp' 'icmp_ln422' <Predicate = (!icmp_ln410)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln410 = and i1 %icmp_ln422, i1 %xor_ln410" [patchMaker.cpp:410]   --->   Operation 144 'and' 'and_ln410' <Predicate = (!icmp_ln410)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.57ns)   --->   "%add_ln416 = add i3 %select_ln410, i3 1" [patchMaker.cpp:416]   --->   Operation 145 'add' 'add_ln416' <Predicate = (!icmp_ln410)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln416)   --->   "%or_ln416 = or i1 %and_ln410, i1 %icmp_ln416" [patchMaker.cpp:416]   --->   Operation 146 'or' 'or_ln416' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln416 = select i1 %or_ln416, i3 0, i3 %c_4" [patchMaker.cpp:416]   --->   Operation 147 'select' 'select_ln416' <Predicate = (!icmp_ln410)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.27ns)   --->   "%select_ln416_1 = select i1 %and_ln410, i3 %add_ln416, i3 %select_ln410" [patchMaker.cpp:416]   --->   Operation 148 'select' 'select_ln416_1' <Predicate = (!icmp_ln410)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln427_3 = zext i3 %select_ln416_1" [patchMaker.cpp:427]   --->   Operation 149 'zext' 'zext_ln427_3' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln427_1 = add i6 %zext_ln427_1, i6 %zext_ln427_3" [patchMaker.cpp:427]   --->   Operation 150 'add' 'add_ln427_1' <Predicate = (!icmp_ln410)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln427 = trunc i6 %add_ln427_1" [patchMaker.cpp:427]   --->   Operation 151 'trunc' 'trunc_ln427' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln427, i3 0" [patchMaker.cpp:427]   --->   Operation 152 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl9_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln427_1, i1 0" [patchMaker.cpp:427]   --->   Operation 153 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln427 = sub i7 %p_shl8_cast, i7 %p_shl9_cast" [patchMaker.cpp:427]   --->   Operation 154 'sub' 'sub_ln427' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln427_5 = zext i3 %select_ln416" [patchMaker.cpp:427]   --->   Operation 155 'zext' 'zext_ln427_5' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln427_3 = add i7 %sub_ln427, i7 %zext_ln427_5" [patchMaker.cpp:427]   --->   Operation 156 'add' 'add_ln427_3' <Predicate = (!icmp_ln410)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln427_6 = zext i7 %add_ln427_3" [patchMaker.cpp:427]   --->   Operation 157 'zext' 'zext_ln427_6' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%wp_parameters_addr_33 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln427_6" [patchMaker.cpp:427]   --->   Operation 158 'getelementptr' 'wp_parameters_addr_33' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_10 : Operation 159 [2/2] (0.60ns)   --->   "%wp_parameters_load_12 = load i7 %wp_parameters_addr_33" [patchMaker.cpp:427]   --->   Operation 159 'load' 'wp_parameters_load_12' <Predicate = (!icmp_ln410)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_10 : Operation 160 [1/1] (0.57ns)   --->   "%add_ln422 = add i3 %select_ln416, i3 1" [patchMaker.cpp:422]   --->   Operation 160 'add' 'add_ln422' <Predicate = (!icmp_ln410)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.70ns)   --->   "%add_ln416_1 = add i6 %indvar_flatten37, i6 1" [patchMaker.cpp:416]   --->   Operation 161 'add' 'add_ln416_1' <Predicate = (!icmp_ln410)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.29ns)   --->   "%select_ln416_2 = select i1 %icmp_ln416, i6 1, i6 %add_ln416_1" [patchMaker.cpp:416]   --->   Operation 162 'select' 'select_ln416_2' <Predicate = (!icmp_ln410)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.89>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1_str"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 164 'speclooptripcount' 'empty_45' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i3 %select_ln410_1" [patchMaker.cpp:427]   --->   Operation 165 'zext' 'zext_ln427' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.73ns)   --->   "%add_ln427 = add i11 %add_ln405, i11 %zext_ln427" [patchMaker.cpp:427]   --->   Operation 166 'add' 'add_ln427' <Predicate = (!icmp_ln410)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln427, i2 0" [patchMaker.cpp:416]   --->   Operation 167 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i13 %tmp_16" [patchMaker.cpp:416]   --->   Operation 168 'zext' 'zext_ln416' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 169 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln427_2 = zext i3 %select_ln416_1" [patchMaker.cpp:427]   --->   Operation 171 'zext' 'zext_ln427_2' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.75ns)   --->   "%add_ln427_2 = add i63 %zext_ln416, i63 %zext_ln427_2" [patchMaker.cpp:427]   --->   Operation 172 'add' 'add_ln427_2' <Predicate = (!icmp_ln410)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln427_1 = trunc i63 %add_ln427_2" [patchMaker.cpp:427]   --->   Operation 173 'trunc' 'trunc_ln427_1' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln427_1, i3 0" [patchMaker.cpp:427]   --->   Operation 174 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln427_2 = trunc i63 %add_ln427_2" [patchMaker.cpp:427]   --->   Operation 175 'trunc' 'trunc_ln427_2' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln427_2, i1 0" [patchMaker.cpp:427]   --->   Operation 176 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln427_1 = sub i12 %p_shl6_cast, i12 %p_shl7_cast" [patchMaker.cpp:427]   --->   Operation 177 'sub' 'sub_ln427_1' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 178 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln427_4 = zext i3 %select_ln416" [patchMaker.cpp:427]   --->   Operation 179 'zext' 'zext_ln427_4' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln427_4 = add i12 %sub_ln427_1, i12 %zext_ln427_4" [patchMaker.cpp:427]   --->   Operation 180 'add' 'add_ln427_4' <Predicate = (!icmp_ln410)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln427_7 = zext i12 %add_ln427_4" [patchMaker.cpp:427]   --->   Operation 181 'zext' 'zext_ln427_7' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%patches_parameters_addr_7 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln427_7" [patchMaker.cpp:427]   --->   Operation 182 'getelementptr' 'patches_parameters_addr_7' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln422 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [patchMaker.cpp:422]   --->   Operation 183 'specloopname' 'specloopname_ln422' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_11 : Operation 184 [1/2] (0.60ns)   --->   "%wp_parameters_load_12 = load i7 %wp_parameters_addr_33" [patchMaker.cpp:427]   --->   Operation 184 'load' 'wp_parameters_load_12' <Predicate = (!icmp_ln410)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_11 : Operation 185 [1/1] (1.64ns)   --->   "%store_ln427 = store i32 %wp_parameters_load_12, i12 %patches_parameters_addr_7" [patchMaker.cpp:427]   --->   Operation 185 'store' 'store_ln427' <Predicate = (!icmp_ln410)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 186 'br' 'br_ln0' <Predicate = (!icmp_ln410)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.70>
ST_12 : Operation 187 [1/1] (0.70ns)   --->   "%add_ln435 = add i6 %trunc_ln322, i6 1" [patchMaker.cpp:435]   --->   Operation 187 'add' 'add_ln435' <Predicate = (!icmp_ln325 & icmp_ln378 & icmp_ln378_1 & icmp_ln391)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln435 = zext i6 %add_ln435" [patchMaker.cpp:435]   --->   Operation 188 'zext' 'zext_ln435' <Predicate = (!icmp_ln325 & icmp_ln378 & icmp_ln378_1 & icmp_ln391)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %zext_ln435" [patchMaker.cpp:435]   --->   Operation 189 'write' 'write_ln435' <Predicate = (!icmp_ln325 & icmp_ln378 & icmp_ln378_1 & icmp_ln391)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln436 = br void %.loopexit" [patchMaker.cpp:436]   --->   Operation 190 'br' 'br_ln436' <Predicate = (!icmp_ln325 & icmp_ln378 & icmp_ln378_1 & icmp_ln391)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln439 = ret" [patchMaker.cpp:439]   --->   Operation 191 'ret' 'ret_ln439' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 192 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 1> <Delay = 2.81>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln329_1, void %.preheader2, i7 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:329]   --->   Operation 193 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%a = phi i3 %select_ln329_1, void %.preheader2, i3 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:329]   --->   Operation 194 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%b = phi i5 %add_ln335, void %.preheader2, i5 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:335]   --->   Operation 195 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.70ns)   --->   "%add_ln329_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:329]   --->   Operation 196 'add' 'add_ln329_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.59ns)   --->   "%icmp_ln329 = icmp_eq  i7 %indvar_flatten, i7 80" [patchMaker.cpp:329]   --->   Operation 198 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %.preheader2, void %.preheader1.preheader.preheader" [patchMaker.cpp:329]   --->   Operation 199 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.57ns)   --->   "%add_ln329 = add i3 %a, i3 1" [patchMaker.cpp:329]   --->   Operation 200 'add' 'add_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.63ns)   --->   "%icmp_ln335 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:335]   --->   Operation 201 'icmp' 'icmp_ln335' <Predicate = (!icmp_ln329)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.27ns)   --->   "%select_ln329 = select i1 %icmp_ln335, i5 0, i5 %b" [patchMaker.cpp:329]   --->   Operation 202 'select' 'select_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.27ns)   --->   "%select_ln329_1 = select i1 %icmp_ln335, i3 %add_ln329, i3 %a" [patchMaker.cpp:329]   --->   Operation 203 'select' 'select_ln329_1' <Predicate = (!icmp_ln329)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln329_1, i4 0" [patchMaker.cpp:340]   --->   Operation 204 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i7 %tmp_4" [patchMaker.cpp:340]   --->   Operation 205 'zext' 'tmp_42_cast' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i5 %select_ln329" [patchMaker.cpp:340]   --->   Operation 206 'zext' 'zext_ln340' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.70ns)   --->   "%add_ln340 = add i8 %tmp_42_cast, i8 %zext_ln340" [patchMaker.cpp:340]   --->   Operation 207 'add' 'add_ln340' <Predicate = (!icmp_ln329)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln340 = shl i8 %add_ln340, i8 1" [patchMaker.cpp:340]   --->   Operation 208 'shl' 'shl_ln340' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln340 = or i8 %shl_ln340, i8 1" [patchMaker.cpp:340]   --->   Operation 209 'or' 'or_ln340' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln340_2 = zext i8 %or_ln340" [patchMaker.cpp:340]   --->   Operation 210 'zext' 'zext_ln340_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_4 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln340_2" [patchMaker.cpp:340]   --->   Operation 211 'getelementptr' 'wp_superpoints_addr_4' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_14 : Operation 212 [2/2] (1.19ns)   --->   "%wp_superpoints_load_4 = load i8 %wp_superpoints_addr_4" [patchMaker.cpp:340]   --->   Operation 212 'load' 'wp_superpoints_load_4' <Predicate = (!icmp_ln329)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_14 : Operation 213 [1/1] (0.70ns)   --->   "%add_ln335 = add i5 %select_ln329, i5 1" [patchMaker.cpp:335]   --->   Operation 213 'add' 'add_ln335' <Predicate = (!icmp_ln329)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 2> <Delay = 3.22>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP0_add_patch_perPointSP0_str"   --->   Operation 214 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 215 'speclooptripcount' 'empty' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 216 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln340_1 = zext i8 %add_ln340" [patchMaker.cpp:340]   --->   Operation 217 'zext' 'zext_ln340_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_1 = getelementptr i32 %patches_superpoints, i64 0, i64 %zext_ln340_1" [patchMaker.cpp:340]   --->   Operation 218 'getelementptr' 'patches_superpoints_addr_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln335 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [patchMaker.cpp:335]   --->   Operation 219 'specloopname' 'specloopname_ln335' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_15 : Operation 220 [1/2] (1.19ns)   --->   "%wp_superpoints_load_4 = load i8 %wp_superpoints_addr_4" [patchMaker.cpp:340]   --->   Operation 220 'load' 'wp_superpoints_load_4' <Predicate = (!icmp_ln329)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_15 : Operation 221 [1/1] (0.38ns)   --->   "%ref_tmp = call i32 @encodeCoordinates, i32 %wp_superpoints_load_4" [patchMaker.cpp:340]   --->   Operation 221 'call' 'ref_tmp' <Predicate = (!icmp_ln329)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 222 [1/1] (1.64ns)   --->   "%store_ln340 = store i32 %ref_tmp, i12 %patches_superpoints_addr_1" [patchMaker.cpp:340]   --->   Operation 222 'store' 'store_ln340' <Predicate = (!icmp_ln329)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 223 'br' 'br_ln0' <Predicate = (!icmp_ln329)> <Delay = 0.00>

State 16 <SV = 2> <Delay = 0.38>
ST_16 : Operation 224 [1/1] (0.38ns)   --->   "%br_ln345 = br void %.preheader1.preheader" [patchMaker.cpp:345]   --->   Operation 224 'br' 'br_ln345' <Predicate = true> <Delay = 0.38>

State 17 <SV = 3> <Delay = 3.85>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %add_ln345_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:345]   --->   Operation 225 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%a_2 = phi i3 %select_ln345_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:345]   --->   Operation 226 'phi' 'a_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i6 %select_ln351_2, void %.preheader1, i6 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:351]   --->   Operation 227 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%b_4 = phi i3 %select_ln351_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:351]   --->   Operation 228 'phi' 'b_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%c = phi i3 %add_ln357, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:357]   --->   Operation 229 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.70ns)   --->   "%add_ln345_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:345]   --->   Operation 230 'add' 'add_ln345_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 231 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.59ns)   --->   "%icmp_ln345 = icmp_eq  i7 %indvar_flatten21, i7 120" [patchMaker.cpp:345]   --->   Operation 232 'icmp' 'icmp_ln345' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln345 = br i1 %icmp_ln345, void %.preheader1, void" [patchMaker.cpp:345]   --->   Operation 233 'br' 'br_ln345' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.57ns)   --->   "%add_ln345 = add i3 %a_2, i3 1" [patchMaker.cpp:345]   --->   Operation 234 'add' 'add_ln345' <Predicate = (!icmp_ln345)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 235 [1/1] (0.61ns)   --->   "%icmp_ln351 = icmp_eq  i6 %indvar_flatten7, i6 24" [patchMaker.cpp:351]   --->   Operation 235 'icmp' 'icmp_ln351' <Predicate = (!icmp_ln345)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.27ns)   --->   "%select_ln345 = select i1 %icmp_ln351, i3 0, i3 %b_4" [patchMaker.cpp:345]   --->   Operation 236 'select' 'select_ln345' <Predicate = (!icmp_ln345)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.27ns)   --->   "%select_ln345_1 = select i1 %icmp_ln351, i3 %add_ln345, i3 %a_2" [patchMaker.cpp:345]   --->   Operation 237 'select' 'select_ln345_1' <Predicate = (!icmp_ln345)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln345_1, i2 0" [patchMaker.cpp:362]   --->   Operation 238 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i5 %tmp_9" [patchMaker.cpp:351]   --->   Operation 239 'zext' 'zext_ln351' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln345)   --->   "%xor_ln345 = xor i1 %icmp_ln351, i1 1" [patchMaker.cpp:345]   --->   Operation 240 'xor' 'xor_ln345' <Predicate = (!icmp_ln345)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.49ns)   --->   "%icmp_ln357 = icmp_eq  i3 %c, i3 6" [patchMaker.cpp:357]   --->   Operation 241 'icmp' 'icmp_ln357' <Predicate = (!icmp_ln345)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln345 = and i1 %icmp_ln357, i1 %xor_ln345" [patchMaker.cpp:345]   --->   Operation 242 'and' 'and_ln345' <Predicate = (!icmp_ln345)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.57ns)   --->   "%add_ln351 = add i3 %select_ln345, i3 1" [patchMaker.cpp:351]   --->   Operation 243 'add' 'add_ln351' <Predicate = (!icmp_ln345)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln351)   --->   "%or_ln351 = or i1 %and_ln345, i1 %icmp_ln351" [patchMaker.cpp:351]   --->   Operation 244 'or' 'or_ln351' <Predicate = (!icmp_ln345)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 245 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln351 = select i1 %or_ln351, i3 0, i3 %c" [patchMaker.cpp:351]   --->   Operation 245 'select' 'select_ln351' <Predicate = (!icmp_ln345)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 246 [1/1] (0.27ns)   --->   "%select_ln351_1 = select i1 %and_ln345, i3 %add_ln351, i3 %select_ln345" [patchMaker.cpp:351]   --->   Operation 246 'select' 'select_ln351_1' <Predicate = (!icmp_ln345)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i3 %select_ln351_1" [patchMaker.cpp:362]   --->   Operation 247 'zext' 'zext_ln362' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.70ns)   --->   "%add_ln362 = add i6 %zext_ln351, i6 %zext_ln362" [patchMaker.cpp:362]   --->   Operation 248 'add' 'add_ln362' <Predicate = (!icmp_ln345)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln362, i3 0" [patchMaker.cpp:362]   --->   Operation 249 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln362_1 = zext i9 %tmp_10" [patchMaker.cpp:362]   --->   Operation 250 'zext' 'zext_ln362_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln362, i1 0" [patchMaker.cpp:362]   --->   Operation 251 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln362_2 = zext i7 %tmp_11" [patchMaker.cpp:362]   --->   Operation 252 'zext' 'zext_ln362_2' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln362 = sub i12 %zext_ln362_1, i12 %zext_ln362_2" [patchMaker.cpp:362]   --->   Operation 253 'sub' 'sub_ln362' <Predicate = (!icmp_ln345)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln362_3 = zext i3 %select_ln351" [patchMaker.cpp:362]   --->   Operation 254 'zext' 'zext_ln362_3' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln362_1 = add i12 %sub_ln362, i12 %zext_ln362_3" [patchMaker.cpp:362]   --->   Operation 255 'add' 'add_ln362_1' <Predicate = (!icmp_ln345)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln362_4 = zext i12 %add_ln362_1" [patchMaker.cpp:362]   --->   Operation 256 'zext' 'zext_ln362_4' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln362_4" [patchMaker.cpp:362]   --->   Operation 257 'getelementptr' 'wp_parameters_addr' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_17 : Operation 258 [2/2] (0.60ns)   --->   "%wp_parameters_load = load i7 %wp_parameters_addr" [patchMaker.cpp:362]   --->   Operation 258 'load' 'wp_parameters_load' <Predicate = (!icmp_ln345)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_17 : Operation 259 [1/1] (0.57ns)   --->   "%add_ln357 = add i3 %select_ln351, i3 1" [patchMaker.cpp:357]   --->   Operation 259 'add' 'add_ln357' <Predicate = (!icmp_ln345)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (0.70ns)   --->   "%add_ln351_1 = add i6 %indvar_flatten7, i6 1" [patchMaker.cpp:351]   --->   Operation 260 'add' 'add_ln351_1' <Predicate = (!icmp_ln345)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 261 [1/1] (0.29ns)   --->   "%select_ln351_2 = select i1 %icmp_ln351, i6 1, i6 %add_ln351_1" [patchMaker.cpp:351]   --->   Operation 261 'select' 'select_ln351_2' <Predicate = (!icmp_ln345)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 4> <Delay = 2.24>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str"   --->   Operation 262 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 263 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 264 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str"   --->   Operation 265 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 266 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%patches_parameters_addr_6 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln362_4" [patchMaker.cpp:362]   --->   Operation 267 'getelementptr' 'patches_parameters_addr_6' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln357 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [patchMaker.cpp:357]   --->   Operation 268 'specloopname' 'specloopname_ln357' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_18 : Operation 269 [1/2] (0.60ns)   --->   "%wp_parameters_load = load i7 %wp_parameters_addr" [patchMaker.cpp:362]   --->   Operation 269 'load' 'wp_parameters_load' <Predicate = (!icmp_ln345)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_18 : Operation 270 [1/1] (1.64ns)   --->   "%store_ln362 = store i32 %wp_parameters_load, i12 %patches_parameters_addr_6" [patchMaker.cpp:362]   --->   Operation 270 'store' 'store_ln362' <Predicate = (!icmp_ln345)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 271 'br' 'br_ln0' <Predicate = (!icmp_ln345)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%write_ln371 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 1" [patchMaker.cpp:371]   --->   Operation 272 'write' 'write_ln371' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln372 = br void %.loopexit" [patchMaker.cpp:372]   --->   Operation 273 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.11ns
The critical path consists of the following:
	wire read on port 'n_patches_read' (patchMaker.cpp:322) [7]  (0 ns)
	'add' operation ('sub', patchMaker.cpp:325) [13]  (0.707 ns)
	'sub' operation ('empty_42', patchMaker.cpp:325) [22]  (0 ns)
	'add' operation ('empty_43', patchMaker.cpp:325) [23]  (0.756 ns)
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:325) [25]  (0 ns)
	'load' operation ('patches_parameters_load', patchMaker.cpp:325) on array 'patches_parameters' [26]  (1.65 ns)

 <State 2>: 2.5ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load', patchMaker.cpp:325) on array 'patches_parameters' [26]  (1.65 ns)
	'icmp' operation ('icmp_ln378', patchMaker.cpp:378) [27]  (0.859 ns)

 <State 3>: 2.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', patchMaker.cpp:378) [32]  (0 ns)
	'add' operation ('add_ln380_1', patchMaker.cpp:380) [49]  (0.705 ns)
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:380) [53]  (0 ns)
	'load' operation ('packedCoordinates.V') on array 'patches_superpoints' [57]  (1.65 ns)

 <State 4>: 2.5ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V') on array 'patches_superpoints' [57]  (1.65 ns)
	'icmp' operation ('icmp_ln874') [59]  (0.859 ns)

 <State 5>: 2.5ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V') on array 'patches_superpoints' [62]  (1.65 ns)
	'icmp' operation ('icmp_ln874_4') [64]  (0.859 ns)

 <State 6>: 0.725ns
The critical path consists of the following:
	'add' operation ('add_ln405', patchMaker.cpp:405) [76]  (0.725 ns)

 <State 7>: 2.82ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:400) with incoming values : ('add_ln400', patchMaker.cpp:400) [81]  (0 ns)
	'icmp' operation ('icmp_ln400', patchMaker.cpp:400) [90]  (0.637 ns)
	'select' operation ('select_ln394_1', patchMaker.cpp:394) [92]  (0.278 ns)
	'add' operation ('add_ln405_2', patchMaker.cpp:405) [102]  (0.706 ns)
	'shl' operation ('shl_ln405', patchMaker.cpp:405) [103]  (0 ns)
	'or' operation ('or_ln405', patchMaker.cpp:405) [104]  (0 ns)
	'getelementptr' operation ('wp_superpoints_addr_6', patchMaker.cpp:405) [106]  (0 ns)
	'load' operation ('wp_superpoints_load_6', patchMaker.cpp:405) on array 'wp_superpoints' [111]  (1.2 ns)

 <State 8>: 3.23ns
The critical path consists of the following:
	'load' operation ('wp_superpoints_load_6', patchMaker.cpp:405) on array 'wp_superpoints' [111]  (1.2 ns)
	'call' operation ('ref_tmp1', patchMaker.cpp:405) to 'encodeCoordinates' [112]  (0.387 ns)
	'store' operation ('store_ln405', patchMaker.cpp:405) of variable 'ref_tmp1', patchMaker.cpp:405 on array 'patches_superpoints' [113]  (1.65 ns)

 <State 9>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten51', patchMaker.cpp:410) with incoming values : ('add_ln410_1', patchMaker.cpp:410) [119]  (0.387 ns)

 <State 10>: 3.78ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten37', patchMaker.cpp:416) with incoming values : ('select_ln416_2', patchMaker.cpp:416) [121]  (0 ns)
	'icmp' operation ('icmp_ln416', patchMaker.cpp:416) [132]  (0.619 ns)
	'select' operation ('select_ln410', patchMaker.cpp:410) [133]  (0.278 ns)
	'add' operation ('add_ln416', patchMaker.cpp:416) [145]  (0.572 ns)
	'select' operation ('select_ln416_1', patchMaker.cpp:416) [149]  (0.278 ns)
	'add' operation ('add_ln427_1', patchMaker.cpp:427) [152]  (0.707 ns)
	'sub' operation ('sub_ln427', patchMaker.cpp:427) [156]  (0 ns)
	'add' operation ('add_ln427_3', patchMaker.cpp:427) [166]  (0.723 ns)
	'getelementptr' operation ('wp_parameters_addr_33', patchMaker.cpp:427) [168]  (0 ns)
	'load' operation ('wp_parameters_load_12', patchMaker.cpp:427) on array 'wp_parameters' [173]  (0.6 ns)

 <State 11>: 3.89ns
The critical path consists of the following:
	'add' operation ('add_ln427', patchMaker.cpp:427) [138]  (0.735 ns)
	'add' operation ('add_ln427_2', patchMaker.cpp:427) [157]  (0.755 ns)
	'sub' operation ('sub_ln427_1', patchMaker.cpp:427) [162]  (0 ns)
	'add' operation ('add_ln427_4', patchMaker.cpp:427) [169]  (0.756 ns)
	'getelementptr' operation ('patches_parameters_addr_7', patchMaker.cpp:427) [171]  (0 ns)
	'store' operation ('store_ln427', patchMaker.cpp:427) of variable 'wp_parameters_load_12', patchMaker.cpp:427 on array 'patches_parameters' [174]  (1.65 ns)

 <State 12>: 0.706ns
The critical path consists of the following:
	'add' operation ('add_ln435', patchMaker.cpp:435) [180]  (0.706 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 2.82ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:335) with incoming values : ('add_ln335', patchMaker.cpp:335) [191]  (0 ns)
	'icmp' operation ('icmp_ln335', patchMaker.cpp:335) [200]  (0.637 ns)
	'select' operation ('select_ln329', patchMaker.cpp:329) [201]  (0.278 ns)
	'add' operation ('add_ln340', patchMaker.cpp:340) [207]  (0.706 ns)
	'shl' operation ('shl_ln340', patchMaker.cpp:340) [209]  (0 ns)
	'or' operation ('or_ln340', patchMaker.cpp:340) [210]  (0 ns)
	'getelementptr' operation ('wp_superpoints_addr_4', patchMaker.cpp:340) [212]  (0 ns)
	'load' operation ('wp_superpoints_load_4', patchMaker.cpp:340) on array 'wp_superpoints' [215]  (1.2 ns)

 <State 15>: 3.23ns
The critical path consists of the following:
	'load' operation ('wp_superpoints_load_4', patchMaker.cpp:340) on array 'wp_superpoints' [215]  (1.2 ns)
	'call' operation ('ref_tmp', patchMaker.cpp:340) to 'encodeCoordinates' [216]  (0.387 ns)
	'store' operation ('store_ln340', patchMaker.cpp:340) of variable 'ref_tmp', patchMaker.cpp:340 on array 'patches_superpoints' [217]  (1.65 ns)

 <State 16>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', patchMaker.cpp:345) with incoming values : ('add_ln345_1', patchMaker.cpp:345) [223]  (0.387 ns)

 <State 17>: 3.85ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', patchMaker.cpp:351) with incoming values : ('select_ln351_2', patchMaker.cpp:351) [225]  (0 ns)
	'icmp' operation ('icmp_ln351', patchMaker.cpp:351) [236]  (0.619 ns)
	'select' operation ('select_ln345', patchMaker.cpp:345) [237]  (0.278 ns)
	'add' operation ('add_ln351', patchMaker.cpp:351) [245]  (0.572 ns)
	'select' operation ('select_ln351_1', patchMaker.cpp:351) [249]  (0.278 ns)
	'add' operation ('add_ln362', patchMaker.cpp:362) [251]  (0.707 ns)
	'sub' operation ('sub_ln362', patchMaker.cpp:362) [256]  (0 ns)
	'add' operation ('add_ln362_1', patchMaker.cpp:362) [259]  (0.797 ns)
	'getelementptr' operation ('wp_parameters_addr', patchMaker.cpp:362) [261]  (0 ns)
	'load' operation ('wp_parameters_load', patchMaker.cpp:362) on array 'wp_parameters' [264]  (0.6 ns)

 <State 18>: 2.25ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load', patchMaker.cpp:362) on array 'wp_parameters' [264]  (0.6 ns)
	'store' operation ('store_ln362', patchMaker.cpp:362) of variable 'wp_parameters_load', patchMaker.cpp:362 on array 'patches_parameters' [265]  (1.65 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
