
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Tue May 31 16:48:36 2022
Host:		cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD> set init_layout_view {}
<CMD> set init_verilog {../INPUT_DATA/msk_modulator_netlist_fe2.v ../INPUT_DATA/msk_modulator_io.v}
<CMD> set init_mmmc_file ../SCRIPTS/view_definition.tcl
<CMD> set init_lef_file {/softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef}
<CMD> set init_top_cell msk_modulator_io
<CMD> set init_gnd_net {gnd! gnd3r! gnd3o!}
<CMD> set init_pwr_net {vdd! vdd3r1! vdd3r2! vdd3o!}
<CMD> set cts_cell_list {CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15}
<CMD> init_design
#% Begin Load MMMC data ... (date=05/31 16:53:14, mem=451.8M)
#% End Load MMMC data ... (date=05/31 16:53:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=451.9M, current mem=451.9M)
rc_typ rc_best rc_worst

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef ...
**WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
causes a mismatch between process antenna violations found in Innovus
(during routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in LEF
5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
avoid a mismatch in violations.
**WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
mismatch between process antenna violations found in Innovus (during
routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in
LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
avoid a mismatch in violations.

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef ...
Set DBUPerIGU to M2 pitch 1400.

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef ...
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Tue May 31 16:53:14 2022
viaInitial ends at Tue May 31 16:53:14 2022
Loading view definition file from ../SCRIPTS/view_definition.tcl
Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 248 cells in library 'c35_CORELIB_WC' 
Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
Read 181 cells in library 'c35_IOLIB_WC' 
Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
Read 248 cells in library 'c35_CORELIB_BC' 
Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
Read 181 cells in library 'c35_IOLIB_BC' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=28.0M, fe_cpu=0.51min, fe_real=4.65min, fe_mem=541.5M) ***
#% Begin Load netlist data ... (date=05/31 16:53:15, mem=540.8M)
*** Begin netlist parsing (mem=541.5M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'A' of cell 'VDD3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 429 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
**WARN: (IMPVL-324):	Module MSK_MODULATOR in ../INPUT_DATA/msk_modulator_netlist_fe2.v will overwrite the previous definition in another file.
Reading verilog netlist '../INPUT_DATA/msk_modulator_netlist_fe2.v'
Reading verilog netlist '../INPUT_DATA/msk_modulator_io.v'

*** Memory Usage v#1 (Current mem = 541.496M, initial mem = 192.402M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=541.5M) ***
#% End Load netlist data ... (date=05/31 16:53:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=540.8M, current mem=482.2M)
Set top cell to msk_modulator_io.
Hooked 858 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell msk_modulator_io ...
*** Netlist is unique.
** info: there are 888 modules.
** info: there are 495 stdCell insts.
** info: there are 13 Pad insts.

*** Memory Usage v#1 (Current mem = 579.168M, initial mem = 192.402M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 1.2000. Core to Bottom to: 0.2000.
**WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
*Info: initialize multi-corner CTS.
Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
Current (total cpu=0:00:31.2, real=0:04:39, peak res=619.6M, current mem=619.6M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=629.3M, current mem=629.3M)
Current (total cpu=0:00:31.3, real=0:04:40, peak res=629.3M, current mem=629.3M)
Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
Current (total cpu=0:00:31.3, real=0:04:40, peak res=629.3M, current mem=629.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=636.9M, current mem=636.9M)
Current (total cpu=0:00:31.3, real=0:04:40, peak res=636.9M, current mem=636.9M)
Reading timing constraints file '../INPUT_DATA/constraints_def_worst.sdc' ...
Current (total cpu=0:00:31.3, real=0:04:40, peak res=636.9M, current mem=636.9M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=637.4M, current mem=637.4M)
Current (total cpu=0:00:31.3, real=0:04:40, peak res=637.4M, current mem=637.4M)
Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
Current (total cpu=0:00:31.3, real=0:04:40, peak res=637.4M, current mem=637.4M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=637.7M, current mem=637.7M)
Current (total cpu=0:00:31.3, real=0:04:40, peak res=637.7M, current mem=637.7M)
Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
Current (total cpu=0:00:31.4, real=0:04:40, peak res=637.7M, current mem=637.7M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=638.2M, current mem=638.2M)
Current (total cpu=0:00:31.4, real=0:04:40, peak res=638.2M, current mem=638.2M)
Reading timing constraints file '../INPUT_DATA/constraints_def_best.sdc' ...
Current (total cpu=0:00:31.4, real=0:04:40, peak res=638.2M, current mem=638.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=638.5M, current mem=638.5M)
Current (total cpu=0:00:31.4, real=0:04:40, peak res=638.5M, current mem=638.5M)
Total number of combinational cells: 145
Total number of sequential cells: 89
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
Total number of usable buffers: 12
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
Total number of usable inverters: 20
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable ...
Cap table was created using Encounter 10.11-s096_1.
Process name: c35b4_thick-worst.
Allocated an empty WireEdgeEnlargement table in rc_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_worst [2].
Allocated an empty WireEdgeEnlargement table in rc_worst [3].
Allocated an empty WireEdgeEnlargement table in rc_worst [4].
Allocated an empty WireEdgeEnlargement table in rc_worst [4].
Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable ...
Cap table was created using Encounter 10.11-s096_1.
Process name: c35b4_thick-best.
Allocated an empty WireEdgeEnlargement table in rc_best [1].
Allocated an empty WireEdgeEnlargement table in rc_best [1].
Allocated an empty WireEdgeEnlargement table in rc_best [2].
Allocated an empty WireEdgeEnlargement table in rc_best [3].
Allocated an empty WireEdgeEnlargement table in rc_best [4].
Allocated an empty WireEdgeEnlargement table in rc_best [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: setup_func_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile'
 
 Analysis View: hold_func_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : -25 Celsius
    RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile'

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
*** Message Summary: 2169 warning(s), 20 error(s)

<CMD> loadIoFile ../CONSTRAINTS/msk_modulator_pads.io
Reading IO assignment file "../CONSTRAINTS/msk_modulator_pads.io" ...
**WARN: (IMPFP-710):	File version 0 is too old.
IO file version '0' is too old, will try to place io cell any way.
<CMD> floorPlan -site standard -r 1 0.7 80 80 80 80
Adjusting Core to Left to: 82.4000. Core to Bottom to: 80.8000.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {gnd! vdd!} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 20 bottom 20 left 20 right 20} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 0.7 bottom 0.7 left 0.7 right 0.7} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=05/31 16:58:13, mem=742.1M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |        4       |       NA       |
|  VIA1  |        8       |        0       |
|  MET2  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/31 16:58:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.0M, current mem=744.0M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {gnd! vdd!} -layer MET2 -direction vertical -width 5 -spacing 0.5 -number_of_sets 1 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit MET4 -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit MET4 -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
#% Begin addStripe (date=05/31 16:58:13, mem=744.0M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |        4       |        0       |
|  MET2  |        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/31 16:58:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.7M, current mem=744.7M)
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR1 -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND1 -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND2 -module {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) MET4(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) MET4(4) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) MET4(4) }
#% Begin sroute (date=05/31 16:58:13, mem=744.9M)
*** Begin SPECIAL ROUTE on Tue May 31 16:58:13 2022 ***
SPECIAL ROUTE ran on directory: /tp/xph2app/xph2app102/projet_Numerique/git/zigbee_project/implem/pnr/INNOVUS_CODER_test_DRC/WORK
SPECIAL ROUTE ran on machine: cimeld105 (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1628.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 4 routing layers, 1 overlap layer
Read in 518 macros, 36 used
Read in 41 components
  21 core components: 21 unplaced, 0 placed, 0 fixed
  16 pad components: 0 unplaced, 0 placed, 16 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 13 logical pins
Read in 13 nets
Read in 7 special nets, 2 routed
Read in 45 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd!. Use 'CLASS CORE' pad pins of net gnd! to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 3
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 44
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 1
  Number of Followpin connections: 22
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1641.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 70 wires.
ViaGen created 47 vias, deleted 1 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |       66       |       NA       |
|  VIA1  |       47       |        1       |
|  MET2  |        3       |       NA       |
|  MET4  |        1       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=05/31 16:58:13, total cpu=0:00:00.3, real=0:00:00.0, peak res=759.3M, current mem=759.3M)
<CMD> setDesignMode -process 250
Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 250nm process node.
<CMD> addEndCap -preCap ENDCAPL -postCap ENDCAPR -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
Estimated cell power/ground rail width = 1.625 um
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
Inserted 21 pre-endcap <ENDCAPL> cells (prefix ENDCAP).
Inserted 21 post-endcap <ENDCAPR> cells (prefix ENDCAP).
For 42 new insts, *** Applied 5 GNC rules (cpu = 0:00:00.0)
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=927.836 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 12 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.2974 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: msk_modulator_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1148.27)
Total number of fetched objects 636
End delay calculation. (MEM=1188.44 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1091.07 CPU=0:00:00.3 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 42 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#10 (mem=1076.9M)" ...
No user setting net weight.
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=525 (42 fixed + 483 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=20 #net=567 #term=1689 #term/net=2.98, #fixedIo=20, #floatIo=0, #fixedPin=13, #floatPin=0
stdCell: 525 single + 0 double + 0 multi
Total standard cell length = 4.2644 (mm), area = 0.0554 (mm^2)
Average module density = 0.705.
Density for the design = 0.705.
       = stdcell_area 2962 sites (53908 um^2) / alloc_area 4200 sites (76440 um^2).
Pin Density = 0.3943.
            = total # of pins 1689 / total area 4284.
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 7.545e+03 (4.38e+03 3.17e+03)
              Est.  stn bbox = 8.640e+03 (4.95e+03 3.69e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1006.6M
Iteration  2: Total net bbox = 7.545e+03 (4.38e+03 3.17e+03)
              Est.  stn bbox = 8.640e+03 (4.95e+03 3.69e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1006.6M
Iteration  3: Total net bbox = 7.123e+03 (3.87e+03 3.25e+03)
              Est.  stn bbox = 8.357e+03 (4.48e+03 3.87e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1022.6M
Iteration  4: Total net bbox = 1.390e+04 (7.86e+03 6.04e+03)
              Est.  stn bbox = 1.620e+04 (9.09e+03 7.10e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1022.6M
Iteration  5: Total net bbox = 1.840e+04 (9.68e+03 8.72e+03)
              Est.  stn bbox = 2.129e+04 (1.11e+04 1.01e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1022.6M
Iteration  6: Total net bbox = 2.012e+04 (1.09e+04 9.22e+03)
              Est.  stn bbox = 2.322e+04 (1.25e+04 1.07e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1022.6M
Iteration  7: Total net bbox = 2.216e+04 (1.20e+04 1.02e+04)
              Est.  stn bbox = 2.532e+04 (1.36e+04 1.17e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1022.6M
Iteration  8: Total net bbox = 2.314e+04 (1.26e+04 1.05e+04)
              Est.  stn bbox = 2.633e+04 (1.43e+04 1.21e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1022.6M
Iteration  9: Total net bbox = 2.360e+04 (1.28e+04 1.08e+04)
              Est.  stn bbox = 2.677e+04 (1.44e+04 1.24e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.6M
Iteration 10: Total net bbox = 2.360e+04 (1.28e+04 1.08e+04)
              Est.  stn bbox = 2.677e+04 (1.44e+04 1.24e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.6M
*** cost = 2.360e+04 (1.28e+04 1.08e+04) (cpu for global=0:00:00.9) real=0:00:02.0***
Solver runtime cpu: 0:00:00.9 real: 0:00:00.8
Core Placement runtime cpu: 0:00:00.9 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:56.0 mem=1022.6M) ***
Total net bbox length = 2.362e+04 (1.281e+04 1.081e+04) (ext = 2.761e+03)
Density distribution unevenness ratio = 1.839%
Move report: Detail placement moves 483 insts, mean move: 5.55 um, max move: 41.90 um
	Max move on inst (t_op/U386): (532.77, 601.27) --> (492.80, 603.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1027.7MB
Summary Report:
Instances move: 483 (out of 483 movable)
Instances flipped: 0
Mean displacement: 5.55 um
Max displacement: 41.90 um (Instance: t_op/U386) (532.77, 601.27) -> (492.8, 603.2)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NOR21
Total net bbox length = 2.284e+04 (1.182e+04 1.102e+04) (ext = 2.772e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1027.7MB
*** Finished refinePlace (0:00:56.1 mem=1027.7M) ***
*** End of Placement (cpu=0:00:01.0, real=0:00:02.0, mem=1027.7M) ***
default core: bins with density >  0.75 = 11.1 % ( 1 / 9 )
Density distribution unevenness ratio = 2.011%
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=68 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=567  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 554 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 554 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.610400e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1656
[NR-eGR] Layer2(MET2)(V) length: 1.372090e+04um, number of vias: 2191
[NR-eGR] Layer3(MET3)(H) length: 1.385300e+04um, number of vias: 20
[NR-eGR] Layer4(MET4)(V) length: 1.885000e+02um, number of vias: 0
[NR-eGR] Total length: 2.776240e+04um, number of vias: 3867
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.160400e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1022.6M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> report_timing
#################################################################################
# Design Stage: PreRoute
# Design Name: msk_modulator_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'msk_modulator_io' of instances=545 and nets=575 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design msk_modulator_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1020.609M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1055.1)
Total number of fetched objects 636
End delay calculation. (MEM=1080.26 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1080.26 CPU=0:00:00.2 REAL=0:00:00.0)
Path 1: VIOLATED Setup Check with Pin t_op/j_reg[19]/C 
Endpoint:   t_op/j_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: t_op/j_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setup_func_max
Other End Arrival Time          0.000
- Setup                         0.274
+ Phase Shift                  20.000
- Uncertainty                  10.000
= Required Time                 9.726
- Arrival Time                 16.745
= Slack Time                   -7.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |  Cell | Delay | Arrival | Required | 
     |                      |             |       |       |  Time   |   Time   | 
     |----------------------+-------------+-------+-------+---------+----------| 
     | t_op/j_reg[0]        | C ^         |       |       |   0.000 |   -7.019 | 
     | t_op/j_reg[0]        | C ^ -> Q v  | DFE1  | 2.568 |   2.568 |   -4.451 | 
     | t_op/add_236/U1_1_1  | B v -> CO v | ADD22 | 1.288 |   3.856 |   -3.163 | 
     | t_op/add_236/U1_1_2  | B v -> CO v | ADD22 | 0.723 |   4.578 |   -2.441 | 
     | t_op/add_236/U1_1_3  | B v -> CO v | ADD22 | 0.702 |   5.280 |   -1.739 | 
     | t_op/add_236/U1_1_4  | B v -> CO v | ADD22 | 0.719 |   6.000 |   -1.019 | 
     | t_op/add_236/U1_1_5  | B v -> CO v | ADD22 | 0.690 |   6.689 |   -0.330 | 
     | t_op/add_236/U1_1_6  | B v -> CO v | ADD22 | 0.672 |   7.361 |    0.342 | 
     | t_op/add_236/U1_1_7  | B v -> CO v | ADD22 | 0.691 |   8.052 |    1.033 | 
     | t_op/add_236/U1_1_8  | B v -> CO v | ADD22 | 0.693 |   8.745 |    1.726 | 
     | t_op/add_236/U1_1_9  | B v -> CO v | ADD22 | 0.781 |   9.526 |    2.507 | 
     | t_op/add_236/U1_1_10 | B v -> CO v | ADD22 | 0.714 |  10.240 |    3.221 | 
     | t_op/add_236/U1_1_11 | B v -> CO v | ADD22 | 0.678 |  10.918 |    3.899 | 
     | t_op/add_236/U1_1_12 | B v -> CO v | ADD22 | 0.684 |  11.603 |    4.584 | 
     | t_op/add_236/U1_1_13 | B v -> CO v | ADD22 | 0.693 |  12.296 |    5.277 | 
     | t_op/add_236/U1_1_14 | B v -> CO v | ADD22 | 0.688 |  12.984 |    5.965 | 
     | t_op/add_236/U1_1_15 | B v -> CO v | ADD22 | 0.707 |  13.691 |    6.672 | 
     | t_op/add_236/U1_1_16 | B v -> CO v | ADD22 | 0.699 |  14.390 |    7.371 | 
     | t_op/add_236/U1_1_17 | B v -> CO v | ADD22 | 0.693 |  15.083 |    8.064 | 
     | t_op/add_236/U1_1_18 | B v -> CO v | ADD22 | 0.674 |  15.757 |    8.738 | 
     | t_op/U546            | A v -> Q v  | XNR21 | 0.663 |  16.420 |    9.401 | 
     | t_op/U336            | B v -> Q ^  | NOR21 | 0.325 |  16.745 |    9.726 | 
     | t_op/j_reg[19]       | D ^         | DFE1  | 0.000 |  16.745 |    9.726 | 
     +-------------------------------------------------------------------------+ 

**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> set_ccopt_property use_inverters auto
<CMD> set_ccopt_mode -cts_opt_type ful
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): setup_func_mode hold_func_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):	No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name clk -source io_clk/Y -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 82 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property clock_period -pin io_clk/Y 20
<CMD> create_ccopt_skew_group -name clk/setup_func_mode -sources io_clk/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk/setup_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/setup_func_mode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/setup_func_mode setup_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/setup_func_mode corner_max
<CMD> create_ccopt_skew_group -name clk/hold_func_mode -sources io_clk/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk/hold_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/hold_func_mode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/hold_func_mode hold_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/hold_func_mode corner_min
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=05/31 16:59:45, mem=818.5M)
Runtime...
(ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1066.1M, init mem=1066.1M)
*info: Placed = 525            (Fixed = 42)
*info: Unplaced = 0           
Placement Density:70.52%(53908/76440)
Placement Density (including fixed std cells):71.10%(55437/77969)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1066.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.clk/setup_func_mode has been identified as a duplicate of: clk/hold_func_mode
The skew group clk/setup_func_mode has been identified as a duplicate of: clk/hold_func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1066.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=68 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=567  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 554 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 554 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.610400e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1656
[NR-eGR] Layer2(MET2)(V) length: 1.372090e+04um, number of vias: 2191
[NR-eGR] Layer3(MET3)(H) length: 1.385300e+04um, number of vias: 20
[NR-eGR] Layer4(MET4)(V) length: 1.885000e+02um, number of vias: 0
[NR-eGR] Total length: 2.776240e+04um, number of vias: 3867
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.160400e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1022.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=68 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming inverters in power domain auto-default and half-corner corner_max:setup.late removed 1 of 5 cells
  For power domain auto-default:
    Buffers:     CLKBU8 
    Inverters:   {CLKIN10 CLKIN8 CLKIN4 CLKIN2}
    Clock gates: DLSG1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 140021.056um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.360ns
    Slew time target (trunk):   1.360ns
    Slew time target (top):     1.360ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.523ns
    Buffer max distance for power domain auto-default: 1067.512um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CLKBU8, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1067.512um, saturatedSlew=1.136ns, speed=1138.922um per ns, cellArea=85.245um^2 per 1000um}
    Inverter  : {lib_cell:CLKIN10, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1188.138um, saturatedSlew=1.100ns, speed=1927.544um per ns, cellArea=76.590um^2 per 1000um}
    Clock gate: {lib_cell:DLSG1, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=81.458um, saturatedSlew=1.212ns, speed=97.426um per ns, cellArea=2681.136um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/hold_func_mode:
  Sources:                     pin io_clk/Y
  Total number of sinks:       82
  Delay constrained sinks:     82
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner corner_max:setup.late:
  Skew target:                 0.523ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/hold_func_mode with 82 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    VIA1_PR     4.470    0.252    1.127    false
M2-M3    VIA2_PR     4.470    0.171    0.764    false
M3-M4    VIA3_PR     4.470    0.168    0.752    false
------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.5 real=0:00:00.5)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBU8: 3 
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:01:03 mem=1082.6M) ***
Total net bbox length = 2.355e+04 (1.213e+04 1.142e+04) (ext = 2.776e+03)
Density distribution unevenness ratio = 1.647%
Move report: Detail placement moves 10 insts, mean move: 9.70 um, max move: 19.60 um
	Max move on inst (t_op/j_reg[6]): (515.20, 551.20) --> (534.80, 551.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1082.6MB
Summary Report:
Instances move: 10 (out of 486 movable)
Instances flipped: 0
Mean displacement: 9.70 um
Max displacement: 19.60 um (Instance: t_op/j_reg[6]) (515.2, 551.2) -> (534.8, 551.2)
	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
Total net bbox length = 2.360e+04 (1.216e+04 1.143e+04) (ext = 2.776e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1082.6MB
*** Finished refinePlace (0:01:03 mem=1082.6M) ***
    Moved 4 and flipped 0 of 85 clock instance(s) during refinement.
    The largest move was 19.6 microns for t_op/j_reg[6].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.476pF, total=0.560pF
      wire lengths     : top=0.000um, trunk=394.500um, leaf=2014.398um, total=2408.898um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=1.360ns count=1 avg=0.664ns sd=0.000ns min=0.664ns max=0.664ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.912ns sd=0.021ns min=0.898ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Clustering':
      skew_group clk/hold_func_mode: insertion delay [min=0.747, max=0.769, avg=0.756, sd=0.008], skew [0.023 vs 0.523, 100% {0.747, 0.769}] (wid=0.022 ws=0.013) (gid=0.752 gs=0.019)
    Skew group summary after 'Clustering':
      skew_group clk/hold_func_mode: insertion delay [min=0.747, max=0.769, avg=0.756, sd=0.008], skew [0.023 vs 0.523, 100% {0.747, 0.769}] (wid=0.022 ws=0.013) (gid=0.752 gs=0.019)
    Clock network insertion delays are now [0.747ns, 0.769ns] average 0.756ns std.dev 0.008ns
    Legalizer calls during this step: 27 succeeded with DRC/Color checks: 27 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  -------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  -------------------------------------------------------------------------------------------
  Trunk         2       2.000       1         3        1.414      {1 <= 2, 1 <= 4}
  Leaf          3      27.333      26        29        1.528      {1 <= 27, 1 <= 28, 1 <= 30}
  -------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  ----------------------------------------------
  Net Type    Clusters    Clusters    Transition
              Tried       Failed      Failures
  ----------------------------------------------
  Leaf           9           2            2
  ----------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...

Footprint cell infomation for calculating maxBufDist
*info: There are 12 candidate Buffer cells
*info: There are 20 candidate Inverter cells

      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'msk_modulator_io' of instances=548 and nets=578 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design msk_modulator_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1025.387M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
    cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.087pF, leaf=0.504pF, total=0.590pF
    wire lengths     : top=0.000um, trunk=394.500um, leaf=2014.398um, total=2408.898um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=1 avg=0.662ns sd=0.000ns min=0.662ns max=0.662ns {1 <= 0.816ns}
    Leaf  : target=1.360ns count=3 avg=0.938ns sd=0.031ns min=0.918ns max=0.974ns {3 <= 1.088ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 3 
  Primary reporting skew group After congestion update:
    skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
  Skew group summary After congestion update:
    skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
  Clock network insertion delays are now [0.755ns, 0.784ns] average 0.766ns std.dev 0.011ns
  Update congestion based capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.087pF, leaf=0.504pF, total=0.590pF
      wire lengths     : top=0.000um, trunk=394.500um, leaf=2014.398um, total=2408.898um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=1.360ns count=1 avg=0.662ns sd=0.000ns min=0.662ns max=0.662ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.938ns sd=0.031ns min=0.918ns max=0.974ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Clock network insertion delays are now [0.755ns, 0.784ns] average 0.766ns std.dev 0.011ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.087pF, leaf=0.504pF, total=0.590pF
      wire lengths     : top=0.000um, trunk=394.500um, leaf=2014.398um, total=2408.898um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=1.360ns count=1 avg=0.662ns sd=0.000ns min=0.662ns max=0.662ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.938ns sd=0.031ns min=0.918ns max=0.974ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Clock network insertion delays are now [0.755ns, 0.784ns] average 0.766ns std.dev 0.011ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.087pF, leaf=0.504pF, total=0.590pF
      wire lengths     : top=0.000um, trunk=394.500um, leaf=2014.398um, total=2408.898um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=1.360ns count=1 avg=0.662ns sd=0.000ns min=0.662ns max=0.662ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.938ns sd=0.031ns min=0.918ns max=0.974ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Clock network insertion delays are now [0.755ns, 0.784ns] average 0.766ns std.dev 0.011ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.087pF, leaf=0.504pF, total=0.590pF
      wire lengths     : top=0.000um, trunk=394.500um, leaf=2014.398um, total=2408.898um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=1.360ns count=1 avg=0.662ns sd=0.000ns min=0.662ns max=0.662ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.938ns sd=0.031ns min=0.918ns max=0.974ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Clock network insertion delays are now [0.755ns, 0.784ns] average 0.766ns std.dev 0.011ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.087pF, leaf=0.504pF, total=0.590pF
      wire lengths     : top=0.000um, trunk=394.500um, leaf=2014.398um, total=2408.898um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=1.360ns count=1 avg=0.662ns sd=0.000ns min=0.662ns max=0.662ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.938ns sd=0.031ns min=0.918ns max=0.974ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Clock network insertion delays are now [0.755ns, 0.784ns] average 0.766ns std.dev 0.011ns
    Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.087pF, leaf=0.504pF, total=0.590pF
      wire lengths     : top=0.000um, trunk=394.500um, leaf=2014.398um, total=2408.898um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=1.360ns count=1 avg=0.662ns sd=0.000ns min=0.662ns max=0.662ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.938ns sd=0.031ns min=0.918ns max=0.974ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/hold_func_mode: insertion delay [min=0.755, max=0.784, avg=0.766, sd=0.011], skew [0.029 vs 0.523, 100% {0.755, 0.784}] (wid=0.022 ws=0.013) (gid=0.767 gs=0.025)
    Clock network insertion delays are now [0.755ns, 0.784ns] average 0.766ns std.dev 0.011ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 44 succeeded with DRC/Color checks: 39 succeeded without DRC/Color checks: 5
  Reducing insertion delay 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.6 real=0:00:01.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 5 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
          cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
          wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
          Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBU8: 3 
        Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
          cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
          wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
          Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBU8: 3 
        Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
          cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
          wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
          Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBU8: 3 
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
    cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
    wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
    Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBU8: 3 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
  Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
          cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
          wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
          Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'msk_modulator_io' of instances=548 and nets=578 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design msk_modulator_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1031.363M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
    cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
    wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
    Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 3 
  Primary reporting skew group After congestion update:
    skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
  Skew group summary After congestion update:
    skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
  Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
  Merging balancing drivers for power...
    Tried: 5 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Improving clock skew':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.358pF fall=0.358pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.490pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=504.500um, leaf=1953.898um, total=2458.398um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.925ns sd=0.009ns min=0.918ns max=0.936ns {3 <= 1.088ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/hold_func_mode: insertion delay [min=0.756, max=0.770, avg=0.763, sd=0.005], skew [0.013 vs 0.523, 100% {0.756, 0.770}] (wid=0.023 ws=0.013) (gid=0.751 gs=0.009)
    Clock network insertion delays are now [0.756ns, 0.770ns] average 0.763ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.957pF fall=0.957pF), of which (rise=0.599pF fall=0.599pF) is wire, and (rise=0.358pF fall=0.358pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:05 mem=1088.6M) ***
Total net bbox length = 2.368e+04 (1.225e+04 1.143e+04) (ext = 2.776e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1088.6MB
Summary Report:
Instances move: 0 (out of 486 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.368e+04 (1.225e+04 1.143e+04) (ext = 2.776e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1088.6MB
*** Finished refinePlace (0:01:05 mem=1088.6M) ***
  Moved 0 and flipped 0 of 85 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   574 (unrouted=21, trialRouted=553, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 4 for routing of which 4 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=68 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=570  numIgnoredNets=569
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.720000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1577
[NR-eGR] Layer2(MET2)(V) length: 1.260525e+04um, number of vias: 2060
[NR-eGR] Layer3(MET3)(H) length: 1.317820e+04um, number of vias: 20
[NR-eGR] Layer4(MET4)(V) length: 2.979500e+02um, number of vias: 0
[NR-eGR] Total length: 2.608140e+04um, number of vias: 3657
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.794000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 3
[NR-eGR] Layer2(MET2)(V) length: 1.041500e+02um, number of vias: 4
[NR-eGR] Layer3(MET3)(H) length: 2.632000e+02um, number of vias: 4
[NR-eGR] Layer4(MET4)(V) length: 1.120500e+02um, number of vias: 0
[NR-eGR] Total length: 4.794000e+02um, number of vias: 11
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.794000e+02um, number of vias: 11
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1026.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1026.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=68 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 15
[NR-eGR] Read numTotalNets=570  numIgnoredNets=567
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.846000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1662
[NR-eGR] Layer2(MET2)(V) length: 1.329555e+04um, number of vias: 2164
[NR-eGR] Layer3(MET3)(H) length: 1.409940e+04um, number of vias: 48
[NR-eGR] Layer4(MET4)(V) length: 6.359500e+02um, number of vias: 0
[NR-eGR] Total length: 2.803090e+04um, number of vias: 3874
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.949500e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 85
[NR-eGR] Layer2(MET2)(V) length: 6.903000e+02um, number of vias: 104
[NR-eGR] Layer3(MET3)(H) length: 9.212000e+02um, number of vias: 28
[NR-eGR] Layer4(MET4)(V) length: 3.380000e+02um, number of vias: 0
[NR-eGR] Total length: 1.949500e+03um, number of vias: 217
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.949500e+03um, number of vias: 217
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1026.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 4 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   574 (unrouted=21, trialRouted=553, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'msk_modulator_io' of instances=548 and nets=578 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design msk_modulator_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1026.535M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
          cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.089pF, leaf=0.438pF, total=0.528pF
          wire lengths     : top=0.000um, trunk=479.400um, leaf=1949.500um, total=2428.900um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=1.360ns count=1 avg=0.664ns sd=0.000ns min=0.664ns max=0.664ns {1 <= 0.816ns}
          Leaf  : target=1.360ns count=3 avg=0.878ns sd=0.024ns min=0.853ns max=0.901ns {3 <= 1.088ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBU8: 3 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/hold_func_mode: insertion delay [min=0.729, max=0.751, avg=0.741, sd=0.008], skew [0.023 vs 0.523, 100% {0.729, 0.751}] (wid=0.022 ws=0.013) (gid=0.737 gs=0.021)
        Skew group summary eGRPC initial state:
          skew_group clk/hold_func_mode: insertion delay [min=0.729, max=0.751, avg=0.741, sd=0.008], skew [0.023 vs 0.523, 100% {0.729, 0.751}] (wid=0.022 ws=0.013) (gid=0.737 gs=0.021)
        Clock network insertion delays are now [0.729ns, 0.751ns] average 0.741ns std.dev 0.008ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
          cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.089pF, leaf=0.438pF, total=0.528pF
          wire lengths     : top=0.000um, trunk=479.400um, leaf=1949.500um, total=2428.900um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=1.360ns count=1 avg=0.664ns sd=0.000ns min=0.664ns max=0.664ns {1 <= 0.816ns}
          Leaf  : target=1.360ns count=3 avg=0.878ns sd=0.024ns min=0.853ns max=0.901ns {3 <= 1.088ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBU8: 3 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/hold_func_mode: insertion delay [min=0.729, max=0.751, avg=0.741, sd=0.008], skew [0.023 vs 0.523, 100% {0.729, 0.751}] (wid=0.022 ws=0.013) (gid=0.737 gs=0.021)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/hold_func_mode: insertion delay [min=0.729, max=0.751, avg=0.741, sd=0.008], skew [0.023 vs 0.523, 100% {0.729, 0.751}] (wid=0.022 ws=0.013) (gid=0.737 gs=0.021)
        Clock network insertion delays are now [0.729ns, 0.751ns] average 0.741ns std.dev 0.008ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 13 long paths. The largest offset applied was 0.003ns
          
          Skew Group Offsets:
          
          ------------------------------------------------------------------------------------------------
          Skew Group            Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ------------------------------------------------------------------------------------------------
          clk/hold_func_mode     82        13        15.854%      0.003ns       0.751ns         0.749ns
          ------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        1
            0.000      and above     12
          -------------------------------
          
          Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 3, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
          cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.089pF, leaf=0.438pF, total=0.528pF
          wire lengths     : top=0.000um, trunk=479.400um, leaf=1949.500um, total=2428.900um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=1.360ns count=1 avg=0.664ns sd=0.000ns min=0.664ns max=0.664ns {1 <= 0.816ns}
          Leaf  : target=1.360ns count=3 avg=0.878ns sd=0.024ns min=0.853ns max=0.901ns {3 <= 1.088ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBU8: 3 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/hold_func_mode: insertion delay [min=0.729, max=0.751, avg=0.741, sd=0.008], skew [0.023 vs 0.523, 100% {0.729, 0.751}] (wid=0.022 ws=0.013) (gid=0.737 gs=0.022)
        Skew group summary eGRPC after downsizing:
          skew_group clk/hold_func_mode: insertion delay [min=0.729, max=0.751, avg=0.741, sd=0.008], skew [0.023 vs 0.523, 100% {0.729, 0.751}] (wid=0.022 ws=0.013) (gid=0.737 gs=0.022)
        Clock network insertion delays are now [0.729ns, 0.751ns] average 0.741ns std.dev 0.008ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
          cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.089pF, leaf=0.438pF, total=0.528pF
          wire lengths     : top=0.000um, trunk=479.400um, leaf=1949.500um, total=2428.900um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=1.360ns count=1 avg=0.664ns sd=0.000ns min=0.664ns max=0.664ns {1 <= 0.816ns}
          Leaf  : target=1.360ns count=3 avg=0.878ns sd=0.024ns min=0.853ns max=0.901ns {3 <= 1.088ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBU8: 3 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/hold_func_mode: insertion delay [min=0.729, max=0.751, avg=0.741, sd=0.008], skew [0.023 vs 0.523, 100% {0.729, 0.751}] (wid=0.022 ws=0.013) (gid=0.737 gs=0.022)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/hold_func_mode: insertion delay [min=0.729, max=0.751, avg=0.741, sd=0.008], skew [0.023 vs 0.523, 100% {0.729, 0.751}] (wid=0.022 ws=0.013) (gid=0.737 gs=0.022)
        Clock network insertion delays are now [0.729ns, 0.751ns] average 0.741ns std.dev 0.008ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 3 insts, 6 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:05 mem=1083.8M) ***
Total net bbox length = 2.368e+04 (1.225e+04 1.143e+04) (ext = 2.776e+03)
Density distribution unevenness ratio = 2.118%
Move report: Detail placement moves 3 insts, mean move: 4.20 um, max move: 4.20 um
	Max move on inst (t_op/i_reg[18]): (607.60, 655.20) --> (603.40, 655.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1083.8MB
Summary Report:
Instances move: 3 (out of 486 movable)
Instances flipped: 0
Mean displacement: 4.20 um
Max displacement: 4.20 um (Instance: t_op/i_reg[18]) (607.6, 655.2) -> (603.4, 655.2)
	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
Total net bbox length = 2.368e+04 (1.225e+04 1.143e+04) (ext = 2.776e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1083.8MB
*** Finished refinePlace (0:01:05 mem=1083.8M) ***
  Moved 1 and flipped 0 of 85 clock instance(s) during refinement.
  The largest move was 4.2 microns for t_op/i_reg[18].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
    cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.089pF, leaf=0.438pF, total=0.528pF
    wire lengths     : top=0.000um, trunk=479.400um, leaf=1949.500um, total=2428.900um
  Clock DAG net violations before routing clock trees: none
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=1.360ns count=1 avg=0.664ns sd=0.000ns min=0.664ns max=0.664ns {1 <= 0.816ns}
    Leaf  : target=1.360ns count=3 avg=0.878ns sd=0.024ns min=0.853ns max=0.901ns {3 <= 1.088ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Bufs: CLKBU8: 3 
  Primary reporting skew group before routing clock trees:
    skew_group clk/hold_func_mode: insertion delay [min=0.729, max=0.751, avg=0.741, sd=0.008], skew [0.023 vs 0.523, 100% {0.729, 0.751}] (wid=0.022 ws=0.013) (gid=0.737 gs=0.022)
  Skew group summary before routing clock trees:
    skew_group clk/hold_func_mode: insertion delay [min=0.729, max=0.751, avg=0.741, sd=0.008], skew [0.023 vs 0.523, 100% {0.729, 0.751}] (wid=0.022 ws=0.013) (gid=0.737 gs=0.022)
  Clock network insertion delays are now [0.729ns, 0.751ns] average 0.741ns std.dev 0.008ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   574 (unrouted=21, trialRouted=553, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 4 for routing of which 4 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=68 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=570  numIgnoredNets=569
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.720000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1577
[NR-eGR] Layer2(MET2)(V) length: 1.260525e+04um, number of vias: 2060
[NR-eGR] Layer3(MET3)(H) length: 1.317820e+04um, number of vias: 20
[NR-eGR] Layer4(MET4)(V) length: 2.979500e+02um, number of vias: 0
[NR-eGR] Total length: 2.608140e+04um, number of vias: 3657
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.794000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 3
[NR-eGR] Layer2(MET2)(V) length: 1.041500e+02um, number of vias: 4
[NR-eGR] Layer3(MET3)(H) length: 2.632000e+02um, number of vias: 4
[NR-eGR] Layer4(MET4)(V) length: 1.120500e+02um, number of vias: 0
[NR-eGR] Total length: 4.794000e+02um, number of vias: 11
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.794000e+02um, number of vias: 11
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1026.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1026.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=68 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 15
[NR-eGR] Read numTotalNets=570  numIgnoredNets=567
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.846000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 1662
[NR-eGR] Layer2(MET2)(V) length: 1.329555e+04um, number of vias: 2164
[NR-eGR] Layer3(MET3)(H) length: 1.409940e+04um, number of vias: 48
[NR-eGR] Layer4(MET4)(V) length: 6.359500e+02um, number of vias: 0
[NR-eGR] Total length: 2.803090e+04um, number of vias: 3874
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.949500e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 85
[NR-eGR] Layer2(MET2)(V) length: 6.903000e+02um, number of vias: 104
[NR-eGR] Layer3(MET3)(H) length: 9.212000e+02um, number of vias: 28
[NR-eGR] Layer4(MET4)(V) length: 3.380000e+02um, number of vias: 0
[NR-eGR] Total length: 1.949500e+03um, number of vias: 217
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.949500e+03um, number of vias: 217
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1026.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_2974_cimeld105_xph2app102_1jWH6s/.rgfqonBRL
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 4 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 4 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/31 16:59:48, mem=811.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue May 31 16:59:48 2022
#
#WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
#WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_i_empty is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_i_empty is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_i_empty is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_i_empty is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_i_empty is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_i_data is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_i_data is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_i_data is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_i_data is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_i_data is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN clk in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN i_data in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN i_empty in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN o_ready in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN o_sinI[0] in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN o_sinI[1] in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN o_sinI[2] in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN o_sinI[3] in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN o_sinQ[0] in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN o_sinQ[1] in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN o_sinQ[2] in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN o_sinQ[3] in CELL_VIEW msk_modulator_io does not have physical port.
#WARNING (NRDB-733) PIN reset in CELL_VIEW msk_modulator_io does not have physical port.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue May 31 16:59:49 2022
#
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 575 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 834.98 (MB), peak = 897.82 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Tue May 31 16:59:49 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.76 (MB)
#Total memory = 835.12 (MB)
#Peak memory = 897.82 (MB)
#
#
#Start global routing on Tue May 31 16:59:49 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 31 16:59:49 2022
#
#Start routing resource analysis on Tue May 31 16:59:49 2022
#
#Routing resource analysis is done on Tue May 31 16:59:49 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H         111         746        2862    85.71%
#  MET2           V         105         702        2862    78.48%
#  MET3           H         168         689        2862    79.39%
#  MET4           V         136         671        2862    77.08%
#  --------------------------------------------------------------
#  Total                    521      84.37%       11448    80.16%
#
#  4 nets (0.69%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue May 31 16:59:49 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 835.51 (MB), peak = 897.82 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 835.66 (MB), peak = 897.82 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 838.38 (MB), peak = 897.82 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 838.50 (MB), peak = 897.82 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 838.50 (MB), peak = 897.82 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
#Total number of selected nets for routing = 4.
#Total number of unselected nets (but routable) for routing = 553 (skipped).
#Total number of nets in the design = 578.
#
#553 skipped nets do not have any wires.
#4 routable nets have only global wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4               0  
#------------------------------------------------
#        Total                  4               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4             553  
#------------------------------------------------
#        Total                  4             553  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MET1          0(0.00%)   (0.00%)
#  MET2          0(0.00%)   (0.00%)
#  MET3          0(0.00%)   (0.00%)
#  MET4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 2352 um.
#Total half perimeter of net bounding box = 1476 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 756 um.
#Total wire length on LAYER MET3 = 1155 um.
#Total wire length on LAYER MET4 = 441 um.
#Total number of vias = 177
#Up-Via Summary (total 177):
#           
#-----------------------
# MET1               88
# MET2               65
# MET3               24
#-----------------------
#                   177 
#
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 396.7
#Average of max src_to_sink distance for priority net 313.0
#Average of ave src_to_sink distance for priority net 190.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.47 (MB)
#Total memory = 838.59 (MB)
#Peak memory = 897.82 (MB)
#
#Finished global routing on Tue May 31 16:59:49 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 836.34 (MB), peak = 897.82 (MB)
#Start Track Assignment.
#Done with 40 horizontal wires in 1 hboxes and 51 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 2588 um.
#Total half perimeter of net bounding box = 1476 um.
#Total wire length on LAYER MET1 = 205 um.
#Total wire length on LAYER MET2 = 752 um.
#Total wire length on LAYER MET3 = 1156 um.
#Total wire length on LAYER MET4 = 474 um.
#Total number of vias = 177
#Up-Via Summary (total 177):
#           
#-----------------------
# MET1               88
# MET2               65
# MET3               24
#-----------------------
#                   177 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.08 (MB), peak = 897.82 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.77 (MB)
#Total memory = 837.09 (MB)
#Peak memory = 897.82 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.2% of the total area was rechecked for DRC, and 12.3% required routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 868.17 (MB), peak = 897.82 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 868.28 (MB), peak = 897.82 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 2521 um.
#Total half perimeter of net bounding box = 1476 um.
#Total wire length on LAYER MET1 = 1 um.
#Total wire length on LAYER MET2 = 219 um.
#Total wire length on LAYER MET3 = 1229 um.
#Total wire length on LAYER MET4 = 1071 um.
#Total number of vias = 266
#Up-Via Summary (total 266):
#           
#-----------------------
# MET1               88
# MET2               84
# MET3               94
#-----------------------
#                   266 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.11 (MB)
#Total memory = 843.21 (MB)
#Peak memory = 897.82 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.13 (MB)
#Total memory = 843.22 (MB)
#Peak memory = 897.82 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 43.02 (MB)
#Total memory = 854.13 (MB)
#Peak memory = 897.82 (MB)
#Number of warnings = 48
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 31 16:59:50 2022
#
% End globalDetailRoute (date=05/31 16:59:50, total cpu=0:00:02.4, real=0:00:02.0, peak res=854.1M, current mem=854.1M)
        NanoRoute done. (took cpu=0:00:02.4 real=0:00:02.4)
      Clock detailed routing done.
Checking guided vs. routed lengths for 4 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       200.000     250.000           1
       250.000     300.000           1
       300.000     350.000           1
       350.000     400.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            2
       0.000      1.000            0
       1.000      2.000            0
       2.000      3.000            1
       3.000      4.000            0
       4.000      5.000            0
       5.000      6.000            0
       6.000      7.000            1
      -------------------------------------
      

    Top 2 notable deviations of routed length from guided length
    =============================================================

    Net clk_P (4 terminals)
    Guided length:  max path =   374.500um, total =   504.500um
    Routed length:  max path =   383.200um, total =   520.450um
    Deviation:      max path =     2.323%,  total =     3.162%

    Net t_op/CTS_10 (27 terminals)
    Guided length:  max path =   320.300um, total =   651.498um
    Routed length:  max path =   313.200um, total =   649.800um
    Deviation:      max path =    -2.217%,  total =    -0.261%

Set FIXED routing status on 4 net(s)
Set FIXED placed status on 3 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   574 (unrouted=574, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=190 numPGBlocks=68 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 4  numPreroutedWires = 277
[NR-eGR] Read numTotalNets=570  numIgnoredNets=4
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 553 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 553 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.408900e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       1( 0.07%)   ( 0.07%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        1( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(F) length: 1.400000e+00um, number of vias: 1662
[NR-eGR] Layer2(MET2)(V) length: 1.273955e+04um, number of vias: 2155
[NR-eGR] Layer3(MET3)(H) length: 1.411485e+04um, number of vias: 108
[NR-eGR] Layer4(MET4)(V) length: 1.270100e+03um, number of vias: 0
[NR-eGR] Total length: 2.812590e+04um, number of vias: 3925
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.0, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   574 (unrouted=21, trialRouted=553, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.6 real=0:00:02.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'msk_modulator_io' of instances=548 and nets=578 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design msk_modulator_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1089.957M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
    cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.095pF, leaf=0.508pF, total=0.604pF
    wire lengths     : top=0.000um, trunk=519.600um, leaf=2001.200um, total=2520.800um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
    Leaf  : target=1.360ns count=3 avg=0.942ns sd=0.009ns min=0.934ns max=0.952ns {3 <= 1.088ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBU8: 3 
  Primary reporting skew group after routing clock trees:
    skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
  Skew group summary after routing clock trees:
    skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
  Clock network insertion delays are now [0.761ns, 0.776ns] average 0.768ns std.dev 0.005ns
  CCOpt::Phase::Routing done. (took cpu=0:00:02.6 real=0:00:02.6)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.095pF, leaf=0.508pF, total=0.604pF
      wire lengths     : top=0.000um, trunk=519.600um, leaf=2001.200um, total=2520.800um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.942ns sd=0.009ns min=0.934ns max=0.952ns {3 <= 1.088ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
    Clock network insertion delays are now [0.761ns, 0.776ns] average 0.768ns std.dev 0.005ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.095pF, leaf=0.508pF, total=0.604pF
      wire lengths     : top=0.000um, trunk=519.600um, leaf=2001.200um, total=2520.800um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.942ns sd=0.009ns min=0.934ns max=0.952ns {3 <= 1.088ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
    Clock network insertion delays are now [0.761ns, 0.776ns] average 0.768ns std.dev 0.005ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.095pF, leaf=0.508pF, total=0.604pF
      wire lengths     : top=0.000um, trunk=519.600um, leaf=2001.200um, total=2520.800um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.942ns sd=0.009ns min=0.934ns max=0.952ns {3 <= 1.088ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
    Clock network insertion delays are now [0.761ns, 0.776ns] average 0.768ns std.dev 0.005ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
      cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.095pF, leaf=0.508pF, total=0.604pF
      wire lengths     : top=0.000um, trunk=519.600um, leaf=2001.200um, total=2520.800um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
      Leaf  : target=1.360ns count=3 avg=0.942ns sd=0.009ns min=0.934ns max=0.952ns {3 <= 1.088ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBU8: 3 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
    Clock network insertion delays are now [0.761ns, 0.776ns] average 0.768ns std.dev 0.005ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'msk_modulator_io' of instances=548 and nets=578 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design msk_modulator_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1089.957M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   574 (unrouted=21, trialRouted=553, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                         3      273.000       0.030
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                             3      273.000       0.030
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      519.600
  Leaf      2001.200
  Total     2520.800
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.030    0.095    0.125
  Leaf     0.328    0.508    0.836
  Total    0.358    0.604    0.962
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   82      0.328     0.004       0.000      0.004    0.004
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution      Over Target
  ------------------------------------------------------------------------------------------------------
  Trunk       1.360       1       0.665       0.000      0.665    0.665    {1 <= 0.816ns}         -
  Leaf        1.360       3       0.942       0.009      0.934    0.952    {3 <= 1.088ns}         -
  ------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CLKBU8    buffer      3       273.000
  ---------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    clk/hold_func_mode    0.761     0.776     0.015       0.523         0.012           0.008           0.768        0.005     100% {0.761, 0.776}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    clk/hold_func_mode    0.761     0.776     0.015       0.523         0.012           0.008           0.768        0.005     100% {0.761, 0.776}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.761ns, 0.776ns] average 0.768ns std.dev 0.005ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: msk_modulator_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1189.75)
Total number of fetched objects 639
Total number of fetched objects 639
End delay calculation. (MEM=1230.51 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1230.51 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.201993
	 Executing: set_clock_latency -source -early -min -rise -0.201993 [get_pins io_clk/Y]
	Clock: clk, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.201993
	 Executing: set_clock_latency -source -late -min -rise -0.201993 [get_pins io_clk/Y]
	Clock: clk, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.208746
	 Executing: set_clock_latency -source -early -min -fall -0.208746 [get_pins io_clk/Y]
	Clock: clk, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.208746
	 Executing: set_clock_latency -source -late -min -fall -0.208746 [get_pins io_clk/Y]
	Clock: clk, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 0.768333
	 Executing: set_clock_latency -source -early -max -rise -0.768333 [get_pins io_clk/Y]
	Clock: clk, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 0.768333
	 Executing: set_clock_latency -source -late -max -rise -0.768333 [get_pins io_clk/Y]
	Clock: clk, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 0.776123
	 Executing: set_clock_latency -source -early -max -fall -0.776123 [get_pins io_clk/Y]
	Clock: clk, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 0.776123
	 Executing: set_clock_latency -source -late -max -fall -0.776123 [get_pins io_clk/Y]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=3, i=0, icg=0, nicg=0, l=0, total=3
  cell areas       : b=273.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=273.000um^2
  cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.030pF
  sink capacitance : count=82, total=0.328pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=0.095pF, leaf=0.508pF, total=0.604pF
  wire lengths     : top=0.000um, trunk=519.600um, leaf=2001.200um, total=2520.800um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=1.360ns count=1 avg=0.665ns sd=0.000ns min=0.665ns max=0.665ns {1 <= 0.816ns}
  Leaf  : target=1.360ns count=3 avg=0.942ns sd=0.009ns min=0.934ns max=0.952ns {3 <= 1.088ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBU8: 3 
Primary reporting skew group after update timingGraph:
  skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
Skew group summary after update timingGraph:
  skew_group clk/hold_func_mode: insertion delay [min=0.761, max=0.776, avg=0.768, sd=0.005], skew [0.015 vs 0.523, 100% {0.761, 0.776}] (wid=0.022 ws=0.012) (gid=0.758 gs=0.007)
Clock network insertion delays are now [0.761ns, 0.776ns] average 0.768ns std.dev 0.005ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Copying last skew targets (including wire skew targets) from clk/hold_func_mode to clk/setup_func_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from clk/hold_func_mode to clk/setup_func_mode (the duplicate skew group).
Runtime done. (took cpu=0:00:05.6 real=0:00:05.5)
Runtime Summary
===============
Clock Runtime:  (46%) Core CTS           2.54 (Init 0.50, Construction 1.57, Implementation 0.12, eGRPC 0.19, PostConditioning 0.03, Other 0.13)
Clock Runtime:  (51%) CTS services       2.84 (RefinePlace 0.12, EarlyGlobalClock 0.12, NanoRoute 2.35, ExtractRC 0.05, TimingAnalysis 0.21)
Clock Runtime:   (2%) Other CTS          0.12 (Init 0.03, CongRepair 0.08)
Clock Runtime: (100%) Total              5.50

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 6 warning(s), 0 error(s)

#% End ccopt_design (date=05/31 16:59:51, total cpu=0:00:05.6, real=0:00:06.0, peak res=909.5M, current mem=909.5M)
<CMD> report_timing
#################################################################################
# Design Stage: PreRoute
# Design Name: msk_modulator_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1220.95)
Total number of fetched objects 639
End delay calculation. (MEM=1220.95 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1220.95 CPU=0:00:00.2 REAL=0:00:00.0)
Path 1: VIOLATED Setup Check with Pin t_op/j_reg[19]/C 
Endpoint:   t_op/j_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: t_op/j_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setup_func_max
Other End Arrival Time          0.010
- Setup                         0.276
+ Phase Shift                  20.000
- Uncertainty                  10.000
= Required Time                 9.734
- Arrival Time                 16.955
= Slack Time                   -7.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |  Cell | Delay | Arrival | Required | 
     |                      |             |       |       |  Time   |   Time   | 
     |----------------------+-------------+-------+-------+---------+----------| 
     | t_op/j_reg[0]        | C ^         |       |       |   0.011 |   -7.211 | 
     | t_op/j_reg[0]        | C ^ -> Q v  | DFE1  | 2.729 |   2.740 |   -4.481 | 
     | t_op/add_236/U1_1_1  | B v -> CO v | ADD22 | 1.298 |   4.038 |   -3.183 | 
     | t_op/add_236/U1_1_2  | B v -> CO v | ADD22 | 0.723 |   4.761 |   -2.460 | 
     | t_op/add_236/U1_1_3  | B v -> CO v | ADD22 | 0.702 |   5.463 |   -1.758 | 
     | t_op/add_236/U1_1_4  | B v -> CO v | ADD22 | 0.722 |   6.185 |   -1.036 | 
     | t_op/add_236/U1_1_5  | B v -> CO v | ADD22 | 0.690 |   6.876 |   -0.346 | 
     | t_op/add_236/U1_1_6  | B v -> CO v | ADD22 | 0.676 |   7.552 |    0.331 | 
     | t_op/add_236/U1_1_7  | B v -> CO v | ADD22 | 0.699 |   8.251 |    1.030 | 
     | t_op/add_236/U1_1_8  | B v -> CO v | ADD22 | 0.697 |   8.948 |    1.726 | 
     | t_op/add_236/U1_1_9  | B v -> CO v | ADD22 | 0.783 |   9.730 |    2.509 | 
     | t_op/add_236/U1_1_10 | B v -> CO v | ADD22 | 0.714 |  10.444 |    3.223 | 
     | t_op/add_236/U1_1_11 | B v -> CO v | ADD22 | 0.682 |  11.126 |    3.905 | 
     | t_op/add_236/U1_1_12 | B v -> CO v | ADD22 | 0.685 |  11.811 |    4.590 | 
     | t_op/add_236/U1_1_13 | B v -> CO v | ADD22 | 0.693 |  12.505 |    5.283 | 
     | t_op/add_236/U1_1_14 | B v -> CO v | ADD22 | 0.688 |  13.193 |    5.972 | 
     | t_op/add_236/U1_1_15 | B v -> CO v | ADD22 | 0.707 |  13.900 |    6.679 | 
     | t_op/add_236/U1_1_16 | B v -> CO v | ADD22 | 0.698 |  14.598 |    7.377 | 
     | t_op/add_236/U1_1_17 | B v -> CO v | ADD22 | 0.693 |  15.291 |    8.070 | 
     | t_op/add_236/U1_1_18 | B v -> CO v | ADD22 | 0.674 |  15.965 |    8.744 | 
     | t_op/U546            | A v -> Q v  | XNR21 | 0.663 |  16.628 |    9.407 | 
     | t_op/U336            | B v -> Q ^  | NOR21 | 0.326 |  16.954 |    9.733 | 
     | t_op/j_reg[19]       | D ^         | DFE1  | 0.000 |  16.955 |    9.734 | 
     +-------------------------------------------------------------------------+ 

<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPSGN-2000):	Select path first.
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> pan -27.000 -12.475
<CMD> pan 9.698 -31.693
**WARN: (IMPSGN-1033):	This type of pin (HPIN) io_clk is not yet supported by the schematic.
**WARN: (IMPSGN-1033):	This type of pin (HPIN) io_clk is not yet supported by the schematic.
<CMD> report_timing -check_type hold 
**ERROR: (TCLCMD-1045):	'hold' checks can only be reported in 'hold' analysis mode, or simultaneous setup/hold analysis mode. Use either 'hold' or simultaneous setup/hold analysis mode, and re-run the command.

<CMD> setAnalysisMode -checkType setup | hold

Usage: setAnalysisMode [-help] [-reset] [-analysisType {single|bcwc|onChipVariation}] [-asyncChecks {async|noAsync|asyncOnly}]
                       [-caseAnalysis {true|false}] [-checkType {setup|hold}] [-clkNetsMarking {beforeConstProp|afterConstProp}]
                       [-clkSrcPath {true|false}] [-clockGatingCheck {true|false}]
                       [-clockPropagation {sdcControl|forcedIdeal|autoDetectClockTree}] [-cppr {both|none|setup|hold}]
                       [-enableMultipleDriveNet {true|false}] [-honorActiveLogicView {true|false}] [-honorClockDomains {true|false}]
                       [-log {true|false}] [-propSlew {true|false}] [-sequentialConstProp {true|false}] [-skew {true|false}]
                       [-timeBorrowing {true|false}] [-timingEngine {statistical|static}] [-timingSelfLoopsNoSkew {true|false}]
                       [-usefulSkew {true|false}] [-useOutputPinCap {true|false}] [-warn {true|false}] [-socv {true|false} | -aocv {true|false}]

**ERROR: (IMPTCM-48):	"|" is not a legal option for command "setAnalysisMode". Either the current option or an option prior to it is not specified correctly.

<CMD> setAnalysisMode -checkType hold
<CMD> report_timing -check_type hold 
#################################################################################
# Design Stage: PreRoute
# Design Name: msk_modulator_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1105.44)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 639
End delay calculation. (MEM=1164.68 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1164.68 CPU=0:00:00.2 REAL=0:00:00.0)
Path 1: MET Hold Check with Pin t_op/my_clk_10M_reg/C 
Endpoint:   t_op/my_clk_10M_reg/E (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: hold_func_min
Other End Arrival Time          0.007
+ Hold                          0.000
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.146
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell | Delay | Arrival | Required | 
     |                     |              |       |       |  Time   |   Time   | 
     |---------------------+--------------+-------+-------+---------+----------| 
     |                     | reset ^      |       |       |   0.000 |   -0.139 | 
     | io_reset            | PAD ^ -> Y ^ | ITP   | 0.138 |   0.138 |   -0.000 | 
     | t_op/my_clk_10M_reg | E ^          | DFE1  | 0.008 |   0.146 |    0.007 | 
     +-------------------------------------------------------------------------+ 

<CMD> report_timing -check_type setup
**ERROR: (TCLCMD-1045):	'setup' checks can only be reported in 'setup' analysis mode, or simultaneous setup/hold analysis mode. Use either 'setup' or simultaneous setup/hold analysis mode, and re-run the command.

<CMD> pan -10.398 107.837
<CMD> pan -3.075 -32.404
