t optim wire size buffer insert low power gener delay model a present effici optim algorithm time optim discret wire size buffer insert algorithm abl minim dynam power dissip subject given time constraint addit comput complet powerdelay tradeoff curv ad flexibl extend algorithm take account effect signal slew buffer delay contribut substanti overal delay effect method demonstr experiment b introduct time optim techniqu vlsi circuit receiv much attent recent year due increasingli aggress design impact technolog trend shrink geometri among techniqu perform driven placement rout gate size buffer insert often refer fanout optim prelayout work wire size work focu wire size buffer insert wire size automat size wire width attract techniqu time optim signal net particularli advent submicron technolog benefit wire size lie fact that shrink geometri wire resist signific contributor overal delay result make sens tune width wire balanc tradeoff ad capacit decreas resist wire size signific benefit onchip interchip eg mcm interconnect cong leung zhou koh provid sever studi wire size demonstr potenti wire size improv delay work problem formul task minim weight sum sourcetosink elmor delay set identifi critic sink given rout tree weight coeffici presum provid user formul prove sever properti lead on r algorithm net n segment r possibl width author also propos greedi heurist procedur run time on r cong et al also attack problem incorpor cost function area power formul is again weight sum state time object function cost function later sapatnekar studi common metric maximum sourcetosink delay or gener task minim cost subject given time constraint note key properti separ use cong leung design algorithm hold case addit properti monoton util cong et al appli length wire segment ident paper sapatnekar propos geometr program formul maximum delay continu wires problem follow map heurist discret solut later dynam program algorithm exploit fact length wire segment discret natur ie integ multipl basic grid length given led observ that possibl width assign subtre number distinct capacit valu root polynomi bound yield polynomi time minimum delay wire size dynam program algorithm howev power consider explicitli taken account buffer insert research buffer insert includ earli work berman et al touati van ginneken contribut area includ except recent work focuss time optim prior layout impos buffer tree network import engin consider associ approach perhap import among consider difficulti accur take account resist capacit effect interconnect observ potenti routabl problem creat prelayout buffer tree mention result practic consider focu postlayout methodolog topolog inform avail previou work postlayout buffer insert includ van ginneken gave eleg polynomi time algorithm delayoptim buffer insert given topolog extend algorithm minim number buffer subject given time constraint note extens not gener polynomi effici runtim observ practic implement detail extens given algorithm consid effect signal slew buffer delay delayoptim algorithm simultan buffer insert wire size given howev neither power or area consider signal slew taken account contribut paper paper present effici algorithm wire size buffer insert techniqu simultan main contribut summar follow ffl give optim polynomialtim algorithm min power wire size problem simultan wire size buffer insert problem includ comput powerdelay curv novel datastructur effici prune suboptim solut ffl incorpor signal slew buffer delay model manipul piecewis linear function work time constraint given explicitli requir arriv time sink net rather coeffici weight sum sink delay suggest comput entir powerdelay trade curv practic signific provid ad flexibl design incorpor signal slew also signific sinc contribut total delay see eg therefor cannot neglect practic abil use invert buffer rather resort pair invert ensur proper signal polar also practic util complex algorithm without signal slew taken account summar follow tabl max reqtim min power wires bufferinsert on tabl n number sink net number sizeabl wire segment c max largest possibl capacit valu compon tree set b given buffer librari w largest multipl basic wire width allow compon complex assum capacit paramet problem given translat polynomiallybound integ such algorithm pseudopolynomi howev case bound pessimist versu observ behavior signal slew incorpor delay model abl give polynomi bound due degener situat howev practic observ algorithm perform similarli simpler counterpart usual constant factor slower best knowledg work repres effici optim algorithm date problem also improv result term runtim minim maximum delay independ power goal algorithm adopt bottomup dynam program approach rather comput singl solut subtre comput set solut member set character time properti capacit associ solut solut set kept small employ observ made van ginneken essenti say combin solut set node left right children creat new solut set new set need consid pair left right solut rather linear number pair need consid sinc one branch alway domin addit minim power employ similar observ identifi inher suboptim solut therebi drastic reduc size solut set properti identifi effici use novel tree datastructur gener techniqu develop handl case slew taken account remaind paper organ follow section give notat convent section give delay model problem formul section give overal algorithm framework section address mindelaymaxrequir time formul section gener algorithm minim power subject time constraint section gener algorithm account contribut signal slew delay manipul piecewis linear function section give experiment result conclud section notat convent throughout paper use follow notat rout tree root node v lv rv left right children node v respect e v tree edg wire node v parent l e length edg e c e capacit edg e c v input capacit sink v r e resist edg e c b input capacit buffer b output resist buffer b gate g delay buffer b gate g usual refer signal b polar buffer b indic b invert requir arriv time sink node v largest possibl wire width w possibl librari leav tree model problem formul delay model previou work adopt elmor delay model interconnect delay standard rc model buffer delay given rout tree possibl contain buffer delay along rootsink path made delay along wire delay buffer drive gate comput delay detail follow capacit c e resist r e wire segment e width w e given as ff fi characterist constant comput elmor delay wire e v tree first recurs defin ct v total lump capacit v follow c v v sink node c b els buffer b place v otherwis algorithm present model note key eg phenomenon fring capacit taken account intuit ct v simpli capacit load seen v ie sum load left right subtre ct lv ct rv capacit wire subtre c e lv c e rv given notat elmor delay wire e v defin similarli delay buffer b node v basic model determin paramet ct v bs intrins load independ delay b output resist r b delay buffer load c l output buf delayb c l key buffer insert optim delay wellknown isol properti buffer exhibit equat name capacit subtre root buffer seen ancestor tree determin entir input capacit buffer word buffer decoupl capacit descend ancestor buffer common gener basic buffer delay model includ addit term account slew signal enter buffer one model delay product buffer depend constant b load delay previou stage lprev ie rc delay drive buffer thu denot augment delay equat buf delay slew b c l similar model propos variou context eg extens algorithm accommod delay model discuss section maximum requir time formul adopt maxim requir arriv time root net time metric requir arriv time node v qt v latest time input v must avail requir arriv time sink v met measur particularli use sinc allow straightforward applic algorithm optim combin network proceed bottomup order formal qt v defin as requir arriv time qt root nonneg tree said meet time requir note requir time formul gener maximum delay formul ie q sink v minim power subject time requir dynam power dissip cmo technolog p given cl load capacit f p switch frequenc thu respect buffer insert wire size total capacit correct measur dynam power dissip sinc f p vdd unaffect method let c total total capacit associ buffer size rout tree follow problem minim c total subject qt altern attract approach problem provid design powerdelay tradeoff curv desir solut may chosen implicitli assum dynam power dissip domin shortcircuit power dissip justifi assumpt design techniqu employ elimin drastic reduc shortcircuit power dissip algorithm framework first give framework high level dynam program algorithm subsequ algorithm fit framework cover variant interest instanc interest wire size simpli run algorithm empti buffer librari b specif algorithm differ implement basic routin call gener algorithm characterist solut set comput gener dynam program algorithm gdp given pseudocod figur algorithm comput solut set bot v top v set bot v thought set solut subtre v includ possibl insert buffer v similarli set top v thought set solut v augment wire parent e v includ possibl size e v four procedur base case bot solut top solut optim soln routin induct comput solut set solut set descend particular algorithm set parameter differ intuit routin thought follow base case comput singleton set give relev paramet sink v bottom solut given solut set left right children comput solut set v includ possibl insert buffer v top solut given solut set v construct solut set v augment wire e v optim soln given solut set root select best solut combin driver key solv particular problem eg minim power subject time con straint content solut set effici comput routin limit size much possibl ensur comput effici next section detail simplest scenario maxim requir arriv qt time root tree basic rc delay model subsequ gener problem minim power dissip subject given time constraint basic rc model final gener algorithm solv either preced problem gener delay model take account effect signal slew case algorithm sketch base framework section maxim requir arriv time case maxim qt requir arriv time root basic rc delay model solut set bot v top v partit two disjoint subset bot v top v reason partit deal appropri fact that sinc may use invert buffer signal may invert portion net set superscript contain solut assum incom signal noninvert set superscript contain solut incom signal assum solut load requiredtim c q pair intuit english mean set is exampl bot v there exist assign v upward load c requir time q v incom signal invert import initi observ made van ginneken follow properti c q clear sinc larger load worsen delay ancestor compon word alway prefer smaller load larger requir time suppos set arrang increas order load lead follow properti properti loadrequir time set increas order load may replac strictli increas requir time maintain sort order invari may easili exploit properti context algorithm framework fulli specifi algorithm follow recal c v q v input capacit requir arriv time sink v respect routin comput base casev simpli set bot v bot v sinc valid solut invert signal sink algorithm gdptbw foreach node v topolog order leav root v leaf comput els comput v root comput els v root comput optim figur gener algorithm structur algorithm bottom solutionsv top lv top rv first comput unbuff solut bot v let l top lv let r top rv l index order c i js l j j js r let c l q l let c r q r bot v q l q r left critic q r q l right critic comput bot v analog comput buffer solut foreach buffer b invert find c q bot v st c maxim els find c q bot v st c maxim analog comput bot v bot v bot v gamma bot v properti figur bottom solut routin max requir time comput bottom solut describ pseudocod figur algorithm first comput optim c q pair unbuff solut line achiev arriv time q find smallest load achiev q done manner similar merg two sort list time ensur properti hold key linear time oper size result set linear observ van ginneken next find optim buffer configur line pair buffer b unbuff solut v perform merg addit prune line also note final prune step also linear sinc set sort order give implement top solut figur examin pair width w wire e v have length l ev solut c q v sinc load c fix w fwg visit c s order without explicitli sort them pair obtain new requir time final sweep appli properti ensur set strictli increas order c q final must implement optim solnv bot v done simpli pair previous comput nonbuff c q bot v sinc signal leav driver noninvert properti ie output resist driver select solut largest result requir arriv time construct solut achiev time recurs revisit tree determin choic buffer wire size yield optim solut accomplish store c q pair local inform indic choic led solut comment simplic present algorithm term binari tree note algorithm easili appli gener tree one straightforward method achiev convert nonbinari tree equival binari tree simpli ad zerolength wire instanc suppos node v fanout node a b c replac v two node v v node v children b v children c v wire v v length algorithm modifi prohibit placement buffer particular node v case anoth issu that describ algorithm assum exactli one sizeabl wire segment node buffer insert node tree howev algorithm generaliz accommod multipl sizeabl segment singl wire buffer insert within wire introduct intermedi node note algorithm easili extend allow optim size drive gate desir howev realiz size may global effect alter input capacit driver therebi affect time requir system whole comment appli subsequ algorithm paper runtim analyz run time basic algorithm three scenario size alon insert alon scenario wire size alon introduc notion basic gridwidth analyz complex properti scenario size loadrequir time set bound mw total number basic grid length tree seen consid load node v express sink load fix interconnect width ith wire fl constant deriv ff basic grid length minimum width thu load entir determin p w take integ valu rang mmw give upperbound mw size loadrequir time set algorithm comput sinc bound number distinct load valu thu even though exponenti number width assign polynomi number distinct result load result runtim onw mw case everi sizeabl segment ident size on w sinc case scenario gener situat algorithm van ginneken sinc case comput top set trivial thu size bot set key factor runtim first state follow properti allud earlier properti bot v let l r top set vs left right children respect polar follow inequ hold js bot vj js l j properti scenario loadrequir time set s jsj properti coupl fact merg oper linear js l j overal worstcas complex onjbjn scenario complic fact input capacit buffer may simpl multipl capacit unitlength wire howev practic reason assum capacit valu linearli map onto polynomiallybound integ domain suffici precis given such situat introduc anoth valu c max largest capacit possibl among individu compon tree eg may capacit longest wire maximum width formul upper bound size loadrequir time set ncmax overal runtim on c max maxw jbj practic observ runtim typic much less bound minim power given time constraint extend algorithm accommod dynam power consider clariti present subsequ algorithm without regard signal polar applic idea previou section straightforward note also extens present section easili modifi minim area subject time constraint first issu parameter solut set concern load requiredtim subsolut also power consum therefor solut set bot v top v contain pair p p p power consumpt capacit valu p order set load requir time pair c q previou algorithm exampl p indic power p everi c q s exist assign v consum power p present load c upward yield requir time q v organ set first sort increas order power set p order load c basic algorithm one might think set p typic singleton set howev case mani differ configur may consum precis power by exampl assign ident set buffer differ locat set quit dens recal dynam power dissip capacit correct measur c v power associ sink v base casev simpli set bot gg pseudocod bottom solut given figur visit possibl valu total power consumpt v valu among buffer unbuff configur introduc notion nonbuff oe unifi notat case explicitli sort valu howev observ number distinct valu p often order magnitud less worst case quadrat observ util hash tabl make initi pass pair extract distinct valu sort avoid expens sort oper top solut implement similar manner pseudocod appear figur describ algorithm implement two type prune first prune solut power p way properti howev addit prune condit util figur line respect prune captur follow properti properti solut c q consum power p solut algorithm top solutionsv bot v foreach c q bot v w fwg increas order c top v elmor delay evalu width w comput top v analog top v gamma top v properti figur top solut routin max requir time algorithm bottom solutionsv top lv top rv let b bot v foreach tripl p l p l increas order combin p l pr line figur give b oe find c maxim els p previou tripl gave p prune p properti els bot v bot v figur bottom solut routin low power algorithm top solutionsv bot v top possibl powerg foreach pair w w p bot increas order foreach c q p bot p elmor delay evalu width w prune p properti s p top v top v figur top solut routin low power q q solut c q suboptim applic properti proven essenti give reason run time practic effici detect properti address subsequ implement optim solnv bot v simpli select lowest power unbuff solut root give requiredtim qt pair driver altern set unbuff solut give full tradeoff curv detect properti comput loadrequir time set p power p previou algorithm alreadi comput loadrequir time set p p want datastructur effici determin c q p properti hold sinc solut set grow substanti size linear scan detect properti would like disast sinc visit power valu order know entri data structur power valu p thu data structur need concern c q valu thu need data structur effici support follow oper updat data structur reflect solut c q ffl sub optc q return true c previous insert st c c q q fals otherwis datastructur solv special case orthogon rang queri problem comput geometri see eg problem special case sens need retriev count satisfi properti subspac interest defin two inequ c c q q rather four word subspac intersect halfplan form inequ rather rectangl form four inequ special properti problem allow us support oper olog m time om space entri use augment binari search tree contrast fastest known approach gener dimension orthogon rang queri problem also run olog m time use om log m space support oper order binari search tree tree load valu c node search tree store load valu c largest q valu left subtre refer valu tq l max given augment insert easili implement recurs sub opt implement examin four follow case respect c q given tc tq l max store current node tree boundari condit given clariti follow guidelin recurs search tree detect properti time proport depth tree run time respect wires alon ie notic everi powerload requir time tripl sinc decoupl buffer thu basic algorithm suffici solv lowpow problem get power minim for free gener case simultan wire size buffer insert or buffer insert alon take account quadrat natur algorithm sinc examin pair power valu left right children solut set longer assur linear size howev capacit valu given polynomi bound integ map such show runtim algorithm polynomi section let c max largest possibl capacit valu among compo nent scenario bound number loadrequir time pair node give overal run time bound onjbj log factor artifact sort perform power valu practic observ much better run time result addit prune describ previou section and includ analysi sinc cannot prove improv worst case perform account signal slew give gener algorithm account effect signal slew buffer delay key approach manipul piecewis linear function model effect signal slew overview equat buffer delay augment term b lprev recal b characterist constant buffer b lprev rc delay previou stage sinc algorithm proce bottomup order unknown valu comput delay associ buffer conceptu would like support queri form what optim solut v capacit c linear lprev util piecewis linear function model ef fect previous loadrequir time pair c q loadrequir time func pair c f f piecewis linear optim requir time q v load c illustr model delay piecewis linear function figur figur b show piecewis linear delay function f node v figur a left right subtre maximum delay unit respect howev sinc left right subtre driven differ buffer type differ sensit l r straight line figur b correspond two delay function contribut two subtre slope correspond sensit l r result delay function f node v shown solid line max two thu differ valu lprev result differ critic path repres piecewis linear function f link list quadrupl quadrupl segment start point end x end slope s manipul piecewis linear function base three basic oper first two oper perform manner similar merg two sort list linear time step list examin point intersect further gener oper set function rather pair repeat applic give exampl pwl maxf f k third oper achiev simpli ad start ycoordin y segment function respect dynam program algorithm must also associ segment piecewis linear function f relev configur inform yield solut eg wirewidth buffer type algorithm modif summar follow loadrequir time pair c q loadrequir time func pair comput scalar max min oper arriv time q comput pwl max pwl min oper piecewis linear function elimin suboptim solut c q properti elimin suboptim portion solut c f analog properti suboptim solut give requir arriv time gamma certain valu lprev detail descript gener algorithm follow gener focu low power formul problem prune oper present bottom solut top solut first discuss basic prune oper use algorithm previous basic oper algorithm merg two loadrequir time set two set solut set consum ident power p or concern power comput new set set provabl suboptim solut properti ie c q impli gener concept loadrequir time func set properti analog properti follow properti let loadrequir time set order load ie defin as may replac maintain optim further f may elimin altogeth properti implement figur routin merg load func set use bottom solut top solut addit previou low power algorithm util gener prune method given properti said that pair solut p c q p q q p suboptim may elimin analog properti slew sensit gener follow properti solut p c f let set solut st p iff manner similar properti may replac f again f may elimin entir gener datastructur section present later section effici implement prune properti final give pseudocod bottom solut top solut figur respect routin follow previou version quit close howev properti introduc partial defin function total order c f set therefor combin solut children may look pair worst case rather perform simpl merg previous figur line seen loop bottom solut figur particular f l i must find appropri f r js pair f l i worst case js may candid may hold is howev practic set tend remain linear size relat issu complex function themselv principl size function grow exponenti howev observ phenomenon practic exampl give intuit oper algorithm give illustr figur show function f load c buffer b consid insert v perform bottom solut sinc b drive load c lprev descend l r delay vsink b a l l d d figur linear function model effect signal slew algorithm merg loadfunc foreach c f increas order c x st f otherwis c f useless return figur algorithm merg loadfunc set presum consum power algorithm bottom solutionsv top lv top rv foreach tripl p l p l increas order pr index eg c l i f l i ith smallest load correspond piecewis linear function p l els let j smallest index st f l i x st f r jx f l ix f min pwl minf l i f r j els arriv time output buffer segment pwl func prune solut per properti els new power valu figur bottom solut routin low power signal slew algorithm top solutionsv bot v top v foreach pair w w p bot increas order foreach c f p bot p prune suboptim solut p properti prune suboptim solut p properti s p top v top v figur top solut routin low power signal slew cr b therefor requir arriv time output buffer t subtract buffer delay buf delay requir arriv time function input buffer shown solid line right figur slope gamma b figur illustr oper combin left right top solut valu lprev left subtre critic other right is solid line graph right show function result pwl min function captur combin two solut algorithm propt c f tnull return f els c tc return proptleft c f els c tc return f els return figur implement properti implement properti give gener datastructur section implement properti given set pair want effici comput f describ properti recal algorithm organ power p associ c f strictli greater p associ accomplish alter previou augment tree data structur store pair tree node rather tc tq l max befor search tree order c piecewis linear function tf l max pwl resid either c left subtre pseudo code implement properti given figur ie given c f return portion f suboptim form f updat datastructur done recurs travers search tree updat f l max function node go complex oper logarithm number entri data structur multipli averag complex piecewis linear oper which small experi lprev lprev buf_delay cr cr reqtim reqtim figur effect insert buffer experiment result implement algorithm cunix environ sun sparc workstat ran algorithm randomli gener rout topolog variou size nonuniform segment length experi discret done arbitrarili larg integ domain eg yet impress runtim obtain sinc algorithm deriv optim solut main focu experi runtim natur tradeoff curv effect signal slew use differ buffer type smallest x buffer r b largest buffer x intrins delay b ident buffer b assum invers proport width largest b smallest experi use varieti wire width m m addit benefit typic observ test case beyond width experi use maximum delay metric ie requir time sink figur show optim power vs delay curv sink net util wire size buffer insert exampl observ run time net size typic second rang unsizedunbuff delay leftmost point minimum delay solut rightmost point curv clearli much better engin choic appear elbow curv second set experi appear tabl show import take slew account buffer insert perform experi net rang sink variabl scale factor k coeffici b replac b k b k two column b result run basic algorithm min delay evalu delay result tree take slew account result extend algorithm section rightmost column worst runtim among experi row k n grow see larg variat observ delay approach one case sink net critic path never includ buffer account ident delay lprev lprev f r reqtim reqtim figur combin left right solut power nfdelay ns figur powerdelay curv sink net tabl basic algorithm vs slew algorithm variou sensit conclus present effici algorithm optim wire size buffer insert adopt flexibl problem formul minim power subject time constraint altern comput entir powerdelay tradeoff curv addit complex algorithm easili adapt perform area minim addit incorpor contribut signal slew delay model shown signific contributor overal delay r the fanout problem theori practic optim wires elmor delay model simultan driver wire size perform power optimiza tion performancedriven interconnect design base distribut rc delay model the transient respons damp linear network particular regard wideband amplifi cmo circuit speed buffer optim a methodolog algorithm postplac delay optim optim effici buffer insert wire size a fast effici algorithm determin fanout tree larg network signal delay rc tree network a unifi theori mix cmosbicmo buffer optim rc interconnect optim elmor delay model wires buffer size powerdelay tradeoff use sensit base heurist a heurist algorithm fanout problem static time analysi performanceori technolog map buffer placement distribut rctree network minim elmor delay principl cmo vlsi design comput geometri tr principl cmo vlsi design system perspect performanceori technolog map performancedriven interconnect design base distribut rc delay model simultan driver wire size perform power optim methodolog algorithm postplac delay optim rc interconnect optim elmor delay model ctr king ho tam lei he power optim dualvdd buffer tree consid buffer station blockag proceed nd annual confer design autom june san diego california usa norman kojima yukiko parameswar christian klingner yukio ohtaguro masataka matsui shigeaki iwasa tatsuo teruyama takayoshi shimazawa hideki takeda kouji hashizum haruyuki tago masaaki yamada repeat insert method applic mhz bit way superscalar microprocessor proceed confer asia south pacif design autom p januari yokohama japan king ho tam tom tong jing lei he fast dualvdd buffer base interconnect predict sampl proceed intern workshop system level interconnect predict march austin texa usa chowdhuri john lilli repeat insert concurr setup hold time violat powerdelay tradeoff proceed intern symposium physic design march austin texa usa jengliang tsai tsunghao chen charli chungp chen optim minimumdelayarea zeroskew clock tree wires pseudopolynomi time proceed intern symposium physic design april monterey ca usa x zeng d zhou wei li buffer insert clock delay skew minim proceed intern symposium physic design p april monterey california unit state jin fuw lee d l ostapko jefferi soreff c k wong signal bound problem time analysi proceed ieeeacm intern confer computeraid design novemb san jose california rajeev murgai layoutdriven areaconstrain time optim net buffer proceed ieeeacm intern confer computeraid design novemb san jose california xiaop tang d f wong plan buffer locat network flow proceed intern symposium physic design p may san diego california unit state hamid reza kheirabadi morteza saheb zamani effici net order algorithm buffer insert proceed th great lake symposium great lake symposium vlsi march stresalago maggior itali jason cong lei he effici techniqu devic interconnect optim deep submicron design proceed intern symposium physic design p april monterey california unit state arlindo l oliveira rajeev murgai exact gate assign algorithm tree circuit rise fall delay proceed ieeeacm intern confer computeraid design novemb san jose california jason cong chengkok koh interconnect layout optim higherord rlc model proceed ieeeacm intern confer computeraid design p novemb san jose california unit state rajeev murgai perform optim rise fall paramet proceed ieeeacm intern confer computeraid design p novemb san jose california unit state minghorng lai d f wong maze rout buffer insert wires proceed th confer design autom p june lo angel california unit state xiaop tang martin d f wong tradeoff rout resourc runtim qualiti buffer rout proceed confer asia south pacif design autom electron design solut fair p januari yokohama japan jason cong tianm kong david zhigang pan buffer block plan interconnectdriven floorplan proceed ieeeacm intern confer computeraid design p novemb san jose california unit state d baer j cortadella m kishinevski layoutawar gate duplic buffer insert proceed confer design autom test europ april nice franc yuantao peng xun liu power macromodel global interconnect consid practic repeat insert proceed th acm great lake symposium vlsi april boston ma usa charl alpert anirudh devgan wire segment improv buffer insert proceed th annual confer design autom p june anaheim california unit state p sarkar c koh repeat block plan simultan delay transit time constraint proceed confer design autom test europ p march munich germani takumi okamoto jason cong buffer steiner tree construct wire size interconnect layout optim proceed ieeeacm intern confer computeraid design p novemb san jose california unit state jason cong tianm kong zhigang david pan buffer block plan interconnect plan predict ieee transact larg scale integr vlsi system v n p minghorng lai d f wong memoryeffici interconnect optim proceed confer asia south pacif design autom p januari yokohama japan j cong c koh k leung simultan buffer wire size perform power optim proceed intern symposium low power electron design p august monterey california unit state feodor f dragan andrew b kahng ion mandoiu sudhakar muddu alexand zelikovski provabl good global buffer multitermin multicommod flow approxim proceed confer asia south pacif design autom p januari yokohama japan xun liu yuantao peng mario c papaefthymi practic repeat insert low power repeat librari need proceed st annual confer design autom june san diego ca usa imin liu adnan aziz d f wong meet delay constraint dsm minim repeat insert proceed confer design autom test europ p march pari franc xiaop tang ruiqi tian hua xiang d f wong new algorithm rout tree construct buffer insert wire size obstacl constraint proceed ieeeacm intern confer computeraid design novemb san jose california john lilli chungkuan cheng tingt y lin chingyen ho new perform driven rout techniqu explicit areadelay tradeoff simultan wire size proceed rd annual confer design autom p june la vega nevada unit state chakraborti rajeev murgai layoutdriven time optim gener de morgan transform proceed confer asia south pacif design automationvlsi design p januari ruim li dian zhou jin liu xuan zeng poweroptim simultan buffer insertions wire size proceed ieeeacm intern confer computeraid design p novemb probir sarkar vivek sundararaman chengkok koh routabilitydriven repeat block plan interconnectcentr floorplan proceed intern symposium physic design p may san diego california unit state jason cong lei he effici approach simultan transistor interconnect size proceed ieeeacm intern confer computeraid design p novemb san jose california unit state sampath dechu zion cien shen chri c n chu effici rout tree construct algorithm buffer insert wire size obstacl consider proceed confer asia south pacif design autom electron design solut fair p januari yokohama japan henrik esbensen ernest s kuh performancedriven icmcm placement algorithm featur explicit design space explor acm transact design autom electron system toda v n p jan feodor f dragan andrew b kahng ion mndoiu sudhakar muddu alexand zelikovski provabl good global buffer use avail buffer block plan proceed ieeeacm intern confer computeraid design novemb san jose california jason cong lei he optim wires interconnect multipl sourc acm transact design autom electron system toda v n p oct christoph bartoschek stephan held dieter rautenbach jen vygen effici gener short fast repeat tree topolog proceed intern symposium physic design april san jose california usa rajeev murgai technologybas transform logic synthesi verif kluwer academ publish norwel ma jason cong patrick h madden perform driven global rout standard cell design proceed intern symposium physic design p april napa valley california unit state jason cong zhigang pan lei chengkok koh keiyong khoo interconnect design deep submicron ic proceed ieeeacm intern confer computeraid design p novemb san jose california unit state massoud pedram hirendu vaishnav power optim vlsi layout survey journal vlsi signal process system v n p march dian zhou ruim li design verif highspe vlsi physic design journal comput scienc technolog v n p march