0.7
2020.2
May  7 2023
15:24:31
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/data_mem/sim/data_mem.v,1709888296,verilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/inst_mem_1/sim/inst_mem.v,,data_mem,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/inst_mem_1/sim/inst_mem.v,1709888336,verilog,,,,inst_mem,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sim_1/new/SoC_CPU_tb.sv,1709684638,systemVerilog,,,,SoC_CPU_tb,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv,1709889161,systemVerilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv,,SoC_top,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv,1709886544,systemVerilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_define.h,la32r_EX_stage,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv,1709776728,systemVerilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_define.h,la32r_ID_stage,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv,1709886474,systemVerilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_define.h,la32r_IF_stage,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv,1709893256,systemVerilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_define.h,la32r_MEM_stage,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv,1709777115,systemVerilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_define.h,la32r_WB_stage,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv,1709616476,systemVerilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv,,la32r_alu,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_define.h,1709616476,verilog,,,,,,,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv,1709616476,systemVerilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv,,la32r_regfile,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv,1709616476,systemVerilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv,,decoder_4;decoder_6;decoder_7,,uvm,,,,,,
C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv,1709886593,systemVerilog,,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sim_1/new/SoC_CPU_tb.sv,C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_define.h,la32r_top,,uvm,,,,,,
