SCHM0106

HEADER
{
 FREEID 298
 VARIABLES
 {
  #ARCHITECTURE="Mux8x1_1"
  #BLOCKTABLE_FILE="#CarimboLarc.bde"
  #BLOCKTABLE_INCLUDED="1"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"s\"><left=\"2\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="Mux8x1_1"
  #LANGUAGE="VHDL"
  AUTHOR="Wilson Ruggiero"
  COMPANY="Larc-Epusp"
  CREATIONDATE="18/11/2013"
  PAGECOUNT="2"
  TITLE="No Title"
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  20, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="I0"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (540,500)
   VERTEXES ( (2,116) )
  }
  TEXT  21, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (444,483,469,518)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20
  }
  INSTANCE  25, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="I1"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (540,540)
   VERTEXES ( (2,113) )
  }
  TEXT  26, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (444,523,469,558)
   ALIGN 6
   MARGINS (1,1)
   PARENT 25
  }
  INSTANCE  30, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="I2"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (540,580)
   VERTEXES ( (2,103) )
  }
  TEXT  31, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (444,563,469,598)
   ALIGN 6
   MARGINS (1,1)
   PARENT 30
  }
  INSTANCE  35, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="I3"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (540,620)
   VERTEXES ( (2,98) )
  }
  TEXT  36, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (444,603,469,638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 35
  }
  INSTANCE  40, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="I4"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (540,660)
   VERTEXES ( (2,93) )
  }
  TEXT  41, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (444,643,469,678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 40
  }
  INSTANCE  45, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="I5"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (540,700)
   VERTEXES ( (2,88) )
  }
  TEXT  46, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (444,683,469,718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 45
  }
  INSTANCE  50, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="I6"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (540,740)
   VERTEXES ( (2,83) )
  }
  TEXT  51, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (444,723,469,758)
   ALIGN 6
   MARGINS (1,1)
   PARENT 50
  }
  INSTANCE  55, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="I7"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (540,780)
   VERTEXES ( (2,78) )
  }
  TEXT  56, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (444,763,469,798)
   ALIGN 6
   MARGINS (1,1)
   PARENT 55
  }
  INSTANCE  60, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="S(2:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (520,940)
   VERTEXES ( (2,71) )
  }
  TEXT  61, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (368,923,449,958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 60
  }
  PROCESS  65, 0, 0
  {
   LABEL "Multiplexador8x1"
   TEXT 
"Multiplexador8x1 :\n"+
"process (S, I7, I6, I5, I4, I3, I2, I1, I0)\n"+
"-- Section above this comment may be overwritten according to\n"+
"-- \"Update sensitivity list automatically\" option status\n"+
"-- declarations\n"+
"begin\n"+
"-- statements\n"+
"case S is\n"+
"\t\twhen \"000\" \t=> O <= I0 \t\t\t\tafter Tsel;\n"+
"\t\twhen \"001\" \t=> O <= I1 \t\t\t\tafter Tsel;\n"+
"\t\twhen \"010\"\t=> O <= I2\t\t\t\tafter Tsel;\n"+
"\t\twhen \"011\"\t=> O <= I3\t\t\t\tafter Tsel;\n"+
"\t\twhen \"100\"\t=> O <= I4\t\t\t\tafter Tsel;\n"+
"\t\twhen \"101\"\t=> O <= I5\t\t\t\tafter Tsel;\n"+
"\t\twhen \"110\"\t=> O <= I6\t\t\t\tafter Tsel;\n"+
"\t\twhen \"111\"\t=> O <= I7\t\t\t\tafter Tsel;\n"+
"\t\twhen others => O <= 'X'             after Tsel;\n"+
"\tend case;\n"+
"end process Multiplexador8x1;\n"+
""
   RECT (620,440,960,820)
   ALIGN 5
   MARGINS (20,20)
   FONT (14,0,0,700,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   CORNER 10
   VTX (  72, 79, 84, 89, 94, 99, 104, 114, 117, 122 )
   VARIABLES
   {
    #DIRECTION_LIST="72 79 84 89 94 99 104 114 117 "
    #UPDATE_SENS_LIST="1"
   }
   LIST (  72, 79, 84, 89, 94, 99, 104, 114, 117 )
  }
  INSTANCE  66, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="O"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (1120,620)
   VERTEXES ( (2,121) )
  }
  TEXT  67, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1192,603,1217,638)
   ALIGN 4
   MARGINS (1,1)
   PARENT 66
  }
  VTX  71, 0, 0
  {
   COORD (520,940)
  }
  VTX  72, 0, 0
  {
   COORD (780,820)
  }
  VTX  74, 0, 0
  {
   COORD (780,940)
  }
  BUS  75, 0, 0
  {
   NET 77
   VTX 71, 74
  }
  BUS  76, 0, 0
  {
   NET 77
   VTX 74, 72
  }
  NET BUS  77, 0, 0
  VTX  78, 0, 0
  {
   COORD (540,780)
  }
  VTX  79, 0, 0
  {
   COORD (620,780)
  }
  WIRE  81, 0, 0
  {
   NET 82
   VTX 78, 79
  }
  NET WIRE  82, 0, 0
  VTX  83, 0, 0
  {
   COORD (540,740)
  }
  VTX  84, 0, 0
  {
   COORD (620,740)
  }
  WIRE  86, 0, 0
  {
   NET 87
   VTX 83, 84
  }
  NET WIRE  87, 0, 0
  VTX  88, 0, 0
  {
   COORD (540,700)
  }
  VTX  89, 0, 0
  {
   COORD (620,700)
  }
  WIRE  91, 0, 0
  {
   NET 92
   VTX 88, 89
  }
  NET WIRE  92, 0, 0
  VTX  93, 0, 0
  {
   COORD (540,660)
  }
  VTX  94, 0, 0
  {
   COORD (620,660)
  }
  WIRE  96, 0, 0
  {
   NET 97
   VTX 93, 94
  }
  NET WIRE  97, 0, 0
  VTX  98, 0, 0
  {
   COORD (540,620)
  }
  VTX  99, 0, 0
  {
   COORD (620,620)
  }
  WIRE  101, 0, 0
  {
   NET 102
   VTX 98, 99
  }
  NET WIRE  102, 0, 0
  VTX  103, 0, 0
  {
   COORD (540,580)
  }
  VTX  104, 0, 0
  {
   COORD (620,580)
  }
  WIRE  106, 0, 0
  {
   NET 107
   VTX 103, 104
  }
  NET WIRE  107, 0, 0
  NET WIRE  112, 0, 0
  VTX  113, 0, 0
  {
   COORD (540,540)
  }
  VTX  114, 0, 0
  {
   COORD (620,540)
  }
  WIRE  115, 0, 0
  {
   NET 112
   VTX 113, 114
  }
  VTX  116, 0, 0
  {
   COORD (540,500)
  }
  VTX  117, 0, 0
  {
   COORD (620,500)
  }
  WIRE  119, 0, 0
  {
   NET 120
   VTX 116, 117
  }
  NET WIRE  120, 0, 0
  VTX  121, 0, 0
  {
   COORD (1120,620)
  }
  VTX  122, 0, 0
  {
   COORD (960,620)
  }
  WIRE  124, 0, 0
  {
   NET 125
   VTX 121, 122
  }
  NET WIRE  125, 0, 0
  GENERIC  126, 0, 0
  {
   LABEL "Generic_1"
   TEXT 
"Tsel : time := 2 ns;\n"+
""
   RECT (1180,260,1700,400)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  VHDLDESIGNUNITHDR  127, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.std_logic_arith.all;\n"+
"use IEEE.std_logic_signed.all;\n"+
"use IEEE.std_logic_unsigned.all;"
   RECT (240,260,620,380)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1371399343"
   AUTOR="Nome do autor",BOTH
   DATA="Data de criação",BOTH
   PAGENAME=""
   PAGENUMBER="1"
   PROJETO="Nome do Projeto",BOTH
  }
 }
 
 BODY
 {
  LINE  279, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1180,1340), (1180,1500) )
   FILL (1,(0,0,0),0)
  }
  LINE  280, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1180,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  281, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (2000,1500), (2000,1320), (1180,1320) )
   FILL (1,(0,0,0),0)
  }
  LINE  282, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (2000,1500), (1180,1500) )
   FILL (1,(0,0,0),0)
  }
  LINE  283, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1480,1340), (1480,1400) )
   FILL (1,(0,0,0),0)
  }
  LINE  284, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1480,1400), (1480,1500) )
   FILL (1,(0,0,0),0)
  }
  BMPPICT  285, 0, 0
  {
   RECT (1180,1320,1480,1380)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0AWCAAACgAAAChAAAALAAAAAEACAAAAAAAMBwAABMLAAATCwAAAAEAAAAAAABiDwAA98GeAKJvZADQtrIAikYxAP///wC9mpQA/e3iAHMnGADo2tIA1JFkAN+fcwD/1rkAbSAEAOnKtQCdZVIAyIRYAOuwiwD/59QAu5J9APr28gCwgXEAaxgAAJZXOwBzIAMA/93DAOTTyADJqZgA7eLiAH41GQDntZYAjE09AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRQUBwcZGRkODg4ODgwZEhIHFBQUBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFBQUFBQUFBQUFBQUFFAcHEhIZDAwBAQEREQsLChAQEBAKCxEBDhkHBxQUFBQUFBQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFBQUUBxIZDBkZGRkZDAwMDAEBERELCwsTCx4eDgwZEgcHFBQUHA4eHg4ZHAcUBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBQUFBQcSGRkZGRkZGRkZGRkZGRkZGRkZGQkSBxQUBQUFBQUFBQUFBQUFFAkOHhERAQ4SBwUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFBQUFBQcZDBkZGRkZGRkSEhISEhISEgcUBQUFBQUFBQUFBQUFBQUFBRQUFAcHHAkOGwoRAQwZFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQcMDAwZGRISEgcHBxQUFBQFBQUFBQUFBRQUBxwJGg4DAxsbBhUVFQ8XFxcEBB0dHQQXDxAbDgkUBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQcMAQwMGRIHBwcHBwcHEhIJGhoDGxsGExUVDxcXBAQdHR0YGBgWFhYAAAAAAAAAAAAAABYIHR8CGwkFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRQaGxsHBQUFBQUFBQUFAAAABQUFBQUFBQUZAQEMGRkZHhMTEBUPDxcXFwQEHR0ICBgWFhYWFhYWFhYAAAAAAAAAAAAAFhgdBB8PAhUGAwMaGhwcFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFHAMTDwQYCBcbHAUFBQUFBQUAAAAFBQUFBQUFDhEBDBkZGRIeBAAWFhYWFhYWFhYWFhYWFhYWFhYAAAAAABYWCAgdHw8CFQYbAxocHBQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRwaBg8EHQ0WFhYWFhgEEwkFBQUFBQAAAAUFBQUFBQ4LEQEMGRkSEgcOBAAWGBgYGBgYGBgYGBgYDQ0NCB0EHwIVExsDGgkcFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUcHBQFBQUFBQUFBQUFBRQcHAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUUCRsVFx0YFhYWGBgYGBgYGBYWBBUaFAUFAAAABQUFBQUOCxEBDBkZGRISBxQaHxYYGBgYGBgYGBgYFh0VGwMOCRwUFAUFBQUFBRQaDhwHFBQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRUEDxUbGhwUBQUHCQMGDx0PFAUFBQUFBQUFBQUFBQUFBQUFBQUFHAkJCRoaGhoOHAUFBQUFBQUFBQcaGw8EGBYWGBgYGBgYGBgYGBgWFhYAAB0VGgUAAAAFBQUFDgoLEQEMGRkSEgcHFAUcDxYWDQ0YGBgYGBgYGAYFBQUFBQUFBQUFBQUFBQMfHR8PFRMbAxoJBxQFBQUFBQUFBQUFBQUFBQUUDwAAFhgIBAMFBwIdGBYWAAQcBQUFBQUFBQUFBQUFBQUFBQUFFBsEHR0dHR0ICAIcBQUFBQUFHA4TFx0WFhYWDQ0NGBgYGBgWFhYAAAANHR8PAhMaBQAAAAUFBRIKCgsRAQwZGRISBwcUBQUcDwAWGBgNDQ0NDQ0WGBsFBQUFBQUFBQUFBQUFBRofAAAWFhYIHQQXDxsUBQUFBQUFBQUFBQUFBQcXFhgYGAAAGwUHBAANDQ0WHQkFBQUFBQUFBQUFBQUFBQUFBRwVDQAWFhYWAAgVHAUFBQUHDhMXHRYAFg0NDQ0NDRYWFgAAABYIHR8CExsaHBQFBQUFAAAABQUUHhAKCxEBDBkZEhIHFAUFBQUcAgANDQ0NDQ0NDQ0AHQMFBQUFBQUFBQUFBQUFBQcVCBYYFhYWAAAADRUUBQUFBQUFBQUFBQUFHB8WGBgYFh0OBRQPFhgYGBYdGgUFBQUFBQUFBQUFBQUFBQUOFwAAGBgYGAAfAwUFBRQaExcdFgAAFhgYGBgWAAAAAA0dHw8VGwMJHBQFBQUFBQUFBQUAAAAFBRIKEAoLEQEMGRkSEgcFBQUFBQUHAgAWGBgYDQ0NDQ0ABAkFBQUFBQUFBQUFBQUFBQUbBAANGBgYGBgAFhUHBQUFBQUFBQUFBQUaHRYYGBgAHRoFBQIAGBgYFhgDBQUFBQUFBQUFBQUFBQUFGx0AFg0NDRYADwkFBRwbDx0NFhYWGBgYFgAAAA0IHw8VGxocBwUFBQUFBQUFBQUFBQUFBQAAAAUFDhAQCgsRAQwZGRIHFAUFBQUFBQUUAgAWGA0NDQ0NDQ0WDwcFBQUFBQUFBQUFBQUFBQUJDwAWDQ0NDQ0WFg8JBQUFBQUFBQUFBQMdFg0NDQAEHAUFExYNDQ0NFhsFBQUFBQUFBQUFBQUFBxUNAA0NDQ0ADRUHBRQbHxgWFhYYGBgWAAAIHwITAxocFAUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABRQeChAKCxEBDBkZEhIUBQUFBQUFBQUUFRYWDQ0NDQ0NDQ0WFRQFBQUFBQUFBQUFBQUFBQUHFQ0ADRgYGBgYFh8aBQUFBQUFBQUFAwgWGBgYABccBQUbDQ0NDQ0WEwUFBQUFBQUFBQUFBRoXFhYYGBgWAB0DBQUJDxgWFhgYGBYWDQQCBhocFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFFB4KEAoLEQEMGRkZEgUFBQUFBQUFBQUUFRYWDQ0NDRgYGBgYBgUFBQUFBQUFBQUFBQUFBQUFGwgAFg0NDQ0NAAQDBQUFBQUFBQUbDRYNDQ0WDxQFBQMNDQ0NDQACFAUFBQUFBQUFBQUbBBYWGBgYFhYPGgUFHBcAFhgYGBgWCAIDHBQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUHEQoQEAoLEQEMGRkSBQUFBQUFBQUFBQUFEw0WDQ0NGBgYGBYdAwUFBQUFBQUFBQUFBQUFBQUFGh8AAA0NGBgYFh0bBQUFBQUFBRMYGBgYGBYVBQUFGggWGBgYAA8UBQUFBQUFBQUHFRgWGA0NDQ0IFQcFBQUTABYYGBgYFh0DBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQceCwoQCgsRAQwMGRIUBQUFBQUFBQUFBQUFEw0WDQ0NDQ0NDRYECQUFBQUFBQUFBQUFBQUFBQUFHAINAA0YGBgYFggGFAUFBQUFFRYWGBgWFhMFBQUJHRYYGBgAHxwFBQUFBQUFCQ8WFg0NDQ0NHRsFBQUFBQIADQ0NDQ0WFQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFFA4LCxAQCgsRAQwMEhQFBQUFBQUFBQUFBQUFBg0AGBgYGBgYGAAXHAUFBQUFBQUFBQUFBQUFBQUFFAYIABgNDQ0NFhYVBwUFBRQPABYWDRYWGwUFBRwEFhgYGBYdCQUFBQUFFAMEABYNDQ0NDRYEGwkFBQUFGwAAGBgYGBYXCQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFGQsLChAKCxEBDAwZFAUFBQUFBQUFBQUFBQUFBggAGBgYGBgYGBYVFAUFBQUFBQUFBQUFBQUFBQUFBQMEABYNDQ0NFhYPHAUFHBcADQ0NFggDBQUFFA8AGBgYFh0aBQUFBRQbCAAAAAAAABYWDRYNBBUaBQUHDwAADQ0NDRYEGxwFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUUHgsKEBAKCxEBDAwHBQUFBQUFBQUFBQUFBQUFGwgADQ0YGBgYGBgGBQUFBQUFBQUFBQUFBQUFBQUFBQkPAAANDQ0NFhYXCQUJBBYYGBgAHRoFBQUFAgAYGBgWDQMFBQUFFAMbBhUCHx0NAAANDRYAAB0VHAUcDwAAGBgYGAANHxUDBwUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUSEQsKEAoKCxEBARkFBQUFBQUFBQUFBQUFBQUFGwgADQ0YGBgYFggDBQUFBQUFBQUFBQUFBQUFBQUFBQcVDQANDQ0NFgAEGgkdAA0NDQAdCQUFBQUVABgYGBYWGwUFBQUFBQUFBRQcCQMVHw0NDQ0WAAAPHAUHEwgAAA0NDRYAAB0XEw4HBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUJEQoKEBAKCxEBAQcFBQUFBQUFBQUFBQUFBQUFGwgADRgYGBgYAAQaBQUFBQUFBQUFBQUFBQUFBQUFBRQbCAANDQ0NDQAEFR0WDQ0NAB8cBQUFBRMADQ0NDRYTBQUFBQUFBQUFBQUFBQUOHQAYDQ0NABYbBQUFDgIIABYNDQ0WFhYWHRcVGxoUBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUZEQoKEBAKCwsRDhQFBQUFBQUFBQUFBQUFBQUFAx0ADQ0NDQ0NABccBQUFBQUFBQUFBQUFBQUFBQUFBQUaHwAWGBgYGBYWGA0NDQ0AFwcFBQUFGxYWDQ0NABUUBQUFBQUFBQUFBQUHAw8YFg0NDQ0ADRsFBQUFFAMCCAAAFg0NDQ0WFhYYHRcVGxocBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUSEQoKEBAKCwsRDAUFBQUFBQUFBQUFBQUFBQUFDgQADQ0NDQ0NFg8UBQUFBQUFBQUFBQUFBQUFBQUFBQUcAg0WGBgYGBYWDQ0NFgAPFAUFBQUDDRYNDQ0ADxQFBQUFBQUUCQMGAgQYFg0NDQ0WAA0TFAUFBQUFBRQaFQQNABYWFhYWFhYWFhYYHQQbBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUHHgsKEBAQCgoLDAUFBQUFBQUFBQUFBQUFBQUFGgQADRgYGBgYFhUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFGwgADQ0NDQ0NDQ0WFhUFBQUFBRodFg0NDRYXBxQcCQ4bFRcdGBYWFhYWFhYAAAgPAwUFBQUFBQUFBQUFHBsCBA0WABYWDRgYGBgWABcHBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFGRELChAQEBAKDAUFBQUFBQUFBQUFBQUFBQUFGh8ADQ0NDQ0WCBsFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAwQAFhgYGA0NDRYNBgUFBQUFHAQWDQ0NDR0VAh8dCBYWABYWFhYWAAAADQQCAxQFBQUFBQUFBQUFBQUFBQUJGwIEHQ0AABYWGBgABAkFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBw4LChAQEBAQDhQFBQUFBQUFBQUFBQUFBQUFCR8AFg0NDQ0WHRoFBQUFBQUFBQUFBQUFBQUFBQUFBQUFCQIAABgYGBgYFhgbBQUFBQUcHwANDQ0NFgAAAAAWFhYWFgAAAAAIHwIbCQUFBQUFBQUFBQUFBQUFBQUFBQUFBRwDEwIECA0AAAANAwUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBRwOEQoKChAQHhIFBQUFBQUFBQUFBQUFBQUFCR8AFhgYGBgABAkFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBxMIAA0YGBgWCAMFBQUFBRQPAA0NDQ0NDQ0NFgAAAAAIBA8CBgMcBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFBwOBhUCHwQbBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFBQUFBQUHDB4LCwsKCwwUBQUFBQUFBQUFBQUFBQUFHAIAFhgYGBgADxwFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQMfAAANDQAIGgUFBQUFBQIADQ0NAAAAABYIBB8CBgMJBxQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRQcCRwFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFFBIOHhELCx4SBQUFBQUFBQUFBQUFBQUFBwIWGBgYGBYWFRQFFBQFBQUFBQUFBQUFBQUFBQUFBQUFBRwCCBYWFgIUBQUFBQUFAx0AAA0dHwIVGwMJBxQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBQUFBQUFBQUHCQ4eEREOBxQFBQUFBQUFBQUFBQUFCQQWGBgYHQ0WFQcHBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRQaExMDFAUFBQUFBQUFCQYTAwkcFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFBQUFBQUFBQUFBQUFBQcHDAwMGQcUBQUFBQUFBQUFBQUJBBYNDQ0dHwQdGwcUFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQcHEhIHFBQFBRQUFBQcAxcWFhYWFhYdFxAQCx4aCRwUBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFBQUFBQUCQ4DBg8IABYNDQ0NDQ0EGwYPGhQUFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUF"+
"AAAABQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUUHAkaAxsGBhMTEwYGBhocHBsDFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBxoUBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBwcFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAA=="
  }
  RECT  286, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (1180,1320,1480,1380)
   FILL (1,(0,0,0),0)
  }
  TEXT  287, 0, 0
  {
   TEXT "PCS2405: Arquitetura de Computadores"
   RECT (1500,1340,1974,1372)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,700,0,0,0,"Arial")
  }
  LINE  288, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1180,1440), (1180,1440), (1480,1440) )
   FILL (1,(0,0,0),0)
  }
  LINE  289, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1480,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  TEXT  290, 0, 0
  {
   TEXT "Projeto"
   RECT (1280,1400,1362,1430)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   VAR
  }
  TEXT  291, 0, 0
  {
   TEXT "Data"
   RECT (1360,1460,1415,1490)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  292, 0, 0
  {
   TEXT "Autor"
   RECT (1200,1460,1262,1490)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  LINE  293, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1320,1440), (1320,1500) )
   FILL (1,(0,0,0),0)
  }
  LINE  294, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1800,1440), (1800,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  295, 0, 0
  {
   TEXT "$Projeto"
   RECT (1500,1400,1692,1430)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  296, 0, 0
  {
   TEXT "$Autor"
   RECT (1500,1460,1669,1490)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  297, 0, 0
  {
   TEXT "$Data"
   RECT (1800,1460,1979,1490)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
 }
 
}

