checking package dependencies
compiling /home/vmurali/StructuralSpec/lib/HaskellLib.bs
compiling /home/vmurali/StructuralSpec/lib/single/Base.bsv
compiling /home/vmurali/StructuralSpec/lib/single/Primitive.bsv
compiling ./Types.bsv
compiling ./Library.bsv
compiling ./Cop.bsv
code generation for mkCop starts
Verilog file created: single/mkCop.v
compiling ./ExecUtils.bsv
compiling /home/vmurali/StructuralSpec/lib/single/RegFileVerilog.bsv
compiling ./RegsFile.bsv
compiling ./Registers.bsv
code generation for mkRegisters starts
Verilog file created: single/mkRegisters.v
compiling ./MultiFifo.bsv
compiling ./Fifo.bsv
compiling ./Mem.bsv
code generation for mkMemory starts
Verilog file created: single/mkMemory.v
compiling ./Fetch.bsv
code generation for mkFetch starts
Verilog file created: single/mkFetch.v
compiling ./Execute.bsv
code generation for mkExecute starts
Verilog file created: single/mkExecute.v
compiling ./Writeback.bsv
code generation for mkWriteback starts
Verilog file created: single/mkWriteback.v
compiling ./Core.bsv
code generation for mkPcQ starts
Verilog file created: single/mkPcQ.v
code generation for mkInstReqQ starts
Verilog file created: single/mkInstReqQ.v
code generation for mkInstQ starts
Verilog file created: single/mkInstQ.v
code generation for mkDataReqQ starts
Verilog file created: single/mkDataReqQ.v
code generation for mkDataQ starts
Verilog file created: single/mkDataQ.v
code generation for mkCore starts
Verilog file created: single/mkCore.v
compiling Processor.bsv
code generation for mkProcessor starts
Verilog file created: single/mkProcessor.v
All packages are up to date.
