// Seed: 463830441
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3,
    output tri0 id_4,
    output wand id_5,
    output wire id_6,
    input wand id_7,
    input wand id_8,
    output supply0 id_9,
    input tri1 id_10,
    input wire id_11,
    input wor id_12,
    output wire id_13,
    input tri0 id_14,
    input uwire id_15,
    input wire id_16,
    output wor module_0,
    input wor id_18,
    input tri1 id_19
);
  wire id_21, id_22;
  assign id_4 = {
    "" + 1'b0,
    id_11 - id_14,
    id_7,
    id_8,
    id_2,
    1 ? id_2#(
        .id_15(1),
        .id_21(~1),
        .id_22(1)
    ) : id_2,
    id_7
  };
  wire id_23, id_24, id_25, id_26, id_27, id_28;
  wire id_29;
  wire id_30;
  wire id_31, id_32;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output tri id_2,
    output uwire id_3,
    input wire id_4,
    output logic id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11
);
  id_13(
      .id_0(1), .id_1(id_0), .id_2(1), .id_3((id_0))
  );
  always id_5 <= -id_7;
  id_14(
      .id_0(id_13), .id_1(1), .id_2(1'b0), .id_3(1'h0), .id_4(1 << id_1)
  ); module_0(
      id_3,
      id_10,
      id_1,
      id_3,
      id_3,
      id_2,
      id_6,
      id_8,
      id_4,
      id_2,
      id_10,
      id_9,
      id_4,
      id_3,
      id_11,
      id_4,
      id_11,
      id_3,
      id_4,
      id_1
  );
endmodule
