;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 2, 10
	JMP -1, @-20
	CMP -35, 14
	SLT 0, 10
	CMP 12, @10
	JMN @400, 1
	CMP -35, 14
	ADD #2, 0
	CMP -240, 0
	CMP -240, 0
	SUB @-127, 100
	CMP -240, 0
	SUB @121, 103
	SLT 0, 10
	DJN -1, @-20
	SUB @127, 106
	CMP -35, 14
	CMP 0, 10
	CMP -240, 0
	ADD #205, @140
	CMP -240, 0
	ADD -1, <-20
	SPL 0, <402
	SUB #400, 0
	ADD 30, 9
	SUB #401, 1
	ADD 30, 9
	SUB -240, 0
	SUB -240, 0
	SUB -240, 0
	SUB <-240, 4
	SUB 0, @100
	SUB 0, @100
	SPL 0, <402
	SUB <0, @2
	SPL 0, <402
	CMP #2, 0
	SUB 0, 10
	ADD #205, @140
	JMZ 0, 170
	ADD #205, @140
	SPL 0, <402
	ADD #270, <1
	CMP -207, <-120
	SPL 0, <402
	JMN @12, #200
