
---------- Begin Simulation Statistics ----------
final_tick                               2293712421237                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 412354                       # Simulator instruction rate (inst/s)
host_mem_usage                               10723720                       # Number of bytes of host memory used
host_op_rate                                   736678                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3734.58                       # Real time elapsed on the host
host_tick_rate                              614182730                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1539965981                       # Number of instructions simulated
sim_ops                                    2751179218                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.293712                       # Number of seconds simulated
sim_ticks                                2293712421237                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      6888025289                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                6888025289                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                         33659071                       # Number of branches fetched
system.cpu1.committedInsts                  539965980                       # Number of instructions committed
system.cpu1.committedOps                    851176166                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  132058500                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       116729                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  115362869                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       189556                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  789530170                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           61                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6888025286                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6888025286                       # Number of busy cycles
system.cpu1.num_cc_register_reads           144967684                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           94663139                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     26990085                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             592756149                       # Number of float alu accesses
system.cpu1.num_fp_insts                    592756149                       # number of float instructions
system.cpu1.num_fp_register_reads           927699621                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          490919973                       # number of times the floating registers were written
system.cpu1.num_func_calls                    5255867                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            468897184                       # Number of integer alu accesses
system.cpu1.num_int_insts                   468897184                       # number of integer instructions
system.cpu1.num_int_register_reads         1071297273                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         208578636                       # number of times the integer registers were written
system.cpu1.num_load_insts                  132058478                       # Number of load instructions
system.cpu1.num_mem_refs                    247421343                       # number of memory refs
system.cpu1.num_store_insts                 115362865                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass              2655666      0.31%      0.31% # Class of executed instruction
system.cpu1.op_class::IntAlu                291821064     34.28%     34.60% # Class of executed instruction
system.cpu1.op_class::IntMult                      88      0.00%     34.60% # Class of executed instruction
system.cpu1.op_class::IntDiv                      112      0.00%     34.60% # Class of executed instruction
system.cpu1.op_class::FloatAdd               80880360      9.50%     44.10% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   18772      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      30      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     302      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  28203      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     44.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd          156513756     18.39%     62.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp            4974922      0.58%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 14      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv            3091012      0.36%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          63770520      7.49%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 2      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     70.93% # Class of executed instruction
system.cpu1.op_class::MemRead                20789212      2.44%     73.37% # Class of executed instruction
system.cpu1.op_class::MemWrite               13526939      1.59%     74.96% # Class of executed instruction
system.cpu1.op_class::FloatMemRead          111269266     13.07%     88.04% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite         101835926     11.96%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 851176166                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  352                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26832082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      53927232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     53536470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2816                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    107073881                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2816                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16966798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10310224                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16521858                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10128352                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10128352                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16966798                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     81022382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     81022382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               81022382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2393943936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2393943936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2393943936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27095150                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27095150    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27095150                       # Request fanout histogram
system.membus.reqLayer4.occupancy        130642007359                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy       144684032240                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     39060567                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     39060567                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     39060567                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     39060567                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 86226.417219                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 86226.417219                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 86226.417219                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 86226.417219                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38758869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38758869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38758869                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38758869                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 85560.417219                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 85560.417219                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 85560.417219                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 85560.417219                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     39060567                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     39060567                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 86226.417219                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 86226.417219                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38758869                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38758869                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 85560.417219                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 85560.417219                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.867183                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.867183                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.802475                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.802475                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1036606144212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1036606144212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1036606144212                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1036606144212                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82908.454222                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82908.454222                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82908.454222                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82908.454222                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2055                       # number of writebacks
system.cpu0.dcache.writebacks::total             2055                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1028279132226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1028279132226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1028279132226                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1028279132226                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82242.454222                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82242.454222                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82242.454222                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82242.454222                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1036549051695                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1036549051695                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82911.043076                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82911.043076                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1028222758323                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1028222758323                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82245.043076                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82245.043076                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     57092517                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     57092517                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52912.434662                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52912.434662                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     56373903                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     56373903                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 52246.434662                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52246.434662                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    789529323                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       789529323                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    789529323                       # number of overall hits
system.cpu1.icache.overall_hits::total      789529323                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          847                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           847                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          847                       # number of overall misses
system.cpu1.icache.overall_misses::total          847                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     71341587                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     71341587                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     71341587                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     71341587                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    789530170                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    789530170                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    789530170                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    789530170                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84228.556080                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84228.556080                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84228.556080                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84228.556080                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          336                       # number of writebacks
system.cpu1.icache.writebacks::total              336                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          847                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          847                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     70777485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     70777485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     70777485                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     70777485                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 83562.556080                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83562.556080                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 83562.556080                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83562.556080                       # average overall mshr miss latency
system.cpu1.icache.replacements                   336                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    789529323                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      789529323                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     71341587                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     71341587                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    789530170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    789530170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84228.556080                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84228.556080                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     70777485                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     70777485                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 83562.556080                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83562.556080                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          502.046229                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          789530170                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              847                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         932148.961039                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   502.046229                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.980559                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.980559                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       6316242207                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      6316242207                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    206388279                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       206388279                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    206388279                       # number of overall hits
system.cpu1.dcache.overall_hits::total      206388279                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     41033090                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      41033090                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     41033090                       # number of overall misses
system.cpu1.dcache.overall_misses::total     41033090                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1630360031643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1630360031643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1630360031643                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1630360031643                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    247421369                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    247421369                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    247421369                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    247421369                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.165843                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.165843                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.165843                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.165843                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 39732.811534                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39732.811534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 39732.811534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39732.811534                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     30384050                       # number of writebacks
system.cpu1.dcache.writebacks::total         30384050                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     41033090                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     41033090                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     41033090                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     41033090                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1603031994369                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1603031994369                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1603031994369                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1603031994369                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.165843                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.165843                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.165843                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.165843                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 39066.811551                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39066.811551                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 39066.811551                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39066.811551                       # average overall mshr miss latency
system.cpu1.dcache.replacements              41033081                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    114377489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      114377489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17681011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17681011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 601766448183                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 601766448183                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    132058500                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    132058500                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133888                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133888                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 34034.617601                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34034.617601                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     17681011                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     17681011                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 589990895523                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 589990895523                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.133888                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.133888                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 33368.617639                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33368.617639                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     92010790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      92010790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     23352079                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23352079                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1028593583460                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1028593583460                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    115362869                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    115362869                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.202423                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.202423                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 44047.195261                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44047.195261                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     23352079                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     23352079                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 1013041098846                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1013041098846                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.202423                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.202423                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 43381.195261                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43381.195261                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          247421368                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         41033089                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.029801                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2020404041                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2020404041                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data              856038                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            25586211                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26442261                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data             856038                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 12                       # number of overall hits
system.l2.overall_hits::.cpu1.data           25586211                       # number of overall hits
system.l2.overall_hits::total                26442261                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11646983                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          15446879                       # number of demand (read+write) misses
system.l2.demand_misses::total               27095150                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11646983                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              835                       # number of overall misses
system.l2.overall_misses::.cpu1.data         15446879                       # number of overall misses
system.l2.overall_misses::total              27095150                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     38300994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1007727838092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     69808455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1311558836625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2319394784166                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     38300994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1007727838092                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     69808455                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1311558836625                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2319394784166                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        41033090                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53537411                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       41033090                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53537411                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.931534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.985832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.376449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.506098                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.931534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.985832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.376449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.506098                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84549.655629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86522.650380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83602.940120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84907.691491                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85601.843288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84549.655629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86522.650380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83602.940120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84907.691491                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85601.843288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10310224                       # number of writebacks
system.l2.writebacks::total                  10310224                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     11646983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     15446879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27095150                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     11646983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     15446879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         27095150                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     35209371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 928225752578                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     64108606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1206117429938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2134442500493                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     35209371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 928225752578                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     64108606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1206117429938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2134442500493                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.931534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.985832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.376449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.506098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.931534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.985832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.376449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.506098                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77724.880795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79696.669307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76776.773653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78081.626064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78775.814140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77724.880795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79696.669307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76776.773653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78081.626064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78775.814140                       # average overall mshr miss latency
system.l2.replacements                       26833902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     30386105                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         30386105                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     30386105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     30386105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          376                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              376                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          376                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          376                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          996                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           996                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              466                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         13224340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              13224806                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data       10127739                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10128352                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     50377239                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 866399827239                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  866450204478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     23352079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23353158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.568119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.433698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.433704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82181.466558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85547.211203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85547.007497                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data     10127739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10128352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     46193693                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 797267777883                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 797313971576                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.568119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.433698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.433704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75356.758564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78721.201038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78720.997412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst            12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     38300994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     69808455                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    108109449                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.985832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84549.655629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83602.940120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83935.907609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     35209371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     64108606                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     99317977                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.985832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.990769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77724.880795                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76776.773653                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77110.230590                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       855572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12361871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13217443                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11646370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5319140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        16965510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1007677460853                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 445159009386                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1452836470239                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     17681011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30182953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.931565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.300839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.562089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86522.878876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83690.034364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85634.706545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11646370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5319140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     16965510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 928179558885                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 408849652055                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1337029210940                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.931565                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.300839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.562089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79696.897736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76863.863718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78808.665990                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 261169.091549                       # Cycle average of tags in use
system.l2.tags.total_refs                   107072885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27096046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.951606                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.434817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.026112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    116580.448574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       11.547386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    144561.634660                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.444719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.551459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996281                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          845                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8446                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        70825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       181934                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1740278142                       # Number of tag accesses
system.l2.tags.data_accesses               1740278142                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     745406912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         53440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     988600256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1734089600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        53440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    659854336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       659854336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       11646983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       15446879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27095150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10310224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10310224                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            12640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        324978365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            23298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        431004448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             756018751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        12640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        23298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            35938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      287679628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            287679628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      287679628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           12640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       324978365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           23298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       431004448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1043698379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10310167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  11646926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  15441721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.564164224064                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       616193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       616193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            64391735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9703024                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27095150                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10310224                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27095150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10310224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    57                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            848271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            845273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            848298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            844656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            848156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            844684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            848002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            845440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            848066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            844940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           848315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           844933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           848227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           844985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           848246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           845757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           848163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           845158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           848750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           844788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           847834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           845094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           848239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           844836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           848037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           844453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           847952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           845204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           847700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           844676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           847940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           844862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            323791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            320620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            323751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            323645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            320478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            323727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            320781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            323789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            320725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           323719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           320577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           323757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           323999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           321026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16           324012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17           320624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18           324135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19           320436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20           323537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21           320711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22           323890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23           320514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24           323792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25           320367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26           323593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27           320771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28           323478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29           320454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30           323833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31           320440                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 569293819987                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                90263663420                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1043150963007                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21014.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38506.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27095150                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10310224                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                21740676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5349259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 207419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 219763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 557114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 625971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 621472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 625097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 621698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 621175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 620010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 618645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 629461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 620092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 640410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 616292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 616198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 616193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 616193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 616193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     37400052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71     37400052    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     37400052                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       616193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.963390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.455558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3581.956233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       616188    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.75251e+06-2.81805e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        616193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       616193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.731961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.701494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           401421     65.15%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5599      0.91%     66.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           182201     29.57%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            26863      4.36%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              106      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        616193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1733755840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  333760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               659847488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1734089600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            659854336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       755.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       287.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    756.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    287.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2293712324001                       # Total gap between requests
system.mem_ctrls.avgGap                      61320.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    745403264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        53440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    988270144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    659847488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12639.771111482494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 324976774.376102328300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 23298.474344564864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 430860527.610093951225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 287676642.411930561066                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     11646983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     15446879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10310224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16975097                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 458292987901                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     30499230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 584810500779                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 128737915009853                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37472.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39348.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36526.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37859.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12486432.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         29157638157.625267                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         51474445824.436432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        37149008834.277245                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       12159959389.846495                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     199107044911.893646                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     265976396482.148682                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     565049511607.256104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1160074005207.803467                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.762621                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1553090027014                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 103110000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 637512394223                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         29163105329.880241                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         51484097486.225945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        37156038893.126923                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       12162183979.654554                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     199107044911.893646                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     266017593184.873199                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     565021071243.968872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1160111135029.920410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.778808                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1552984840798                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 103110000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 637617580439                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2293712421237                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30184252                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     40696329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          376                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        39673667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23353158                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23353158                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1300                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30182953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    123099260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             160611291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800324864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        75712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4570696896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5371129024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26833902                       # Total snoops (count)
system.tol2bus.snoopTraffic                 659854336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         80371313                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               80368497    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2816      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80371313                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        55892998719                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       40992127291                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            846153                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12506177423                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
