Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 29 19:16:22 2023
| Host         : LAPTOP-CG7C0U9M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TB_sc_computer_control_sets_placed.rpt
| Design       : TB_sc_computer
| Device       : xc7a50t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             992 |          400 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------+------------------+------------------+----------------+--------------+
| Clock Signal |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  clock_BUFG  |                                   |                  |               11 |             32 |         2.91 |
|  clock_BUFG  | computer/imem/bbstub_douta[8]_1   |                  |                9 |             32 |         3.56 |
|  clock_BUFG  | computer/imem/bbstub_douta[9]     |                  |               12 |             32 |         2.67 |
|  clock_BUFG  | computer/imem/register            |                  |               11 |             32 |         2.91 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]    |                  |                9 |             32 |         3.56 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_0  |                  |               12 |             32 |         2.67 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_1  |                  |               10 |             32 |         3.20 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_11 |                  |               11 |             32 |         2.91 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_14 |                  |               21 |             32 |         1.52 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_10 |                  |               17 |             32 |         1.88 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_12 |                  |               18 |             32 |         1.78 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_15 |                  |               12 |             32 |         2.67 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_2  |                  |                8 |             32 |         4.00 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_21 |                  |               16 |             32 |         2.00 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_22 |                  |               14 |             32 |         2.29 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_6  |                  |               10 |             32 |         3.20 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_17 |                  |               15 |             32 |         2.13 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_7  |                  |               12 |             32 |         2.67 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_8  |                  |               16 |             32 |         2.00 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_9  |                  |               13 |             32 |         2.46 |
|  clock_BUFG  | computer/imem/bbstub_douta[7]     |                  |               15 |             32 |         2.13 |
|  clock_BUFG  | computer/imem/bbstub_douta[7]_0   |                  |               19 |             32 |         1.68 |
|  clock_BUFG  | computer/imem/bbstub_douta[8]_0   |                  |               15 |             32 |         2.13 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_5  |                  |                9 |             32 |         3.56 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_13 |                  |                9 |             32 |         3.56 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_20 |                  |               15 |             32 |         2.13 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_4  |                  |                8 |             32 |         4.00 |
|  clock_BUFG  | computer/imem/bbstub_douta[8]     |                  |               16 |             32 |         2.00 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_3  |                  |               10 |             32 |         3.20 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_18 |                  |               15 |             32 |         2.13 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_16 |                  |                9 |             32 |         3.56 |
|  clock_BUFG  | computer/imem/bbstub_douta[10]_19 |                  |               14 |             32 |         2.29 |
+--------------+-----------------------------------+------------------+------------------+----------------+--------------+


