INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/kitap1b/13_dec2bcd/13_dec2bcd.sim/sim_1/impl/timing/xsim/dec2bcd_sim_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2bcd
INFO: [VRFC 10-311] analyzing module glbl
