TITLE: DFT - Sr. Engineer / Technical Lead (3-8 Yrs)

SKILLS: IT Software - Embedded

Job Description Â Send me Jobs like this * Exp in Scan Insertion, ATPG, Coverage analysis, Transition delay Test coverage analysis. * Analyze design & Propose best compression technique. * Debug & resolve the DRC issues. * Generating high quality ATPG test pattern. * Fixing DFT DRCs. Salary: Best in the Industry Industry: Semiconductors / Electronics Functional Area: IT Software - Embedded , EDA , VLSI , ASIC , Chip Design Role Category:Programming & Design Role:Team Lead/Technical Lead Keyskills DFT ATPG LBIST MBIST JTAG STA RTL TetraMax DFTMax DRC Vectors SCAN BIST Synthesis CDC Netlist Desired Candidate Profile * Exp on JTAG boundary scan is Plus. * Work with IDDQ constrains, Validation, & Pattern generation. * Knowledge of STA constraints & work with STA team to resolve timing violations * Exp in RTL & Gate level simulations of scan & MBIST test Vectors. Education- UG: B.Tech/B.E. - Electrical, Electronics/Telecommunication, Instrumentation PG:Any Postgraduate Company Profile: Newsoft Consultants Pvt. Ltd. Leading Front-line Client Leading Front-Line Client Position - Direct & Permanent Job Location - Bangalore Download PPT Photo 1 Â View Contact Details