// Seed: 2267287319
`define pp_9 0
`endcelldefine
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output id_7,
    output id_8
);
  assign id_1[1] = 1;
endmodule
