ncverilog(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Apr 27, 2023 at 20:10:54 CST
ncverilog
	testfixture.v
	ate.v
	+access+r
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'ate.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.

block              bin output
   0  0000000000000000000000000000000000000000000000000000000000000000
   1  0011101111111111111111111111111000000000000000000000011111111111
   2  1111111111111110000000000000000001011111111111111111111111111111
   3  0000000000000000001111111111111111111111111111100000000000000000
   4  0001111111111111111111111111110000000000000000000001101111111111
   5  0000000000000000000000000000000000000000000000000000000000000000
   6  0000000000000000000000000000000000000000000000000000000000000000
   7  0000101111111111111111111111110000000000000000000000011111111111
   8  1111111111111100000000000000000000010111111111111111111111111100
   9  0000000000000000000001111111111111111111111111100000000000000000
  10  0010111111111111111111111111111100000000000000000011011111111111
  11  0000000000000000000000000000000000000000000000000000000000000000
  12  0000000000000000000000000000000000000000000000000000000000000000
  13  0111111111111111111111111111111100000000000000000000111111111111
  14  1111111111111111000000000000000000111111111111111111111111111111
  15  0000000000000000000011111111111111111111111111110000000000000000
  16  0100001111111111111111111111111100000000000000000011001111111111
  17  0000000000000000000000000000000000000000000000000000000000000000
  18  0000000000000000000000000000000000000000000000000000000000000000
  19  0111101111111111111111111111111100000000000000000011110011111111
  20  1111111111111111000000000000000000001101111111111111111111111110
  21  0000000000000000001001011111111111111110111111100000000000000000
  22  0001111111111111111111111111110000000000000000000000011111000100
  23  0000000000000000000000000000000000000000000000000000000000000000
  24  

                           ,-.__.-,                           
                          (``-''-//).___..--'''`-._           
                           `6_ 6  )   `-.  (     ).`-.__.`)   
                           (_Y_.)'  ._   )  `._ `. ``-..-'    
                         _..`--'_..-_/  /--'_.' ,'            
                        (il),-''  (li),'  ((!.-'              
  Congratulations !
  Simulation Complete!!

Simulation complete via $finish(1) at time 35255 NS + 0
./testfixture.v:148         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Apr 27, 2023 at 20:11:26 CST  (total: 00:00:32)
