{'a_FF': {'CDeps': [[[], ['rstn'], ['valid']], [[], ['rstn']]],
          'CLines': [[None, '47:C', '48:C'], [None, '47:C']],
          'Clocked': True,
          'DDeps': [['a'], []],
          'DLines': ['48:D', '47:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fca068a9b10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fca065c4350>]},
 'b_FF': {'CDeps': [[[], ['rstn'], ['valid']], [[], ['rstn']]],
          'CLines': [[None, '52:C', '53:C'], [None, '52:C']],
          'Clocked': True,
          'DDeps': [['b'], []],
          'DLines': ['53:D', '52:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fca061d4510>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fca061d4210>]},
 'c': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['rca_N', 'a_FF', 'b_FF']],
       'DLines': ['55:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fca061d4650>]},
 'd': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['rca_N', 'a_FF', 'twos_complement', 'b_FF']],
       'DLines': ['56:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fca061d4990>]}}
