
3labaChirkova.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000421c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  0800432c  0800432c  0001432c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043dc  080043dc  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080043dc  080043dc  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080043dc  080043dc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043dc  080043dc  000143dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080043e0  080043e0  000143e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080043e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000105c  20000010  080043f4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000106c  080043f4  0002106c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000138e3  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d57  00000000  00000000  0003391c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  00036678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001020  00000000  00000000  000377a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d87  00000000  00000000  000387c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011922  00000000  00000000  00051547  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092f60  00000000  00000000  00062e69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f5dc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004738  00000000  00000000  000f5e1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08004314 	.word	0x08004314

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08004314 	.word	0x08004314

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000160:	b480      	push	{r7}
 8000162:	b085      	sub	sp, #20
 8000164:	af00      	add	r7, sp, #0
 8000166:	60f8      	str	r0, [r7, #12]
 8000168:	60b9      	str	r1, [r7, #8]
 800016a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	4a06      	ldr	r2, [pc, #24]	; (8000188 <vApplicationGetIdleTaskMemory+0x28>)
 8000170:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000172:	68bb      	ldr	r3, [r7, #8]
 8000174:	4a05      	ldr	r2, [pc, #20]	; (800018c <vApplicationGetIdleTaskMemory+0x2c>)
 8000176:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2280      	movs	r2, #128	; 0x80
 800017c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800017e:	bf00      	nop
 8000180:	3714      	adds	r7, #20
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr
 8000188:	2000002c 	.word	0x2000002c
 800018c:	20000080 	.word	0x20000080

08000190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000190:	b5b0      	push	{r4, r5, r7, lr}
 8000192:	b094      	sub	sp, #80	; 0x50
 8000194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	QueueHandle_t xUartQueue = NULL;
 8000196:	2300      	movs	r3, #0
 8000198:	64fb      	str	r3, [r7, #76]	; 0x4c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800019a:	f000 fb53 	bl	8000844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800019e:	f000 f851 	bl	8000244 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001a2:	f000 f907 	bl	80003b4 <MX_GPIO_Init>
  MX_TIM1_Init();
 80001a6:	f000 f889 	bl	80002bc <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80001aa:	f000 f8d9 	bl	8000360 <MX_USART2_UART_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 4, uint32_t);
 80001ae:	4b1f      	ldr	r3, [pc, #124]	; (800022c <main+0x9c>)
 80001b0:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80001b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80001b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 80001ba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80001be:	2100      	movs	r1, #0
 80001c0:	4618      	mov	r0, r3
 80001c2:	f002 f90f 	bl	80023e4 <osMessageCreate>
 80001c6:	4603      	mov	r3, r0
 80001c8:	4a19      	ldr	r2, [pc, #100]	; (8000230 <main+0xa0>)
 80001ca:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  xUartQueue = xQueueCreate( 10, sizeof( char* ) ); //Создайте очередь, способную содержать 10 длинных значений без знака.
 80001cc:	2200      	movs	r2, #0
 80001ce:	2104      	movs	r1, #4
 80001d0:	200a      	movs	r0, #10
 80001d2:	f002 fabe 	bl	8002752 <xQueueGenericCreate>
 80001d6:	64f8      	str	r0, [r7, #76]	; 0x4c

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001d8:	4b16      	ldr	r3, [pc, #88]	; (8000234 <main+0xa4>)
 80001da:	f107 0420 	add.w	r4, r7, #32
 80001de:	461d      	mov	r5, r3
 80001e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), xUartQueue);
 80001ec:	f107 0320 	add.w	r3, r7, #32
 80001f0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80001f2:	4618      	mov	r0, r3
 80001f4:	f002 f896 	bl	8002324 <osThreadCreate>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a0f      	ldr	r2, [pc, #60]	; (8000238 <main+0xa8>)
 80001fc:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTaskReceive */
  osThreadDef(myTaskReceive, StartTaskReceive, osPriorityNormal, 0, 128);
 80001fe:	4b0f      	ldr	r3, [pc, #60]	; (800023c <main+0xac>)
 8000200:	1d3c      	adds	r4, r7, #4
 8000202:	461d      	mov	r5, r3
 8000204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000206:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000208:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800020c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTaskReceiveHandle = osThreadCreate(osThread(myTaskReceive), xUartQueue);
 8000210:	1d3b      	adds	r3, r7, #4
 8000212:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000214:	4618      	mov	r0, r3
 8000216:	f002 f885 	bl	8002324 <osThreadCreate>
 800021a:	4603      	mov	r3, r0
 800021c:	4a08      	ldr	r2, [pc, #32]	; (8000240 <main+0xb0>)
 800021e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  var10_task_create(xUartQueue);
 8000220:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000222:	f000 faeb 	bl	80007fc <var10_task_create>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000226:	f002 f876 	bl	8002316 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800022a:	e7fe      	b.n	800022a <main+0x9a>
 800022c:	08004348 	.word	0x08004348
 8000230:	20001020 	.word	0x20001020
 8000234:	08004358 	.word	0x08004358
 8000238:	20000fd0 	.word	0x20000fd0
 800023c:	08004374 	.word	0x08004374
 8000240:	20000fd4 	.word	0x20000fd4

08000244 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b090      	sub	sp, #64	; 0x40
 8000248:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800024a:	f107 0318 	add.w	r3, r7, #24
 800024e:	2228      	movs	r2, #40	; 0x28
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f004 f856 	bl	8004304 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000258:	1d3b      	adds	r3, r7, #4
 800025a:	2200      	movs	r2, #0
 800025c:	601a      	str	r2, [r3, #0]
 800025e:	605a      	str	r2, [r3, #4]
 8000260:	609a      	str	r2, [r3, #8]
 8000262:	60da      	str	r2, [r3, #12]
 8000264:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000266:	2302      	movs	r3, #2
 8000268:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800026a:	2301      	movs	r3, #1
 800026c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800026e:	2310      	movs	r3, #16
 8000270:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000272:	2300      	movs	r3, #0
 8000274:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000276:	f107 0318 	add.w	r3, r7, #24
 800027a:	4618      	mov	r0, r3
 800027c:	f000 fe10 	bl	8000ea0 <HAL_RCC_OscConfig>
 8000280:	4603      	mov	r3, r0
 8000282:	2b00      	cmp	r3, #0
 8000284:	d001      	beq.n	800028a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000286:	f000 f915 	bl	80004b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028a:	230f      	movs	r3, #15
 800028c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800028e:	2300      	movs	r3, #0
 8000290:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000292:	2300      	movs	r3, #0
 8000294:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000296:	2300      	movs	r3, #0
 8000298:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800029a:	2300      	movs	r3, #0
 800029c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	2100      	movs	r1, #0
 80002a2:	4618      	mov	r0, r3
 80002a4:	f001 f87c 	bl	80013a0 <HAL_RCC_ClockConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002ae:	f000 f901 	bl	80004b4 <Error_Handler>
  }
}
 80002b2:	bf00      	nop
 80002b4:	3740      	adds	r7, #64	; 0x40
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
	...

080002bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b086      	sub	sp, #24
 80002c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002c2:	f107 0308 	add.w	r3, r7, #8
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
 80002ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002d0:	463b      	mov	r3, r7
 80002d2:	2200      	movs	r2, #0
 80002d4:	601a      	str	r2, [r3, #0]
 80002d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80002d8:	4b1f      	ldr	r3, [pc, #124]	; (8000358 <MX_TIM1_Init+0x9c>)
 80002da:	4a20      	ldr	r2, [pc, #128]	; (800035c <MX_TIM1_Init+0xa0>)
 80002dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4999;
 80002de:	4b1e      	ldr	r3, [pc, #120]	; (8000358 <MX_TIM1_Init+0x9c>)
 80002e0:	f241 3287 	movw	r2, #4999	; 0x1387
 80002e4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002e6:	4b1c      	ldr	r3, [pc, #112]	; (8000358 <MX_TIM1_Init+0x9c>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 80002ec:	4b1a      	ldr	r3, [pc, #104]	; (8000358 <MX_TIM1_Init+0x9c>)
 80002ee:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80002f2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002f4:	4b18      	ldr	r3, [pc, #96]	; (8000358 <MX_TIM1_Init+0x9c>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80002fa:	4b17      	ldr	r3, [pc, #92]	; (8000358 <MX_TIM1_Init+0x9c>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000300:	4b15      	ldr	r3, [pc, #84]	; (8000358 <MX_TIM1_Init+0x9c>)
 8000302:	2200      	movs	r2, #0
 8000304:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000306:	4814      	ldr	r0, [pc, #80]	; (8000358 <MX_TIM1_Init+0x9c>)
 8000308:	f001 f9e4 	bl	80016d4 <HAL_TIM_Base_Init>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000312:	f000 f8cf 	bl	80004b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000316:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800031a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800031c:	f107 0308 	add.w	r3, r7, #8
 8000320:	4619      	mov	r1, r3
 8000322:	480d      	ldr	r0, [pc, #52]	; (8000358 <MX_TIM1_Init+0x9c>)
 8000324:	f001 fb2d 	bl	8001982 <HAL_TIM_ConfigClockSource>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800032e:	f000 f8c1 	bl	80004b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000332:	2300      	movs	r3, #0
 8000334:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000336:	2300      	movs	r3, #0
 8000338:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800033a:	463b      	mov	r3, r7
 800033c:	4619      	mov	r1, r3
 800033e:	4806      	ldr	r0, [pc, #24]	; (8000358 <MX_TIM1_Init+0x9c>)
 8000340:	f001 fd08 	bl	8001d54 <HAL_TIMEx_MasterConfigSynchronization>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800034a:	f000 f8b3 	bl	80004b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800034e:	bf00      	nop
 8000350:	3718      	adds	r7, #24
 8000352:	46bd      	mov	sp, r7
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	20000fd8 	.word	0x20000fd8
 800035c:	40012c00 	.word	0x40012c00

08000360 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000364:	4b11      	ldr	r3, [pc, #68]	; (80003ac <MX_USART2_UART_Init+0x4c>)
 8000366:	4a12      	ldr	r2, [pc, #72]	; (80003b0 <MX_USART2_UART_Init+0x50>)
 8000368:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800036a:	4b10      	ldr	r3, [pc, #64]	; (80003ac <MX_USART2_UART_Init+0x4c>)
 800036c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000370:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000372:	4b0e      	ldr	r3, [pc, #56]	; (80003ac <MX_USART2_UART_Init+0x4c>)
 8000374:	2200      	movs	r2, #0
 8000376:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000378:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <MX_USART2_UART_Init+0x4c>)
 800037a:	2200      	movs	r2, #0
 800037c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800037e:	4b0b      	ldr	r3, [pc, #44]	; (80003ac <MX_USART2_UART_Init+0x4c>)
 8000380:	2200      	movs	r2, #0
 8000382:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000384:	4b09      	ldr	r3, [pc, #36]	; (80003ac <MX_USART2_UART_Init+0x4c>)
 8000386:	220c      	movs	r2, #12
 8000388:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800038a:	4b08      	ldr	r3, [pc, #32]	; (80003ac <MX_USART2_UART_Init+0x4c>)
 800038c:	2200      	movs	r2, #0
 800038e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000390:	4b06      	ldr	r3, [pc, #24]	; (80003ac <MX_USART2_UART_Init+0x4c>)
 8000392:	2200      	movs	r2, #0
 8000394:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000396:	4805      	ldr	r0, [pc, #20]	; (80003ac <MX_USART2_UART_Init+0x4c>)
 8000398:	f001 fd4c 	bl	8001e34 <HAL_UART_Init>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003a2:	f000 f887 	bl	80004b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003a6:	bf00      	nop
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	20001024 	.word	0x20001024
 80003b0:	40004400 	.word	0x40004400

080003b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b086      	sub	sp, #24
 80003b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ba:	f107 0308 	add.w	r3, r7, #8
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
 80003c2:	605a      	str	r2, [r3, #4]
 80003c4:	609a      	str	r2, [r3, #8]
 80003c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003c8:	4b2e      	ldr	r3, [pc, #184]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a2d      	ldr	r2, [pc, #180]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003ce:	f043 0310 	orr.w	r3, r3, #16
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b2b      	ldr	r3, [pc, #172]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f003 0310 	and.w	r3, r3, #16
 80003dc:	607b      	str	r3, [r7, #4]
 80003de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e0:	4b28      	ldr	r3, [pc, #160]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a27      	ldr	r2, [pc, #156]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003e6:	f043 0304 	orr.w	r3, r3, #4
 80003ea:	6193      	str	r3, [r2, #24]
 80003ec:	4b25      	ldr	r3, [pc, #148]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	f003 0304 	and.w	r3, r3, #4
 80003f4:	603b      	str	r3, [r7, #0]
 80003f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 80003f8:	2200      	movs	r2, #0
 80003fa:	21f3      	movs	r1, #243	; 0xf3
 80003fc:	4822      	ldr	r0, [pc, #136]	; (8000488 <MX_GPIO_Init+0xd4>)
 80003fe:	f000 fd15 	bl	8000e2c <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000402:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000406:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000408:	4b20      	ldr	r3, [pc, #128]	; (800048c <MX_GPIO_Init+0xd8>)
 800040a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040c:	2300      	movs	r3, #0
 800040e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000410:	f107 0308 	add.w	r3, r7, #8
 8000414:	4619      	mov	r1, r3
 8000416:	481e      	ldr	r0, [pc, #120]	; (8000490 <MX_GPIO_Init+0xdc>)
 8000418:	f000 fb84 	bl	8000b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800041c:	23ff      	movs	r3, #255	; 0xff
 800041e:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000420:	2300      	movs	r3, #0
 8000422:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000424:	2300      	movs	r3, #0
 8000426:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000428:	f107 0308 	add.w	r3, r7, #8
 800042c:	4619      	mov	r1, r3
 800042e:	4818      	ldr	r0, [pc, #96]	; (8000490 <MX_GPIO_Init+0xdc>)
 8000430:	f000 fb78 	bl	8000b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA5 PA6
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6
 8000434:	23e3      	movs	r3, #227	; 0xe3
 8000436:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000438:	2301      	movs	r3, #1
 800043a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043c:	2300      	movs	r3, #0
 800043e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000440:	2302      	movs	r3, #2
 8000442:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000444:	f107 0308 	add.w	r3, r7, #8
 8000448:	4619      	mov	r1, r3
 800044a:	480f      	ldr	r0, [pc, #60]	; (8000488 <MX_GPIO_Init+0xd4>)
 800044c:	f000 fb6a 	bl	8000b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000450:	2310      	movs	r3, #16
 8000452:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000454:	2301      	movs	r3, #1
 8000456:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000458:	2302      	movs	r3, #2
 800045a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045c:	2302      	movs	r3, #2
 800045e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000460:	f107 0308 	add.w	r3, r7, #8
 8000464:	4619      	mov	r1, r3
 8000466:	4808      	ldr	r0, [pc, #32]	; (8000488 <MX_GPIO_Init+0xd4>)
 8000468:	f000 fb5c 	bl	8000b24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800046c:	2200      	movs	r2, #0
 800046e:	2105      	movs	r1, #5
 8000470:	2028      	movs	r0, #40	; 0x28
 8000472:	f000 fb20 	bl	8000ab6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000476:	2028      	movs	r0, #40	; 0x28
 8000478:	f000 fb39 	bl	8000aee <HAL_NVIC_EnableIRQ>

}
 800047c:	bf00      	nop
 800047e:	3718      	adds	r7, #24
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40021000 	.word	0x40021000
 8000488:	40010800 	.word	0x40010800
 800048c:	10110000 	.word	0x10110000
 8000490:	40011000 	.word	0x40011000

08000494 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800049c:	2001      	movs	r0, #1
 800049e:	f001 ff8d 	bl	80023bc <osDelay>
 80004a2:	e7fb      	b.n	800049c <StartDefaultTask+0x8>

080004a4 <StartTaskReceive>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskReceive */
void StartTaskReceive(void const * argument)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN StartTaskReceive */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80004ac:	2001      	movs	r0, #1
 80004ae:	f001 ff85 	bl	80023bc <osDelay>
 80004b2:	e7fb      	b.n	80004ac <StartTaskReceive+0x8>

080004b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004b8:	b672      	cpsid	i
}
 80004ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004bc:	e7fe      	b.n	80004bc <Error_Handler+0x8>
	...

080004c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004c6:	4b18      	ldr	r3, [pc, #96]	; (8000528 <HAL_MspInit+0x68>)
 80004c8:	699b      	ldr	r3, [r3, #24]
 80004ca:	4a17      	ldr	r2, [pc, #92]	; (8000528 <HAL_MspInit+0x68>)
 80004cc:	f043 0301 	orr.w	r3, r3, #1
 80004d0:	6193      	str	r3, [r2, #24]
 80004d2:	4b15      	ldr	r3, [pc, #84]	; (8000528 <HAL_MspInit+0x68>)
 80004d4:	699b      	ldr	r3, [r3, #24]
 80004d6:	f003 0301 	and.w	r3, r3, #1
 80004da:	60bb      	str	r3, [r7, #8]
 80004dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004de:	4b12      	ldr	r3, [pc, #72]	; (8000528 <HAL_MspInit+0x68>)
 80004e0:	69db      	ldr	r3, [r3, #28]
 80004e2:	4a11      	ldr	r2, [pc, #68]	; (8000528 <HAL_MspInit+0x68>)
 80004e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004e8:	61d3      	str	r3, [r2, #28]
 80004ea:	4b0f      	ldr	r3, [pc, #60]	; (8000528 <HAL_MspInit+0x68>)
 80004ec:	69db      	ldr	r3, [r3, #28]
 80004ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004f2:	607b      	str	r3, [r7, #4]
 80004f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80004f6:	2200      	movs	r2, #0
 80004f8:	210f      	movs	r1, #15
 80004fa:	f06f 0001 	mvn.w	r0, #1
 80004fe:	f000 fada 	bl	8000ab6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000502:	4b0a      	ldr	r3, [pc, #40]	; (800052c <HAL_MspInit+0x6c>)
 8000504:	685b      	ldr	r3, [r3, #4]
 8000506:	60fb      	str	r3, [r7, #12]
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800050e:	60fb      	str	r3, [r7, #12]
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	4a04      	ldr	r2, [pc, #16]	; (800052c <HAL_MspInit+0x6c>)
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800051e:	bf00      	nop
 8000520:	3710      	adds	r7, #16
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	40021000 	.word	0x40021000
 800052c:	40010000 	.word	0x40010000

08000530 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b084      	sub	sp, #16
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a0d      	ldr	r2, [pc, #52]	; (8000574 <HAL_TIM_Base_MspInit+0x44>)
 800053e:	4293      	cmp	r3, r2
 8000540:	d113      	bne.n	800056a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000542:	4b0d      	ldr	r3, [pc, #52]	; (8000578 <HAL_TIM_Base_MspInit+0x48>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	4a0c      	ldr	r2, [pc, #48]	; (8000578 <HAL_TIM_Base_MspInit+0x48>)
 8000548:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800054c:	6193      	str	r3, [r2, #24]
 800054e:	4b0a      	ldr	r3, [pc, #40]	; (8000578 <HAL_TIM_Base_MspInit+0x48>)
 8000550:	699b      	ldr	r3, [r3, #24]
 8000552:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000556:	60fb      	str	r3, [r7, #12]
 8000558:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 800055a:	2200      	movs	r2, #0
 800055c:	2105      	movs	r1, #5
 800055e:	2019      	movs	r0, #25
 8000560:	f000 faa9 	bl	8000ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000564:	2019      	movs	r0, #25
 8000566:	f000 fac2 	bl	8000aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800056a:	bf00      	nop
 800056c:	3710      	adds	r7, #16
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40012c00 	.word	0x40012c00
 8000578:	40021000 	.word	0x40021000

0800057c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b088      	sub	sp, #32
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000584:	f107 0310 	add.w	r3, r7, #16
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	4a1b      	ldr	r2, [pc, #108]	; (8000604 <HAL_UART_MspInit+0x88>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d12f      	bne.n	80005fc <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800059c:	4b1a      	ldr	r3, [pc, #104]	; (8000608 <HAL_UART_MspInit+0x8c>)
 800059e:	69db      	ldr	r3, [r3, #28]
 80005a0:	4a19      	ldr	r2, [pc, #100]	; (8000608 <HAL_UART_MspInit+0x8c>)
 80005a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a6:	61d3      	str	r3, [r2, #28]
 80005a8:	4b17      	ldr	r3, [pc, #92]	; (8000608 <HAL_UART_MspInit+0x8c>)
 80005aa:	69db      	ldr	r3, [r3, #28]
 80005ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005b0:	60fb      	str	r3, [r7, #12]
 80005b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b4:	4b14      	ldr	r3, [pc, #80]	; (8000608 <HAL_UART_MspInit+0x8c>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	4a13      	ldr	r2, [pc, #76]	; (8000608 <HAL_UART_MspInit+0x8c>)
 80005ba:	f043 0304 	orr.w	r3, r3, #4
 80005be:	6193      	str	r3, [r2, #24]
 80005c0:	4b11      	ldr	r3, [pc, #68]	; (8000608 <HAL_UART_MspInit+0x8c>)
 80005c2:	699b      	ldr	r3, [r3, #24]
 80005c4:	f003 0304 	and.w	r3, r3, #4
 80005c8:	60bb      	str	r3, [r7, #8]
 80005ca:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80005cc:	2304      	movs	r3, #4
 80005ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d0:	2302      	movs	r3, #2
 80005d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005d4:	2303      	movs	r3, #3
 80005d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d8:	f107 0310 	add.w	r3, r7, #16
 80005dc:	4619      	mov	r1, r3
 80005de:	480b      	ldr	r0, [pc, #44]	; (800060c <HAL_UART_MspInit+0x90>)
 80005e0:	f000 faa0 	bl	8000b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80005e4:	2308      	movs	r3, #8
 80005e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e8:	2300      	movs	r3, #0
 80005ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ec:	2300      	movs	r3, #0
 80005ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f0:	f107 0310 	add.w	r3, r7, #16
 80005f4:	4619      	mov	r1, r3
 80005f6:	4805      	ldr	r0, [pc, #20]	; (800060c <HAL_UART_MspInit+0x90>)
 80005f8:	f000 fa94 	bl	8000b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80005fc:	bf00      	nop
 80005fe:	3720      	adds	r7, #32
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40004400 	.word	0x40004400
 8000608:	40021000 	.word	0x40021000
 800060c:	40010800 	.word	0x40010800

08000610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000614:	e7fe      	b.n	8000614 <NMI_Handler+0x4>

08000616 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000616:	b480      	push	{r7}
 8000618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800061a:	e7fe      	b.n	800061a <HardFault_Handler+0x4>

0800061c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000620:	e7fe      	b.n	8000620 <MemManage_Handler+0x4>

08000622 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000622:	b480      	push	{r7}
 8000624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000626:	e7fe      	b.n	8000626 <BusFault_Handler+0x4>

08000628 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800062c:	e7fe      	b.n	800062c <UsageFault_Handler+0x4>

0800062e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800062e:	b480      	push	{r7}
 8000630:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000632:	bf00      	nop
 8000634:	46bd      	mov	sp, r7
 8000636:	bc80      	pop	{r7}
 8000638:	4770      	bx	lr

0800063a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800063a:	b580      	push	{r7, lr}
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800063e:	f000 f947 	bl	80008d0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000642:	f003 f995 	bl	8003970 <xTaskGetSchedulerState>
 8000646:	4603      	mov	r3, r0
 8000648:	2b01      	cmp	r3, #1
 800064a:	d001      	beq.n	8000650 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800064c:	f003 fc0c 	bl	8003e68 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000650:	bf00      	nop
 8000652:	bd80      	pop	{r7, pc}

08000654 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000658:	4802      	ldr	r0, [pc, #8]	; (8000664 <TIM1_UP_IRQHandler+0x10>)
 800065a:	f001 f88a 	bl	8001772 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	20000fd8 	.word	0x20000fd8

08000668 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800066c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000670:	f000 fbf4 	bl	8000e5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000674:	bf00      	nop
 8000676:	bd80      	pop	{r7, pc}

08000678 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr

08000684 <Reset_Handler>:
 8000684:	480c      	ldr	r0, [pc, #48]	; (80006b8 <LoopFillZerobss+0x12>)
 8000686:	490d      	ldr	r1, [pc, #52]	; (80006bc <LoopFillZerobss+0x16>)
 8000688:	4a0d      	ldr	r2, [pc, #52]	; (80006c0 <LoopFillZerobss+0x1a>)
 800068a:	2300      	movs	r3, #0
 800068c:	e002      	b.n	8000694 <LoopCopyDataInit>

0800068e <CopyDataInit>:
 800068e:	58d4      	ldr	r4, [r2, r3]
 8000690:	50c4      	str	r4, [r0, r3]
 8000692:	3304      	adds	r3, #4

08000694 <LoopCopyDataInit>:
 8000694:	18c4      	adds	r4, r0, r3
 8000696:	428c      	cmp	r4, r1
 8000698:	d3f9      	bcc.n	800068e <CopyDataInit>
 800069a:	4a0a      	ldr	r2, [pc, #40]	; (80006c4 <LoopFillZerobss+0x1e>)
 800069c:	4c0a      	ldr	r4, [pc, #40]	; (80006c8 <LoopFillZerobss+0x22>)
 800069e:	2300      	movs	r3, #0
 80006a0:	e001      	b.n	80006a6 <LoopFillZerobss>

080006a2 <FillZerobss>:
 80006a2:	6013      	str	r3, [r2, #0]
 80006a4:	3204      	adds	r2, #4

080006a6 <LoopFillZerobss>:
 80006a6:	42a2      	cmp	r2, r4
 80006a8:	d3fb      	bcc.n	80006a2 <FillZerobss>
 80006aa:	f7ff ffe5 	bl	8000678 <SystemInit>
 80006ae:	f003 fdf7 	bl	80042a0 <__libc_init_array>
 80006b2:	f7ff fd6d 	bl	8000190 <main>
 80006b6:	4770      	bx	lr
 80006b8:	20000000 	.word	0x20000000
 80006bc:	20000010 	.word	0x20000010
 80006c0:	080043e4 	.word	0x080043e4
 80006c4:	20000010 	.word	0x20000010
 80006c8:	2000106c 	.word	0x2000106c

080006cc <ADC1_2_IRQHandler>:
 80006cc:	e7fe      	b.n	80006cc <ADC1_2_IRQHandler>
	...

080006d0 <var10_task>:
uint16_t head = 0;     //смещение адресса для записи
uint16_t tail = 0;     //смещение адресса для чтения

/* USER CODE END Header_StartDefaultTask */
void var10_task(void * argument) 											//прием с юарт и передача на очередь
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b0a4      	sub	sp, #144	; 0x90
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	QueueHandle_t tasks_queue = (QueueHandle_t*)argument;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  char data[BUFFER_SIZE] = {};								// бронируем в памяти 20 байт. Изначально они по 0
 80006de:	2300      	movs	r3, #0
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	f107 0310 	add.w	r3, r7, #16
 80006e6:	227c      	movs	r2, #124	; 0x7c
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f003 fe0a 	bl	8004304 <memset>
  char *pdata = data;
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	60bb      	str	r3, [r7, #8]
  for(;;)																//бесконечный цикл
  {
	 		//прием с юарта 100-размер, 50-таймаут
	  if (HAL_OK ==  HAL_UART_Receive(&huart2, data, 100, 50))
 80006f6:	f107 010c 	add.w	r1, r7, #12
 80006fa:	2332      	movs	r3, #50	; 0x32
 80006fc:	2264      	movs	r2, #100	; 0x64
 80006fe:	4815      	ldr	r0, [pc, #84]	; (8000754 <var10_task+0x84>)
 8000700:	f001 fc77 	bl	8001ff2 <HAL_UART_Receive>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d1f5      	bne.n	80006f6 <var10_task+0x26>
	  {
		  *pdata = (*pdata + head);                   //смещение адреса
 800070a:	68bb      	ldr	r3, [r7, #8]
 800070c:	7819      	ldrb	r1, [r3, #0]
 800070e:	4b12      	ldr	r3, [pc, #72]	; (8000758 <var10_task+0x88>)
 8000710:	881b      	ldrh	r3, [r3, #0]
 8000712:	b2da      	uxtb	r2, r3
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	440a      	add	r2, r1
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	701a      	strb	r2, [r3, #0]
		  head++;
 800071c:	4b0e      	ldr	r3, [pc, #56]	; (8000758 <var10_task+0x88>)
 800071e:	881b      	ldrh	r3, [r3, #0]
 8000720:	3301      	adds	r3, #1
 8000722:	b29a      	uxth	r2, r3
 8000724:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <var10_task+0x88>)
 8000726:	801a      	strh	r2, [r3, #0]
		  if(head > BUFFER_SIZE){                     //если head > размера буфера то head = 0, т.е. возращаемся в начала буфера
 8000728:	4b0b      	ldr	r3, [pc, #44]	; (8000758 <var10_task+0x88>)
 800072a:	881b      	ldrh	r3, [r3, #0]
 800072c:	2b80      	cmp	r3, #128	; 0x80
 800072e:	d902      	bls.n	8000736 <var10_task+0x66>
			  head =0;
 8000730:	4b09      	ldr	r3, [pc, #36]	; (8000758 <var10_task+0x88>)
 8000732:	2200      	movs	r2, #0
 8000734:	801a      	strh	r2, [r3, #0]
		  }
		  if(head != tail)                            //если head = lail то не записывается, т.е. ждем пока прочитаютя данные с буфера
 8000736:	4b08      	ldr	r3, [pc, #32]	; (8000758 <var10_task+0x88>)
 8000738:	881a      	ldrh	r2, [r3, #0]
 800073a:	4b08      	ldr	r3, [pc, #32]	; (800075c <var10_task+0x8c>)
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	429a      	cmp	r2, r3
 8000740:	d0d9      	beq.n	80006f6 <var10_task+0x26>
		  {
			  xQueueSend(tasks_queue, &pdata, 100);	//очередь.
 8000742:	f107 0108 	add.w	r1, r7, #8
 8000746:	2300      	movs	r3, #0
 8000748:	2264      	movs	r2, #100	; 0x64
 800074a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800074e:	f002 f85d 	bl	800280c <xQueueGenericSend>
	  if (HAL_OK ==  HAL_UART_Receive(&huart2, data, 100, 50))
 8000752:	e7d0      	b.n	80006f6 <var10_task+0x26>
 8000754:	20001024 	.word	0x20001024
 8000758:	20000280 	.word	0x20000280
 800075c:	20000282 	.word	0x20000282

08000760 <var10_task2>:
	  }
 }
  /* USER CODE END 5 */

void var10_task2(void * argument) 			//читает с очереди и передает на консоль
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b0a4      	sub	sp, #144	; 0x90
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
	QueueHandle_t tasks_queue = (QueueHandle_t*)argument;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	char *data1; 							//буфер, который принимает значения с очереди
	uint8_t x; 										//переменная x?
	char dataOut[BUFFER_SIZE] = {};           //принимающий буфер
 800076e:	2300      	movs	r3, #0
 8000770:	60bb      	str	r3, [r7, #8]
 8000772:	f107 030c 	add.w	r3, r7, #12
 8000776:	227c      	movs	r2, #124	; 0x7c
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f003 fdc2 	bl	8004304 <memset>
	  for(;;)
	  {
		  data1 = NULL;
 8000780:	2300      	movs	r3, #0
 8000782:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	   if(xQueueReceive(tasks_queue, &data1, portMAX_DELAY) == pdTRUE)											//pdPASS - вернется только тогда, когда данные успешно отправлены в очередь. Если верно, то переходит дальше
 8000786:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800078a:	f04f 32ff 	mov.w	r2, #4294967295
 800078e:	4619      	mov	r1, r3
 8000790:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8000794:	f002 f938 	bl	8002a08 <xQueueReceive>
 8000798:	4603      	mov	r3, r0
 800079a:	2b01      	cmp	r3, #1
 800079c:	d1f0      	bne.n	8000780 <var10_task2+0x20>
	  {
		   dataOut[tail] = *data1;
 800079e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80007a2:	4a14      	ldr	r2, [pc, #80]	; (80007f4 <var10_task2+0x94>)
 80007a4:	8812      	ldrh	r2, [r2, #0]
 80007a6:	4611      	mov	r1, r2
 80007a8:	781a      	ldrb	r2, [r3, #0]
 80007aa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80007ae:	440b      	add	r3, r1
 80007b0:	f803 2c88 	strb.w	r2, [r3, #-136]
		   tail++;
 80007b4:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <var10_task2+0x94>)
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	3301      	adds	r3, #1
 80007ba:	b29a      	uxth	r2, r3
 80007bc:	4b0d      	ldr	r3, [pc, #52]	; (80007f4 <var10_task2+0x94>)
 80007be:	801a      	strh	r2, [r3, #0]
		   if(tail > BUFFER_SIZE){            //если head > размера буфера то head = 0, т.е. возращаемся в начала буфера
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <var10_task2+0x94>)
 80007c2:	881b      	ldrh	r3, [r3, #0]
 80007c4:	2b80      	cmp	r3, #128	; 0x80
 80007c6:	d902      	bls.n	80007ce <var10_task2+0x6e>
			   tail =0;
 80007c8:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <var10_task2+0x94>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	801a      	strh	r2, [r3, #0]
			  }
		   HAL_UART_Transmit(&huart2, dataOut, strlen(dataOut), 1000);	//передача на консоль
 80007ce:	f107 0308 	add.w	r3, r7, #8
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff fcbc 	bl	8000150 <strlen>
 80007d8:	4603      	mov	r3, r0
 80007da:	b29a      	uxth	r2, r3
 80007dc:	f107 0108 	add.w	r1, r7, #8
 80007e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007e4:	4804      	ldr	r0, [pc, #16]	; (80007f8 <var10_task2+0x98>)
 80007e6:	f001 fb72 	bl	8001ece <HAL_UART_Transmit>
		   osDelay(100);                                                //задержка
 80007ea:	2064      	movs	r0, #100	; 0x64
 80007ec:	f001 fde6 	bl	80023bc <osDelay>
		  data1 = NULL;
 80007f0:	e7c6      	b.n	8000780 <var10_task2+0x20>
 80007f2:	bf00      	nop
 80007f4:	20000282 	.word	0x20000282
 80007f8:	20001024 	.word	0x20001024

080007fc <var10_task_create>:
	  }
	  }
}

void var10_task_create(QueueHandle_t  queue)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af02      	add	r7, sp, #8
 8000802:	6078      	str	r0, [r7, #4]
	xTaskCreate(		var10_task,       /* Function that implements the task. */
 8000804:	2300      	movs	r3, #0
 8000806:	9301      	str	r3, [sp, #4]
 8000808:	2300      	movs	r3, #0
 800080a:	9300      	str	r3, [sp, #0]
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	4908      	ldr	r1, [pc, #32]	; (8000834 <var10_task_create+0x38>)
 8000812:	4809      	ldr	r0, [pc, #36]	; (8000838 <var10_task_create+0x3c>)
 8000814:	f002 fb44 	bl	8002ea0 <xTaskCreate>
	                    128,      /* Stack size in words, not bytes. */
						queue,    /* Parameter passed into the task. */
						osPriorityNormal ,/* Priority at which the task is created. */
						NULL );      /* Used to pass out the created task's handle. */

	xTaskCreate(		var10_task2,       /* Function that implements the task. */
 8000818:	2300      	movs	r3, #0
 800081a:	9301      	str	r3, [sp, #4]
 800081c:	2300      	movs	r3, #0
 800081e:	9300      	str	r3, [sp, #0]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2280      	movs	r2, #128	; 0x80
 8000824:	4905      	ldr	r1, [pc, #20]	; (800083c <var10_task_create+0x40>)
 8000826:	4806      	ldr	r0, [pc, #24]	; (8000840 <var10_task_create+0x44>)
 8000828:	f002 fb3a 	bl	8002ea0 <xTaskCreate>
	                    "anna's task2",          /* Text name for the task. */
	                    128,      /* Stack size in words, not bytes. */
						queue,    /* Parameter passed into the task. */
						osPriorityNormal ,/* Priority at which the task is created. */
						NULL );      /* Used to pass out the created task's handle. */
}
 800082c:	bf00      	nop
 800082e:	3708      	adds	r7, #8
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	08004390 	.word	0x08004390
 8000838:	080006d1 	.word	0x080006d1
 800083c:	0800439c 	.word	0x0800439c
 8000840:	08000761 	.word	0x08000761

08000844 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000848:	4b08      	ldr	r3, [pc, #32]	; (800086c <HAL_Init+0x28>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a07      	ldr	r2, [pc, #28]	; (800086c <HAL_Init+0x28>)
 800084e:	f043 0310 	orr.w	r3, r3, #16
 8000852:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000854:	2003      	movs	r0, #3
 8000856:	f000 f923 	bl	8000aa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800085a:	200f      	movs	r0, #15
 800085c:	f000 f808 	bl	8000870 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000860:	f7ff fe2e 	bl	80004c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	40022000 	.word	0x40022000

08000870 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000878:	4b12      	ldr	r3, [pc, #72]	; (80008c4 <HAL_InitTick+0x54>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	4b12      	ldr	r3, [pc, #72]	; (80008c8 <HAL_InitTick+0x58>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	4619      	mov	r1, r3
 8000882:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000886:	fbb3 f3f1 	udiv	r3, r3, r1
 800088a:	fbb2 f3f3 	udiv	r3, r2, r3
 800088e:	4618      	mov	r0, r3
 8000890:	f000 f93b 	bl	8000b0a <HAL_SYSTICK_Config>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800089a:	2301      	movs	r3, #1
 800089c:	e00e      	b.n	80008bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	2b0f      	cmp	r3, #15
 80008a2:	d80a      	bhi.n	80008ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008a4:	2200      	movs	r2, #0
 80008a6:	6879      	ldr	r1, [r7, #4]
 80008a8:	f04f 30ff 	mov.w	r0, #4294967295
 80008ac:	f000 f903 	bl	8000ab6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008b0:	4a06      	ldr	r2, [pc, #24]	; (80008cc <HAL_InitTick+0x5c>)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008b6:	2300      	movs	r3, #0
 80008b8:	e000      	b.n	80008bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008ba:	2301      	movs	r3, #1
}
 80008bc:	4618      	mov	r0, r3
 80008be:	3708      	adds	r7, #8
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20000000 	.word	0x20000000
 80008c8:	20000008 	.word	0x20000008
 80008cc:	20000004 	.word	0x20000004

080008d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008d4:	4b05      	ldr	r3, [pc, #20]	; (80008ec <HAL_IncTick+0x1c>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	461a      	mov	r2, r3
 80008da:	4b05      	ldr	r3, [pc, #20]	; (80008f0 <HAL_IncTick+0x20>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4413      	add	r3, r2
 80008e0:	4a03      	ldr	r2, [pc, #12]	; (80008f0 <HAL_IncTick+0x20>)
 80008e2:	6013      	str	r3, [r2, #0]
}
 80008e4:	bf00      	nop
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bc80      	pop	{r7}
 80008ea:	4770      	bx	lr
 80008ec:	20000008 	.word	0x20000008
 80008f0:	20001068 	.word	0x20001068

080008f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  return uwTick;
 80008f8:	4b02      	ldr	r3, [pc, #8]	; (8000904 <HAL_GetTick+0x10>)
 80008fa:	681b      	ldr	r3, [r3, #0]
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr
 8000904:	20001068 	.word	0x20001068

08000908 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f003 0307 	and.w	r3, r3, #7
 8000916:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000918:	4b0c      	ldr	r3, [pc, #48]	; (800094c <__NVIC_SetPriorityGrouping+0x44>)
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800091e:	68ba      	ldr	r2, [r7, #8]
 8000920:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000924:	4013      	ands	r3, r2
 8000926:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000930:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000934:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000938:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800093a:	4a04      	ldr	r2, [pc, #16]	; (800094c <__NVIC_SetPriorityGrouping+0x44>)
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	60d3      	str	r3, [r2, #12]
}
 8000940:	bf00      	nop
 8000942:	3714      	adds	r7, #20
 8000944:	46bd      	mov	sp, r7
 8000946:	bc80      	pop	{r7}
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	e000ed00 	.word	0xe000ed00

08000950 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000954:	4b04      	ldr	r3, [pc, #16]	; (8000968 <__NVIC_GetPriorityGrouping+0x18>)
 8000956:	68db      	ldr	r3, [r3, #12]
 8000958:	0a1b      	lsrs	r3, r3, #8
 800095a:	f003 0307 	and.w	r3, r3, #7
}
 800095e:	4618      	mov	r0, r3
 8000960:	46bd      	mov	sp, r7
 8000962:	bc80      	pop	{r7}
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	e000ed00 	.word	0xe000ed00

0800096c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097a:	2b00      	cmp	r3, #0
 800097c:	db0b      	blt.n	8000996 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	f003 021f 	and.w	r2, r3, #31
 8000984:	4906      	ldr	r1, [pc, #24]	; (80009a0 <__NVIC_EnableIRQ+0x34>)
 8000986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098a:	095b      	lsrs	r3, r3, #5
 800098c:	2001      	movs	r0, #1
 800098e:	fa00 f202 	lsl.w	r2, r0, r2
 8000992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000996:	bf00      	nop
 8000998:	370c      	adds	r7, #12
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr
 80009a0:	e000e100 	.word	0xe000e100

080009a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	6039      	str	r1, [r7, #0]
 80009ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	db0a      	blt.n	80009ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	490c      	ldr	r1, [pc, #48]	; (80009f0 <__NVIC_SetPriority+0x4c>)
 80009be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c2:	0112      	lsls	r2, r2, #4
 80009c4:	b2d2      	uxtb	r2, r2
 80009c6:	440b      	add	r3, r1
 80009c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009cc:	e00a      	b.n	80009e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4908      	ldr	r1, [pc, #32]	; (80009f4 <__NVIC_SetPriority+0x50>)
 80009d4:	79fb      	ldrb	r3, [r7, #7]
 80009d6:	f003 030f 	and.w	r3, r3, #15
 80009da:	3b04      	subs	r3, #4
 80009dc:	0112      	lsls	r2, r2, #4
 80009de:	b2d2      	uxtb	r2, r2
 80009e0:	440b      	add	r3, r1
 80009e2:	761a      	strb	r2, [r3, #24]
}
 80009e4:	bf00      	nop
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bc80      	pop	{r7}
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	e000e100 	.word	0xe000e100
 80009f4:	e000ed00 	.word	0xe000ed00

080009f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b089      	sub	sp, #36	; 0x24
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f003 0307 	and.w	r3, r3, #7
 8000a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	f1c3 0307 	rsb	r3, r3, #7
 8000a12:	2b04      	cmp	r3, #4
 8000a14:	bf28      	it	cs
 8000a16:	2304      	movcs	r3, #4
 8000a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	3304      	adds	r3, #4
 8000a1e:	2b06      	cmp	r3, #6
 8000a20:	d902      	bls.n	8000a28 <NVIC_EncodePriority+0x30>
 8000a22:	69fb      	ldr	r3, [r7, #28]
 8000a24:	3b03      	subs	r3, #3
 8000a26:	e000      	b.n	8000a2a <NVIC_EncodePriority+0x32>
 8000a28:	2300      	movs	r3, #0
 8000a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	fa02 f303 	lsl.w	r3, r2, r3
 8000a36:	43da      	mvns	r2, r3
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	401a      	ands	r2, r3
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a40:	f04f 31ff 	mov.w	r1, #4294967295
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	fa01 f303 	lsl.w	r3, r1, r3
 8000a4a:	43d9      	mvns	r1, r3
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a50:	4313      	orrs	r3, r2
         );
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3724      	adds	r7, #36	; 0x24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr

08000a5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a6c:	d301      	bcc.n	8000a72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e00f      	b.n	8000a92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a72:	4a0a      	ldr	r2, [pc, #40]	; (8000a9c <SysTick_Config+0x40>)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	3b01      	subs	r3, #1
 8000a78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a7a:	210f      	movs	r1, #15
 8000a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a80:	f7ff ff90 	bl	80009a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a84:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <SysTick_Config+0x40>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a8a:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <SysTick_Config+0x40>)
 8000a8c:	2207      	movs	r2, #7
 8000a8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	e000e010 	.word	0xe000e010

08000aa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f7ff ff2d 	bl	8000908 <__NVIC_SetPriorityGrouping>
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	b086      	sub	sp, #24
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	4603      	mov	r3, r0
 8000abe:	60b9      	str	r1, [r7, #8]
 8000ac0:	607a      	str	r2, [r7, #4]
 8000ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ac8:	f7ff ff42 	bl	8000950 <__NVIC_GetPriorityGrouping>
 8000acc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	68b9      	ldr	r1, [r7, #8]
 8000ad2:	6978      	ldr	r0, [r7, #20]
 8000ad4:	f7ff ff90 	bl	80009f8 <NVIC_EncodePriority>
 8000ad8:	4602      	mov	r2, r0
 8000ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ade:	4611      	mov	r1, r2
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff ff5f 	bl	80009a4 <__NVIC_SetPriority>
}
 8000ae6:	bf00      	nop
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b082      	sub	sp, #8
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	4603      	mov	r3, r0
 8000af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff ff35 	bl	800096c <__NVIC_EnableIRQ>
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	b082      	sub	sp, #8
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f7ff ffa2 	bl	8000a5c <SysTick_Config>
 8000b18:	4603      	mov	r3, r0
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b08b      	sub	sp, #44	; 0x2c
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b32:	2300      	movs	r3, #0
 8000b34:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b36:	e169      	b.n	8000e0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	69fa      	ldr	r2, [r7, #28]
 8000b48:	4013      	ands	r3, r2
 8000b4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b4c:	69ba      	ldr	r2, [r7, #24]
 8000b4e:	69fb      	ldr	r3, [r7, #28]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	f040 8158 	bne.w	8000e06 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	4a9a      	ldr	r2, [pc, #616]	; (8000dc4 <HAL_GPIO_Init+0x2a0>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d05e      	beq.n	8000c1e <HAL_GPIO_Init+0xfa>
 8000b60:	4a98      	ldr	r2, [pc, #608]	; (8000dc4 <HAL_GPIO_Init+0x2a0>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d875      	bhi.n	8000c52 <HAL_GPIO_Init+0x12e>
 8000b66:	4a98      	ldr	r2, [pc, #608]	; (8000dc8 <HAL_GPIO_Init+0x2a4>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d058      	beq.n	8000c1e <HAL_GPIO_Init+0xfa>
 8000b6c:	4a96      	ldr	r2, [pc, #600]	; (8000dc8 <HAL_GPIO_Init+0x2a4>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d86f      	bhi.n	8000c52 <HAL_GPIO_Init+0x12e>
 8000b72:	4a96      	ldr	r2, [pc, #600]	; (8000dcc <HAL_GPIO_Init+0x2a8>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d052      	beq.n	8000c1e <HAL_GPIO_Init+0xfa>
 8000b78:	4a94      	ldr	r2, [pc, #592]	; (8000dcc <HAL_GPIO_Init+0x2a8>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d869      	bhi.n	8000c52 <HAL_GPIO_Init+0x12e>
 8000b7e:	4a94      	ldr	r2, [pc, #592]	; (8000dd0 <HAL_GPIO_Init+0x2ac>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d04c      	beq.n	8000c1e <HAL_GPIO_Init+0xfa>
 8000b84:	4a92      	ldr	r2, [pc, #584]	; (8000dd0 <HAL_GPIO_Init+0x2ac>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d863      	bhi.n	8000c52 <HAL_GPIO_Init+0x12e>
 8000b8a:	4a92      	ldr	r2, [pc, #584]	; (8000dd4 <HAL_GPIO_Init+0x2b0>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d046      	beq.n	8000c1e <HAL_GPIO_Init+0xfa>
 8000b90:	4a90      	ldr	r2, [pc, #576]	; (8000dd4 <HAL_GPIO_Init+0x2b0>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d85d      	bhi.n	8000c52 <HAL_GPIO_Init+0x12e>
 8000b96:	2b12      	cmp	r3, #18
 8000b98:	d82a      	bhi.n	8000bf0 <HAL_GPIO_Init+0xcc>
 8000b9a:	2b12      	cmp	r3, #18
 8000b9c:	d859      	bhi.n	8000c52 <HAL_GPIO_Init+0x12e>
 8000b9e:	a201      	add	r2, pc, #4	; (adr r2, 8000ba4 <HAL_GPIO_Init+0x80>)
 8000ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba4:	08000c1f 	.word	0x08000c1f
 8000ba8:	08000bf9 	.word	0x08000bf9
 8000bac:	08000c0b 	.word	0x08000c0b
 8000bb0:	08000c4d 	.word	0x08000c4d
 8000bb4:	08000c53 	.word	0x08000c53
 8000bb8:	08000c53 	.word	0x08000c53
 8000bbc:	08000c53 	.word	0x08000c53
 8000bc0:	08000c53 	.word	0x08000c53
 8000bc4:	08000c53 	.word	0x08000c53
 8000bc8:	08000c53 	.word	0x08000c53
 8000bcc:	08000c53 	.word	0x08000c53
 8000bd0:	08000c53 	.word	0x08000c53
 8000bd4:	08000c53 	.word	0x08000c53
 8000bd8:	08000c53 	.word	0x08000c53
 8000bdc:	08000c53 	.word	0x08000c53
 8000be0:	08000c53 	.word	0x08000c53
 8000be4:	08000c53 	.word	0x08000c53
 8000be8:	08000c01 	.word	0x08000c01
 8000bec:	08000c15 	.word	0x08000c15
 8000bf0:	4a79      	ldr	r2, [pc, #484]	; (8000dd8 <HAL_GPIO_Init+0x2b4>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d013      	beq.n	8000c1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bf6:	e02c      	b.n	8000c52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	623b      	str	r3, [r7, #32]
          break;
 8000bfe:	e029      	b.n	8000c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	3304      	adds	r3, #4
 8000c06:	623b      	str	r3, [r7, #32]
          break;
 8000c08:	e024      	b.n	8000c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	3308      	adds	r3, #8
 8000c10:	623b      	str	r3, [r7, #32]
          break;
 8000c12:	e01f      	b.n	8000c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	68db      	ldr	r3, [r3, #12]
 8000c18:	330c      	adds	r3, #12
 8000c1a:	623b      	str	r3, [r7, #32]
          break;
 8000c1c:	e01a      	b.n	8000c54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	689b      	ldr	r3, [r3, #8]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d102      	bne.n	8000c2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c26:	2304      	movs	r3, #4
 8000c28:	623b      	str	r3, [r7, #32]
          break;
 8000c2a:	e013      	b.n	8000c54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	689b      	ldr	r3, [r3, #8]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d105      	bne.n	8000c40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c34:	2308      	movs	r3, #8
 8000c36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	69fa      	ldr	r2, [r7, #28]
 8000c3c:	611a      	str	r2, [r3, #16]
          break;
 8000c3e:	e009      	b.n	8000c54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c40:	2308      	movs	r3, #8
 8000c42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	69fa      	ldr	r2, [r7, #28]
 8000c48:	615a      	str	r2, [r3, #20]
          break;
 8000c4a:	e003      	b.n	8000c54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	623b      	str	r3, [r7, #32]
          break;
 8000c50:	e000      	b.n	8000c54 <HAL_GPIO_Init+0x130>
          break;
 8000c52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	2bff      	cmp	r3, #255	; 0xff
 8000c58:	d801      	bhi.n	8000c5e <HAL_GPIO_Init+0x13a>
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	e001      	b.n	8000c62 <HAL_GPIO_Init+0x13e>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	3304      	adds	r3, #4
 8000c62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	2bff      	cmp	r3, #255	; 0xff
 8000c68:	d802      	bhi.n	8000c70 <HAL_GPIO_Init+0x14c>
 8000c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	e002      	b.n	8000c76 <HAL_GPIO_Init+0x152>
 8000c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c72:	3b08      	subs	r3, #8
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	210f      	movs	r1, #15
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	fa01 f303 	lsl.w	r3, r1, r3
 8000c84:	43db      	mvns	r3, r3
 8000c86:	401a      	ands	r2, r3
 8000c88:	6a39      	ldr	r1, [r7, #32]
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c90:	431a      	orrs	r2, r3
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	f000 80b1 	beq.w	8000e06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ca4:	4b4d      	ldr	r3, [pc, #308]	; (8000ddc <HAL_GPIO_Init+0x2b8>)
 8000ca6:	699b      	ldr	r3, [r3, #24]
 8000ca8:	4a4c      	ldr	r2, [pc, #304]	; (8000ddc <HAL_GPIO_Init+0x2b8>)
 8000caa:	f043 0301 	orr.w	r3, r3, #1
 8000cae:	6193      	str	r3, [r2, #24]
 8000cb0:	4b4a      	ldr	r3, [pc, #296]	; (8000ddc <HAL_GPIO_Init+0x2b8>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	f003 0301 	and.w	r3, r3, #1
 8000cb8:	60bb      	str	r3, [r7, #8]
 8000cba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000cbc:	4a48      	ldr	r2, [pc, #288]	; (8000de0 <HAL_GPIO_Init+0x2bc>)
 8000cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc0:	089b      	lsrs	r3, r3, #2
 8000cc2:	3302      	adds	r3, #2
 8000cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ccc:	f003 0303 	and.w	r3, r3, #3
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	220f      	movs	r2, #15
 8000cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	68fa      	ldr	r2, [r7, #12]
 8000cdc:	4013      	ands	r3, r2
 8000cde:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4a40      	ldr	r2, [pc, #256]	; (8000de4 <HAL_GPIO_Init+0x2c0>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d013      	beq.n	8000d10 <HAL_GPIO_Init+0x1ec>
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a3f      	ldr	r2, [pc, #252]	; (8000de8 <HAL_GPIO_Init+0x2c4>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d00d      	beq.n	8000d0c <HAL_GPIO_Init+0x1e8>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a3e      	ldr	r2, [pc, #248]	; (8000dec <HAL_GPIO_Init+0x2c8>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d007      	beq.n	8000d08 <HAL_GPIO_Init+0x1e4>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a3d      	ldr	r2, [pc, #244]	; (8000df0 <HAL_GPIO_Init+0x2cc>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d101      	bne.n	8000d04 <HAL_GPIO_Init+0x1e0>
 8000d00:	2303      	movs	r3, #3
 8000d02:	e006      	b.n	8000d12 <HAL_GPIO_Init+0x1ee>
 8000d04:	2304      	movs	r3, #4
 8000d06:	e004      	b.n	8000d12 <HAL_GPIO_Init+0x1ee>
 8000d08:	2302      	movs	r3, #2
 8000d0a:	e002      	b.n	8000d12 <HAL_GPIO_Init+0x1ee>
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	e000      	b.n	8000d12 <HAL_GPIO_Init+0x1ee>
 8000d10:	2300      	movs	r3, #0
 8000d12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d14:	f002 0203 	and.w	r2, r2, #3
 8000d18:	0092      	lsls	r2, r2, #2
 8000d1a:	4093      	lsls	r3, r2
 8000d1c:	68fa      	ldr	r2, [r7, #12]
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d22:	492f      	ldr	r1, [pc, #188]	; (8000de0 <HAL_GPIO_Init+0x2bc>)
 8000d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d26:	089b      	lsrs	r3, r3, #2
 8000d28:	3302      	adds	r3, #2
 8000d2a:	68fa      	ldr	r2, [r7, #12]
 8000d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d006      	beq.n	8000d4a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d3c:	4b2d      	ldr	r3, [pc, #180]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	492c      	ldr	r1, [pc, #176]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	600b      	str	r3, [r1, #0]
 8000d48:	e006      	b.n	8000d58 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d4a:	4b2a      	ldr	r3, [pc, #168]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	69bb      	ldr	r3, [r7, #24]
 8000d50:	43db      	mvns	r3, r3
 8000d52:	4928      	ldr	r1, [pc, #160]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d54:	4013      	ands	r3, r2
 8000d56:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d006      	beq.n	8000d72 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d64:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d66:	685a      	ldr	r2, [r3, #4]
 8000d68:	4922      	ldr	r1, [pc, #136]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	604b      	str	r3, [r1, #4]
 8000d70:	e006      	b.n	8000d80 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d72:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d74:	685a      	ldr	r2, [r3, #4]
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	491e      	ldr	r1, [pc, #120]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d006      	beq.n	8000d9a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d8c:	4b19      	ldr	r3, [pc, #100]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d8e:	689a      	ldr	r2, [r3, #8]
 8000d90:	4918      	ldr	r1, [pc, #96]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d92:	69bb      	ldr	r3, [r7, #24]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	608b      	str	r3, [r1, #8]
 8000d98:	e006      	b.n	8000da8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d9a:	4b16      	ldr	r3, [pc, #88]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000d9c:	689a      	ldr	r2, [r3, #8]
 8000d9e:	69bb      	ldr	r3, [r7, #24]
 8000da0:	43db      	mvns	r3, r3
 8000da2:	4914      	ldr	r1, [pc, #80]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000da4:	4013      	ands	r3, r2
 8000da6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d021      	beq.n	8000df8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000db4:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000db6:	68da      	ldr	r2, [r3, #12]
 8000db8:	490e      	ldr	r1, [pc, #56]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000dba:	69bb      	ldr	r3, [r7, #24]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	60cb      	str	r3, [r1, #12]
 8000dc0:	e021      	b.n	8000e06 <HAL_GPIO_Init+0x2e2>
 8000dc2:	bf00      	nop
 8000dc4:	10320000 	.word	0x10320000
 8000dc8:	10310000 	.word	0x10310000
 8000dcc:	10220000 	.word	0x10220000
 8000dd0:	10210000 	.word	0x10210000
 8000dd4:	10120000 	.word	0x10120000
 8000dd8:	10110000 	.word	0x10110000
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	40010000 	.word	0x40010000
 8000de4:	40010800 	.word	0x40010800
 8000de8:	40010c00 	.word	0x40010c00
 8000dec:	40011000 	.word	0x40011000
 8000df0:	40011400 	.word	0x40011400
 8000df4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000df8:	4b0b      	ldr	r3, [pc, #44]	; (8000e28 <HAL_GPIO_Init+0x304>)
 8000dfa:	68da      	ldr	r2, [r3, #12]
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	43db      	mvns	r3, r3
 8000e00:	4909      	ldr	r1, [pc, #36]	; (8000e28 <HAL_GPIO_Init+0x304>)
 8000e02:	4013      	ands	r3, r2
 8000e04:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e08:	3301      	adds	r3, #1
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e12:	fa22 f303 	lsr.w	r3, r2, r3
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	f47f ae8e 	bne.w	8000b38 <HAL_GPIO_Init+0x14>
  }
}
 8000e1c:	bf00      	nop
 8000e1e:	bf00      	nop
 8000e20:	372c      	adds	r7, #44	; 0x2c
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr
 8000e28:	40010400 	.word	0x40010400

08000e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	460b      	mov	r3, r1
 8000e36:	807b      	strh	r3, [r7, #2]
 8000e38:	4613      	mov	r3, r2
 8000e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e3c:	787b      	ldrb	r3, [r7, #1]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e42:	887a      	ldrh	r2, [r7, #2]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e48:	e003      	b.n	8000e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e4a:	887b      	ldrh	r3, [r7, #2]
 8000e4c:	041a      	lsls	r2, r3, #16
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	611a      	str	r2, [r3, #16]
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr

08000e5c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e66:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e68:	695a      	ldr	r2, [r3, #20]
 8000e6a:	88fb      	ldrh	r3, [r7, #6]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d006      	beq.n	8000e80 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e72:	4a05      	ldr	r2, [pc, #20]	; (8000e88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e74:	88fb      	ldrh	r3, [r7, #6]
 8000e76:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e78:	88fb      	ldrh	r3, [r7, #6]
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f000 f806 	bl	8000e8c <HAL_GPIO_EXTI_Callback>
  }
}
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40010400 	.word	0x40010400

08000e8c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000e96:	bf00      	nop
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr

08000ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d101      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e26c      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f003 0301 	and.w	r3, r3, #1
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	f000 8087 	beq.w	8000fce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ec0:	4b92      	ldr	r3, [pc, #584]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f003 030c 	and.w	r3, r3, #12
 8000ec8:	2b04      	cmp	r3, #4
 8000eca:	d00c      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ecc:	4b8f      	ldr	r3, [pc, #572]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f003 030c 	and.w	r3, r3, #12
 8000ed4:	2b08      	cmp	r3, #8
 8000ed6:	d112      	bne.n	8000efe <HAL_RCC_OscConfig+0x5e>
 8000ed8:	4b8c      	ldr	r3, [pc, #560]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ee0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ee4:	d10b      	bne.n	8000efe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ee6:	4b89      	ldr	r3, [pc, #548]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d06c      	beq.n	8000fcc <HAL_RCC_OscConfig+0x12c>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d168      	bne.n	8000fcc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	e246      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f06:	d106      	bne.n	8000f16 <HAL_RCC_OscConfig+0x76>
 8000f08:	4b80      	ldr	r3, [pc, #512]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a7f      	ldr	r2, [pc, #508]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f12:	6013      	str	r3, [r2, #0]
 8000f14:	e02e      	b.n	8000f74 <HAL_RCC_OscConfig+0xd4>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d10c      	bne.n	8000f38 <HAL_RCC_OscConfig+0x98>
 8000f1e:	4b7b      	ldr	r3, [pc, #492]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a7a      	ldr	r2, [pc, #488]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f28:	6013      	str	r3, [r2, #0]
 8000f2a:	4b78      	ldr	r3, [pc, #480]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a77      	ldr	r2, [pc, #476]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f34:	6013      	str	r3, [r2, #0]
 8000f36:	e01d      	b.n	8000f74 <HAL_RCC_OscConfig+0xd4>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f40:	d10c      	bne.n	8000f5c <HAL_RCC_OscConfig+0xbc>
 8000f42:	4b72      	ldr	r3, [pc, #456]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a71      	ldr	r2, [pc, #452]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f4c:	6013      	str	r3, [r2, #0]
 8000f4e:	4b6f      	ldr	r3, [pc, #444]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a6e      	ldr	r2, [pc, #440]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f58:	6013      	str	r3, [r2, #0]
 8000f5a:	e00b      	b.n	8000f74 <HAL_RCC_OscConfig+0xd4>
 8000f5c:	4b6b      	ldr	r3, [pc, #428]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a6a      	ldr	r2, [pc, #424]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4b68      	ldr	r3, [pc, #416]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a67      	ldr	r2, [pc, #412]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d013      	beq.n	8000fa4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f7c:	f7ff fcba 	bl	80008f4 <HAL_GetTick>
 8000f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f82:	e008      	b.n	8000f96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f84:	f7ff fcb6 	bl	80008f4 <HAL_GetTick>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	2b64      	cmp	r3, #100	; 0x64
 8000f90:	d901      	bls.n	8000f96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f92:	2303      	movs	r3, #3
 8000f94:	e1fa      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f96:	4b5d      	ldr	r3, [pc, #372]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d0f0      	beq.n	8000f84 <HAL_RCC_OscConfig+0xe4>
 8000fa2:	e014      	b.n	8000fce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa4:	f7ff fca6 	bl	80008f4 <HAL_GetTick>
 8000fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000faa:	e008      	b.n	8000fbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fac:	f7ff fca2 	bl	80008f4 <HAL_GetTick>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	2b64      	cmp	r3, #100	; 0x64
 8000fb8:	d901      	bls.n	8000fbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e1e6      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fbe:	4b53      	ldr	r3, [pc, #332]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1f0      	bne.n	8000fac <HAL_RCC_OscConfig+0x10c>
 8000fca:	e000      	b.n	8000fce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f003 0302 	and.w	r3, r3, #2
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d063      	beq.n	80010a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fda:	4b4c      	ldr	r3, [pc, #304]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f003 030c 	and.w	r3, r3, #12
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d00b      	beq.n	8000ffe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000fe6:	4b49      	ldr	r3, [pc, #292]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f003 030c 	and.w	r3, r3, #12
 8000fee:	2b08      	cmp	r3, #8
 8000ff0:	d11c      	bne.n	800102c <HAL_RCC_OscConfig+0x18c>
 8000ff2:	4b46      	ldr	r3, [pc, #280]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d116      	bne.n	800102c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ffe:	4b43      	ldr	r3, [pc, #268]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	2b00      	cmp	r3, #0
 8001008:	d005      	beq.n	8001016 <HAL_RCC_OscConfig+0x176>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	691b      	ldr	r3, [r3, #16]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d001      	beq.n	8001016 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e1ba      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001016:	4b3d      	ldr	r3, [pc, #244]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	00db      	lsls	r3, r3, #3
 8001024:	4939      	ldr	r1, [pc, #228]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8001026:	4313      	orrs	r3, r2
 8001028:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800102a:	e03a      	b.n	80010a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	691b      	ldr	r3, [r3, #16]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d020      	beq.n	8001076 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001034:	4b36      	ldr	r3, [pc, #216]	; (8001110 <HAL_RCC_OscConfig+0x270>)
 8001036:	2201      	movs	r2, #1
 8001038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800103a:	f7ff fc5b 	bl	80008f4 <HAL_GetTick>
 800103e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001040:	e008      	b.n	8001054 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001042:	f7ff fc57 	bl	80008f4 <HAL_GetTick>
 8001046:	4602      	mov	r2, r0
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	2b02      	cmp	r3, #2
 800104e:	d901      	bls.n	8001054 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001050:	2303      	movs	r3, #3
 8001052:	e19b      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001054:	4b2d      	ldr	r3, [pc, #180]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f003 0302 	and.w	r3, r3, #2
 800105c:	2b00      	cmp	r3, #0
 800105e:	d0f0      	beq.n	8001042 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001060:	4b2a      	ldr	r3, [pc, #168]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	00db      	lsls	r3, r3, #3
 800106e:	4927      	ldr	r1, [pc, #156]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8001070:	4313      	orrs	r3, r2
 8001072:	600b      	str	r3, [r1, #0]
 8001074:	e015      	b.n	80010a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001076:	4b26      	ldr	r3, [pc, #152]	; (8001110 <HAL_RCC_OscConfig+0x270>)
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800107c:	f7ff fc3a 	bl	80008f4 <HAL_GetTick>
 8001080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001082:	e008      	b.n	8001096 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001084:	f7ff fc36 	bl	80008f4 <HAL_GetTick>
 8001088:	4602      	mov	r2, r0
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	2b02      	cmp	r3, #2
 8001090:	d901      	bls.n	8001096 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001092:	2303      	movs	r3, #3
 8001094:	e17a      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001096:	4b1d      	ldr	r3, [pc, #116]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0302 	and.w	r3, r3, #2
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1f0      	bne.n	8001084 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 0308 	and.w	r3, r3, #8
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d03a      	beq.n	8001124 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d019      	beq.n	80010ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010b6:	4b17      	ldr	r3, [pc, #92]	; (8001114 <HAL_RCC_OscConfig+0x274>)
 80010b8:	2201      	movs	r2, #1
 80010ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010bc:	f7ff fc1a 	bl	80008f4 <HAL_GetTick>
 80010c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010c2:	e008      	b.n	80010d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010c4:	f7ff fc16 	bl	80008f4 <HAL_GetTick>
 80010c8:	4602      	mov	r2, r0
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d901      	bls.n	80010d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e15a      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010d6:	4b0d      	ldr	r3, [pc, #52]	; (800110c <HAL_RCC_OscConfig+0x26c>)
 80010d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010da:	f003 0302 	and.w	r3, r3, #2
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d0f0      	beq.n	80010c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80010e2:	2001      	movs	r0, #1
 80010e4:	f000 fad8 	bl	8001698 <RCC_Delay>
 80010e8:	e01c      	b.n	8001124 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <HAL_RCC_OscConfig+0x274>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010f0:	f7ff fc00 	bl	80008f4 <HAL_GetTick>
 80010f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010f6:	e00f      	b.n	8001118 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010f8:	f7ff fbfc 	bl	80008f4 <HAL_GetTick>
 80010fc:	4602      	mov	r2, r0
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	2b02      	cmp	r3, #2
 8001104:	d908      	bls.n	8001118 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001106:	2303      	movs	r3, #3
 8001108:	e140      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
 800110a:	bf00      	nop
 800110c:	40021000 	.word	0x40021000
 8001110:	42420000 	.word	0x42420000
 8001114:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001118:	4b9e      	ldr	r3, [pc, #632]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 800111a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	2b00      	cmp	r3, #0
 8001122:	d1e9      	bne.n	80010f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0304 	and.w	r3, r3, #4
 800112c:	2b00      	cmp	r3, #0
 800112e:	f000 80a6 	beq.w	800127e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001132:	2300      	movs	r3, #0
 8001134:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001136:	4b97      	ldr	r3, [pc, #604]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d10d      	bne.n	800115e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001142:	4b94      	ldr	r3, [pc, #592]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001144:	69db      	ldr	r3, [r3, #28]
 8001146:	4a93      	ldr	r2, [pc, #588]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800114c:	61d3      	str	r3, [r2, #28]
 800114e:	4b91      	ldr	r3, [pc, #580]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001150:	69db      	ldr	r3, [r3, #28]
 8001152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800115a:	2301      	movs	r3, #1
 800115c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800115e:	4b8e      	ldr	r3, [pc, #568]	; (8001398 <HAL_RCC_OscConfig+0x4f8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001166:	2b00      	cmp	r3, #0
 8001168:	d118      	bne.n	800119c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800116a:	4b8b      	ldr	r3, [pc, #556]	; (8001398 <HAL_RCC_OscConfig+0x4f8>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a8a      	ldr	r2, [pc, #552]	; (8001398 <HAL_RCC_OscConfig+0x4f8>)
 8001170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001174:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001176:	f7ff fbbd 	bl	80008f4 <HAL_GetTick>
 800117a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800117c:	e008      	b.n	8001190 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800117e:	f7ff fbb9 	bl	80008f4 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2b64      	cmp	r3, #100	; 0x64
 800118a:	d901      	bls.n	8001190 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	e0fd      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001190:	4b81      	ldr	r3, [pc, #516]	; (8001398 <HAL_RCC_OscConfig+0x4f8>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001198:	2b00      	cmp	r3, #0
 800119a:	d0f0      	beq.n	800117e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d106      	bne.n	80011b2 <HAL_RCC_OscConfig+0x312>
 80011a4:	4b7b      	ldr	r3, [pc, #492]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011a6:	6a1b      	ldr	r3, [r3, #32]
 80011a8:	4a7a      	ldr	r2, [pc, #488]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	6213      	str	r3, [r2, #32]
 80011b0:	e02d      	b.n	800120e <HAL_RCC_OscConfig+0x36e>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d10c      	bne.n	80011d4 <HAL_RCC_OscConfig+0x334>
 80011ba:	4b76      	ldr	r3, [pc, #472]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011bc:	6a1b      	ldr	r3, [r3, #32]
 80011be:	4a75      	ldr	r2, [pc, #468]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011c0:	f023 0301 	bic.w	r3, r3, #1
 80011c4:	6213      	str	r3, [r2, #32]
 80011c6:	4b73      	ldr	r3, [pc, #460]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011c8:	6a1b      	ldr	r3, [r3, #32]
 80011ca:	4a72      	ldr	r2, [pc, #456]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011cc:	f023 0304 	bic.w	r3, r3, #4
 80011d0:	6213      	str	r3, [r2, #32]
 80011d2:	e01c      	b.n	800120e <HAL_RCC_OscConfig+0x36e>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	2b05      	cmp	r3, #5
 80011da:	d10c      	bne.n	80011f6 <HAL_RCC_OscConfig+0x356>
 80011dc:	4b6d      	ldr	r3, [pc, #436]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011de:	6a1b      	ldr	r3, [r3, #32]
 80011e0:	4a6c      	ldr	r2, [pc, #432]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011e2:	f043 0304 	orr.w	r3, r3, #4
 80011e6:	6213      	str	r3, [r2, #32]
 80011e8:	4b6a      	ldr	r3, [pc, #424]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011ea:	6a1b      	ldr	r3, [r3, #32]
 80011ec:	4a69      	ldr	r2, [pc, #420]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	6213      	str	r3, [r2, #32]
 80011f4:	e00b      	b.n	800120e <HAL_RCC_OscConfig+0x36e>
 80011f6:	4b67      	ldr	r3, [pc, #412]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	4a66      	ldr	r2, [pc, #408]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80011fc:	f023 0301 	bic.w	r3, r3, #1
 8001200:	6213      	str	r3, [r2, #32]
 8001202:	4b64      	ldr	r3, [pc, #400]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001204:	6a1b      	ldr	r3, [r3, #32]
 8001206:	4a63      	ldr	r2, [pc, #396]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001208:	f023 0304 	bic.w	r3, r3, #4
 800120c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	68db      	ldr	r3, [r3, #12]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d015      	beq.n	8001242 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001216:	f7ff fb6d 	bl	80008f4 <HAL_GetTick>
 800121a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800121c:	e00a      	b.n	8001234 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800121e:	f7ff fb69 	bl	80008f4 <HAL_GetTick>
 8001222:	4602      	mov	r2, r0
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	f241 3288 	movw	r2, #5000	; 0x1388
 800122c:	4293      	cmp	r3, r2
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e0ab      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001234:	4b57      	ldr	r3, [pc, #348]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001236:	6a1b      	ldr	r3, [r3, #32]
 8001238:	f003 0302 	and.w	r3, r3, #2
 800123c:	2b00      	cmp	r3, #0
 800123e:	d0ee      	beq.n	800121e <HAL_RCC_OscConfig+0x37e>
 8001240:	e014      	b.n	800126c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001242:	f7ff fb57 	bl	80008f4 <HAL_GetTick>
 8001246:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001248:	e00a      	b.n	8001260 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800124a:	f7ff fb53 	bl	80008f4 <HAL_GetTick>
 800124e:	4602      	mov	r2, r0
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	f241 3288 	movw	r2, #5000	; 0x1388
 8001258:	4293      	cmp	r3, r2
 800125a:	d901      	bls.n	8001260 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800125c:	2303      	movs	r3, #3
 800125e:	e095      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001260:	4b4c      	ldr	r3, [pc, #304]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001262:	6a1b      	ldr	r3, [r3, #32]
 8001264:	f003 0302 	and.w	r3, r3, #2
 8001268:	2b00      	cmp	r3, #0
 800126a:	d1ee      	bne.n	800124a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800126c:	7dfb      	ldrb	r3, [r7, #23]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d105      	bne.n	800127e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001272:	4b48      	ldr	r3, [pc, #288]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001274:	69db      	ldr	r3, [r3, #28]
 8001276:	4a47      	ldr	r2, [pc, #284]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800127c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	2b00      	cmp	r3, #0
 8001284:	f000 8081 	beq.w	800138a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001288:	4b42      	ldr	r3, [pc, #264]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 030c 	and.w	r3, r3, #12
 8001290:	2b08      	cmp	r3, #8
 8001292:	d061      	beq.n	8001358 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	69db      	ldr	r3, [r3, #28]
 8001298:	2b02      	cmp	r3, #2
 800129a:	d146      	bne.n	800132a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800129c:	4b3f      	ldr	r3, [pc, #252]	; (800139c <HAL_RCC_OscConfig+0x4fc>)
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a2:	f7ff fb27 	bl	80008f4 <HAL_GetTick>
 80012a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012a8:	e008      	b.n	80012bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012aa:	f7ff fb23 	bl	80008f4 <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d901      	bls.n	80012bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	e067      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012bc:	4b35      	ldr	r3, [pc, #212]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1f0      	bne.n	80012aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6a1b      	ldr	r3, [r3, #32]
 80012cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012d0:	d108      	bne.n	80012e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012d2:	4b30      	ldr	r3, [pc, #192]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	492d      	ldr	r1, [pc, #180]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80012e0:	4313      	orrs	r3, r2
 80012e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012e4:	4b2b      	ldr	r3, [pc, #172]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6a19      	ldr	r1, [r3, #32]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f4:	430b      	orrs	r3, r1
 80012f6:	4927      	ldr	r1, [pc, #156]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012fc:	4b27      	ldr	r3, [pc, #156]	; (800139c <HAL_RCC_OscConfig+0x4fc>)
 80012fe:	2201      	movs	r2, #1
 8001300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001302:	f7ff faf7 	bl	80008f4 <HAL_GetTick>
 8001306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001308:	e008      	b.n	800131c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800130a:	f7ff faf3 	bl	80008f4 <HAL_GetTick>
 800130e:	4602      	mov	r2, r0
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	2b02      	cmp	r3, #2
 8001316:	d901      	bls.n	800131c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e037      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800131c:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d0f0      	beq.n	800130a <HAL_RCC_OscConfig+0x46a>
 8001328:	e02f      	b.n	800138a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800132a:	4b1c      	ldr	r3, [pc, #112]	; (800139c <HAL_RCC_OscConfig+0x4fc>)
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001330:	f7ff fae0 	bl	80008f4 <HAL_GetTick>
 8001334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001336:	e008      	b.n	800134a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001338:	f7ff fadc 	bl	80008f4 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b02      	cmp	r3, #2
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e020      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800134a:	4b12      	ldr	r3, [pc, #72]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d1f0      	bne.n	8001338 <HAL_RCC_OscConfig+0x498>
 8001356:	e018      	b.n	800138a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	69db      	ldr	r3, [r3, #28]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d101      	bne.n	8001364 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e013      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001364:	4b0b      	ldr	r3, [pc, #44]	; (8001394 <HAL_RCC_OscConfig+0x4f4>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	429a      	cmp	r2, r3
 8001376:	d106      	bne.n	8001386 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001382:	429a      	cmp	r2, r3
 8001384:	d001      	beq.n	800138a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e000      	b.n	800138c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800138a:	2300      	movs	r3, #0
}
 800138c:	4618      	mov	r0, r3
 800138e:	3718      	adds	r7, #24
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40021000 	.word	0x40021000
 8001398:	40007000 	.word	0x40007000
 800139c:	42420060 	.word	0x42420060

080013a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d101      	bne.n	80013b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	e0d0      	b.n	8001556 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013b4:	4b6a      	ldr	r3, [pc, #424]	; (8001560 <HAL_RCC_ClockConfig+0x1c0>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0307 	and.w	r3, r3, #7
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	429a      	cmp	r2, r3
 80013c0:	d910      	bls.n	80013e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013c2:	4b67      	ldr	r3, [pc, #412]	; (8001560 <HAL_RCC_ClockConfig+0x1c0>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f023 0207 	bic.w	r2, r3, #7
 80013ca:	4965      	ldr	r1, [pc, #404]	; (8001560 <HAL_RCC_ClockConfig+0x1c0>)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013d2:	4b63      	ldr	r3, [pc, #396]	; (8001560 <HAL_RCC_ClockConfig+0x1c0>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0307 	and.w	r3, r3, #7
 80013da:	683a      	ldr	r2, [r7, #0]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d001      	beq.n	80013e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	e0b8      	b.n	8001556 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 0302 	and.w	r3, r3, #2
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d020      	beq.n	8001432 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0304 	and.w	r3, r3, #4
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d005      	beq.n	8001408 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013fc:	4b59      	ldr	r3, [pc, #356]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	4a58      	ldr	r2, [pc, #352]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 8001402:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001406:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0308 	and.w	r3, r3, #8
 8001410:	2b00      	cmp	r3, #0
 8001412:	d005      	beq.n	8001420 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001414:	4b53      	ldr	r3, [pc, #332]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	4a52      	ldr	r2, [pc, #328]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 800141a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800141e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001420:	4b50      	ldr	r3, [pc, #320]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	494d      	ldr	r1, [pc, #308]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 800142e:	4313      	orrs	r3, r2
 8001430:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b00      	cmp	r3, #0
 800143c:	d040      	beq.n	80014c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d107      	bne.n	8001456 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001446:	4b47      	ldr	r3, [pc, #284]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d115      	bne.n	800147e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e07f      	b.n	8001556 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	2b02      	cmp	r3, #2
 800145c:	d107      	bne.n	800146e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800145e:	4b41      	ldr	r3, [pc, #260]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d109      	bne.n	800147e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e073      	b.n	8001556 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800146e:	4b3d      	ldr	r3, [pc, #244]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e06b      	b.n	8001556 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800147e:	4b39      	ldr	r3, [pc, #228]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f023 0203 	bic.w	r2, r3, #3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	4936      	ldr	r1, [pc, #216]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 800148c:	4313      	orrs	r3, r2
 800148e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001490:	f7ff fa30 	bl	80008f4 <HAL_GetTick>
 8001494:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001496:	e00a      	b.n	80014ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001498:	f7ff fa2c 	bl	80008f4 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e053      	b.n	8001556 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ae:	4b2d      	ldr	r3, [pc, #180]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f003 020c 	and.w	r2, r3, #12
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	429a      	cmp	r2, r3
 80014be:	d1eb      	bne.n	8001498 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014c0:	4b27      	ldr	r3, [pc, #156]	; (8001560 <HAL_RCC_ClockConfig+0x1c0>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	683a      	ldr	r2, [r7, #0]
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d210      	bcs.n	80014f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ce:	4b24      	ldr	r3, [pc, #144]	; (8001560 <HAL_RCC_ClockConfig+0x1c0>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f023 0207 	bic.w	r2, r3, #7
 80014d6:	4922      	ldr	r1, [pc, #136]	; (8001560 <HAL_RCC_ClockConfig+0x1c0>)
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	4313      	orrs	r3, r2
 80014dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014de:	4b20      	ldr	r3, [pc, #128]	; (8001560 <HAL_RCC_ClockConfig+0x1c0>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d001      	beq.n	80014f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e032      	b.n	8001556 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0304 	and.w	r3, r3, #4
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d008      	beq.n	800150e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014fc:	4b19      	ldr	r3, [pc, #100]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	4916      	ldr	r1, [pc, #88]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 800150a:	4313      	orrs	r3, r2
 800150c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0308 	and.w	r3, r3, #8
 8001516:	2b00      	cmp	r3, #0
 8001518:	d009      	beq.n	800152e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800151a:	4b12      	ldr	r3, [pc, #72]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	691b      	ldr	r3, [r3, #16]
 8001526:	00db      	lsls	r3, r3, #3
 8001528:	490e      	ldr	r1, [pc, #56]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 800152a:	4313      	orrs	r3, r2
 800152c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800152e:	f000 f821 	bl	8001574 <HAL_RCC_GetSysClockFreq>
 8001532:	4602      	mov	r2, r0
 8001534:	4b0b      	ldr	r3, [pc, #44]	; (8001564 <HAL_RCC_ClockConfig+0x1c4>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	091b      	lsrs	r3, r3, #4
 800153a:	f003 030f 	and.w	r3, r3, #15
 800153e:	490a      	ldr	r1, [pc, #40]	; (8001568 <HAL_RCC_ClockConfig+0x1c8>)
 8001540:	5ccb      	ldrb	r3, [r1, r3]
 8001542:	fa22 f303 	lsr.w	r3, r2, r3
 8001546:	4a09      	ldr	r2, [pc, #36]	; (800156c <HAL_RCC_ClockConfig+0x1cc>)
 8001548:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800154a:	4b09      	ldr	r3, [pc, #36]	; (8001570 <HAL_RCC_ClockConfig+0x1d0>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff f98e 	bl	8000870 <HAL_InitTick>

  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40022000 	.word	0x40022000
 8001564:	40021000 	.word	0x40021000
 8001568:	080043c4 	.word	0x080043c4
 800156c:	20000000 	.word	0x20000000
 8001570:	20000004 	.word	0x20000004

08001574 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001574:	b490      	push	{r4, r7}
 8001576:	b08a      	sub	sp, #40	; 0x28
 8001578:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800157a:	4b2a      	ldr	r3, [pc, #168]	; (8001624 <HAL_RCC_GetSysClockFreq+0xb0>)
 800157c:	1d3c      	adds	r4, r7, #4
 800157e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001580:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001584:	f240 2301 	movw	r3, #513	; 0x201
 8001588:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
 800158e:	2300      	movs	r3, #0
 8001590:	61bb      	str	r3, [r7, #24]
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	; 0x24
 8001596:	2300      	movs	r3, #0
 8001598:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800159a:	2300      	movs	r3, #0
 800159c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800159e:	4b22      	ldr	r3, [pc, #136]	; (8001628 <HAL_RCC_GetSysClockFreq+0xb4>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	f003 030c 	and.w	r3, r3, #12
 80015aa:	2b04      	cmp	r3, #4
 80015ac:	d002      	beq.n	80015b4 <HAL_RCC_GetSysClockFreq+0x40>
 80015ae:	2b08      	cmp	r3, #8
 80015b0:	d003      	beq.n	80015ba <HAL_RCC_GetSysClockFreq+0x46>
 80015b2:	e02d      	b.n	8001610 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015b4:	4b1d      	ldr	r3, [pc, #116]	; (800162c <HAL_RCC_GetSysClockFreq+0xb8>)
 80015b6:	623b      	str	r3, [r7, #32]
      break;
 80015b8:	e02d      	b.n	8001616 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	0c9b      	lsrs	r3, r3, #18
 80015be:	f003 030f 	and.w	r3, r3, #15
 80015c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015c6:	4413      	add	r3, r2
 80015c8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80015cc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d013      	beq.n	8001600 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015d8:	4b13      	ldr	r3, [pc, #76]	; (8001628 <HAL_RCC_GetSysClockFreq+0xb4>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	0c5b      	lsrs	r3, r3, #17
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015e6:	4413      	add	r3, r2
 80015e8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80015ec:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	4a0e      	ldr	r2, [pc, #56]	; (800162c <HAL_RCC_GetSysClockFreq+0xb8>)
 80015f2:	fb02 f203 	mul.w	r2, r2, r3
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
 80015fe:	e004      	b.n	800160a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	4a0b      	ldr	r2, [pc, #44]	; (8001630 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001604:	fb02 f303 	mul.w	r3, r2, r3
 8001608:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160c:	623b      	str	r3, [r7, #32]
      break;
 800160e:	e002      	b.n	8001616 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001612:	623b      	str	r3, [r7, #32]
      break;
 8001614:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001616:	6a3b      	ldr	r3, [r7, #32]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3728      	adds	r7, #40	; 0x28
 800161c:	46bd      	mov	sp, r7
 800161e:	bc90      	pop	{r4, r7}
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	080043ac 	.word	0x080043ac
 8001628:	40021000 	.word	0x40021000
 800162c:	007a1200 	.word	0x007a1200
 8001630:	003d0900 	.word	0x003d0900

08001634 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001638:	4b02      	ldr	r3, [pc, #8]	; (8001644 <HAL_RCC_GetHCLKFreq+0x10>)
 800163a:	681b      	ldr	r3, [r3, #0]
}
 800163c:	4618      	mov	r0, r3
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr
 8001644:	20000000 	.word	0x20000000

08001648 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800164c:	f7ff fff2 	bl	8001634 <HAL_RCC_GetHCLKFreq>
 8001650:	4602      	mov	r2, r0
 8001652:	4b05      	ldr	r3, [pc, #20]	; (8001668 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	0a1b      	lsrs	r3, r3, #8
 8001658:	f003 0307 	and.w	r3, r3, #7
 800165c:	4903      	ldr	r1, [pc, #12]	; (800166c <HAL_RCC_GetPCLK1Freq+0x24>)
 800165e:	5ccb      	ldrb	r3, [r1, r3]
 8001660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001664:	4618      	mov	r0, r3
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40021000 	.word	0x40021000
 800166c:	080043d4 	.word	0x080043d4

08001670 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001674:	f7ff ffde 	bl	8001634 <HAL_RCC_GetHCLKFreq>
 8001678:	4602      	mov	r2, r0
 800167a:	4b05      	ldr	r3, [pc, #20]	; (8001690 <HAL_RCC_GetPCLK2Freq+0x20>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	0adb      	lsrs	r3, r3, #11
 8001680:	f003 0307 	and.w	r3, r3, #7
 8001684:	4903      	ldr	r1, [pc, #12]	; (8001694 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001686:	5ccb      	ldrb	r3, [r1, r3]
 8001688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800168c:	4618      	mov	r0, r3
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40021000 	.word	0x40021000
 8001694:	080043d4 	.word	0x080043d4

08001698 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016a0:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <RCC_Delay+0x34>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a0a      	ldr	r2, [pc, #40]	; (80016d0 <RCC_Delay+0x38>)
 80016a6:	fba2 2303 	umull	r2, r3, r2, r3
 80016aa:	0a5b      	lsrs	r3, r3, #9
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	fb02 f303 	mul.w	r3, r2, r3
 80016b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016b4:	bf00      	nop
  }
  while (Delay --);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	1e5a      	subs	r2, r3, #1
 80016ba:	60fa      	str	r2, [r7, #12]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1f9      	bne.n	80016b4 <RCC_Delay+0x1c>
}
 80016c0:	bf00      	nop
 80016c2:	bf00      	nop
 80016c4:	3714      	adds	r7, #20
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr
 80016cc:	20000000 	.word	0x20000000
 80016d0:	10624dd3 	.word	0x10624dd3

080016d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e041      	b.n	800176a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d106      	bne.n	8001700 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2200      	movs	r2, #0
 80016f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7fe ff18 	bl	8000530 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2202      	movs	r2, #2
 8001704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3304      	adds	r3, #4
 8001710:	4619      	mov	r1, r3
 8001712:	4610      	mov	r0, r2
 8001714:	f000 fa26 	bl	8001b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2201      	movs	r2, #1
 800171c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2201      	movs	r2, #1
 8001724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2201      	movs	r2, #1
 800172c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2201      	movs	r2, #1
 8001734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2201      	movs	r2, #1
 800173c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2201      	movs	r2, #1
 8001744:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2201      	movs	r2, #1
 800174c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2201      	movs	r2, #1
 8001754:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2201      	movs	r2, #1
 800175c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2201      	movs	r2, #1
 8001764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001768:	2300      	movs	r3, #0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	691b      	ldr	r3, [r3, #16]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	2b02      	cmp	r3, #2
 8001786:	d122      	bne.n	80017ce <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b02      	cmp	r3, #2
 8001794:	d11b      	bne.n	80017ce <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f06f 0202 	mvn.w	r2, #2
 800179e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2201      	movs	r2, #1
 80017a4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	f003 0303 	and.w	r3, r3, #3
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d003      	beq.n	80017bc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f000 f9ba 	bl	8001b2e <HAL_TIM_IC_CaptureCallback>
 80017ba:	e005      	b.n	80017c8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f000 f9ad 	bl	8001b1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f000 f9bc 	bl	8001b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	691b      	ldr	r3, [r3, #16]
 80017d4:	f003 0304 	and.w	r3, r3, #4
 80017d8:	2b04      	cmp	r3, #4
 80017da:	d122      	bne.n	8001822 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	68db      	ldr	r3, [r3, #12]
 80017e2:	f003 0304 	and.w	r3, r3, #4
 80017e6:	2b04      	cmp	r3, #4
 80017e8:	d11b      	bne.n	8001822 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f06f 0204 	mvn.w	r2, #4
 80017f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2202      	movs	r2, #2
 80017f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001804:	2b00      	cmp	r3, #0
 8001806:	d003      	beq.n	8001810 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f000 f990 	bl	8001b2e <HAL_TIM_IC_CaptureCallback>
 800180e:	e005      	b.n	800181c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f000 f983 	bl	8001b1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f000 f992 	bl	8001b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	691b      	ldr	r3, [r3, #16]
 8001828:	f003 0308 	and.w	r3, r3, #8
 800182c:	2b08      	cmp	r3, #8
 800182e:	d122      	bne.n	8001876 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	f003 0308 	and.w	r3, r3, #8
 800183a:	2b08      	cmp	r3, #8
 800183c:	d11b      	bne.n	8001876 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f06f 0208 	mvn.w	r2, #8
 8001846:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2204      	movs	r2, #4
 800184c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	69db      	ldr	r3, [r3, #28]
 8001854:	f003 0303 	and.w	r3, r3, #3
 8001858:	2b00      	cmp	r3, #0
 800185a:	d003      	beq.n	8001864 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f000 f966 	bl	8001b2e <HAL_TIM_IC_CaptureCallback>
 8001862:	e005      	b.n	8001870 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f000 f959 	bl	8001b1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f000 f968 	bl	8001b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2200      	movs	r2, #0
 8001874:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	f003 0310 	and.w	r3, r3, #16
 8001880:	2b10      	cmp	r3, #16
 8001882:	d122      	bne.n	80018ca <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	f003 0310 	and.w	r3, r3, #16
 800188e:	2b10      	cmp	r3, #16
 8001890:	d11b      	bne.n	80018ca <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f06f 0210 	mvn.w	r2, #16
 800189a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2208      	movs	r2, #8
 80018a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	69db      	ldr	r3, [r3, #28]
 80018a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f000 f93c 	bl	8001b2e <HAL_TIM_IC_CaptureCallback>
 80018b6:	e005      	b.n	80018c4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f000 f92f 	bl	8001b1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f000 f93e 	bl	8001b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	691b      	ldr	r3, [r3, #16]
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d10e      	bne.n	80018f6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	68db      	ldr	r3, [r3, #12]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d107      	bne.n	80018f6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f06f 0201 	mvn.w	r2, #1
 80018ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f000 f90a 	bl	8001b0a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001900:	2b80      	cmp	r3, #128	; 0x80
 8001902:	d10e      	bne.n	8001922 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800190e:	2b80      	cmp	r3, #128	; 0x80
 8001910:	d107      	bne.n	8001922 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800191a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f000 fa80 	bl	8001e22 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	691b      	ldr	r3, [r3, #16]
 8001928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800192c:	2b40      	cmp	r3, #64	; 0x40
 800192e:	d10e      	bne.n	800194e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800193a:	2b40      	cmp	r3, #64	; 0x40
 800193c:	d107      	bne.n	800194e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f000 f902 	bl	8001b52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	f003 0320 	and.w	r3, r3, #32
 8001958:	2b20      	cmp	r3, #32
 800195a:	d10e      	bne.n	800197a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	f003 0320 	and.w	r3, r3, #32
 8001966:	2b20      	cmp	r3, #32
 8001968:	d107      	bne.n	800197a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f06f 0220 	mvn.w	r2, #32
 8001972:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 fa4b 	bl	8001e10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b084      	sub	sp, #16
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
 800198a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001992:	2b01      	cmp	r3, #1
 8001994:	d101      	bne.n	800199a <HAL_TIM_ConfigClockSource+0x18>
 8001996:	2302      	movs	r3, #2
 8001998:	e0b3      	b.n	8001b02 <HAL_TIM_ConfigClockSource+0x180>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2201      	movs	r2, #1
 800199e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2202      	movs	r2, #2
 80019a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80019b8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80019c0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	68fa      	ldr	r2, [r7, #12]
 80019c8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019d2:	d03e      	beq.n	8001a52 <HAL_TIM_ConfigClockSource+0xd0>
 80019d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019d8:	f200 8087 	bhi.w	8001aea <HAL_TIM_ConfigClockSource+0x168>
 80019dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019e0:	f000 8085 	beq.w	8001aee <HAL_TIM_ConfigClockSource+0x16c>
 80019e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019e8:	d87f      	bhi.n	8001aea <HAL_TIM_ConfigClockSource+0x168>
 80019ea:	2b70      	cmp	r3, #112	; 0x70
 80019ec:	d01a      	beq.n	8001a24 <HAL_TIM_ConfigClockSource+0xa2>
 80019ee:	2b70      	cmp	r3, #112	; 0x70
 80019f0:	d87b      	bhi.n	8001aea <HAL_TIM_ConfigClockSource+0x168>
 80019f2:	2b60      	cmp	r3, #96	; 0x60
 80019f4:	d050      	beq.n	8001a98 <HAL_TIM_ConfigClockSource+0x116>
 80019f6:	2b60      	cmp	r3, #96	; 0x60
 80019f8:	d877      	bhi.n	8001aea <HAL_TIM_ConfigClockSource+0x168>
 80019fa:	2b50      	cmp	r3, #80	; 0x50
 80019fc:	d03c      	beq.n	8001a78 <HAL_TIM_ConfigClockSource+0xf6>
 80019fe:	2b50      	cmp	r3, #80	; 0x50
 8001a00:	d873      	bhi.n	8001aea <HAL_TIM_ConfigClockSource+0x168>
 8001a02:	2b40      	cmp	r3, #64	; 0x40
 8001a04:	d058      	beq.n	8001ab8 <HAL_TIM_ConfigClockSource+0x136>
 8001a06:	2b40      	cmp	r3, #64	; 0x40
 8001a08:	d86f      	bhi.n	8001aea <HAL_TIM_ConfigClockSource+0x168>
 8001a0a:	2b30      	cmp	r3, #48	; 0x30
 8001a0c:	d064      	beq.n	8001ad8 <HAL_TIM_ConfigClockSource+0x156>
 8001a0e:	2b30      	cmp	r3, #48	; 0x30
 8001a10:	d86b      	bhi.n	8001aea <HAL_TIM_ConfigClockSource+0x168>
 8001a12:	2b20      	cmp	r3, #32
 8001a14:	d060      	beq.n	8001ad8 <HAL_TIM_ConfigClockSource+0x156>
 8001a16:	2b20      	cmp	r3, #32
 8001a18:	d867      	bhi.n	8001aea <HAL_TIM_ConfigClockSource+0x168>
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d05c      	beq.n	8001ad8 <HAL_TIM_ConfigClockSource+0x156>
 8001a1e:	2b10      	cmp	r3, #16
 8001a20:	d05a      	beq.n	8001ad8 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001a22:	e062      	b.n	8001aea <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6818      	ldr	r0, [r3, #0]
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	6899      	ldr	r1, [r3, #8]
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685a      	ldr	r2, [r3, #4]
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	f000 f96f 	bl	8001d16 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001a46:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	609a      	str	r2, [r3, #8]
      break;
 8001a50:	e04e      	b.n	8001af0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6818      	ldr	r0, [r3, #0]
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	6899      	ldr	r1, [r3, #8]
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685a      	ldr	r2, [r3, #4]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	f000 f958 	bl	8001d16 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689a      	ldr	r2, [r3, #8]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a74:	609a      	str	r2, [r3, #8]
      break;
 8001a76:	e03b      	b.n	8001af0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6818      	ldr	r0, [r3, #0]
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	6859      	ldr	r1, [r3, #4]
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	461a      	mov	r2, r3
 8001a86:	f000 f8cf 	bl	8001c28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2150      	movs	r1, #80	; 0x50
 8001a90:	4618      	mov	r0, r3
 8001a92:	f000 f926 	bl	8001ce2 <TIM_ITRx_SetConfig>
      break;
 8001a96:	e02b      	b.n	8001af0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6818      	ldr	r0, [r3, #0]
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	6859      	ldr	r1, [r3, #4]
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	f000 f8ed 	bl	8001c84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2160      	movs	r1, #96	; 0x60
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 f916 	bl	8001ce2 <TIM_ITRx_SetConfig>
      break;
 8001ab6:	e01b      	b.n	8001af0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6818      	ldr	r0, [r3, #0]
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	6859      	ldr	r1, [r3, #4]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	f000 f8af 	bl	8001c28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2140      	movs	r1, #64	; 0x40
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f000 f906 	bl	8001ce2 <TIM_ITRx_SetConfig>
      break;
 8001ad6:	e00b      	b.n	8001af0 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	f000 f8fd 	bl	8001ce2 <TIM_ITRx_SetConfig>
        break;
 8001ae8:	e002      	b.n	8001af0 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001aea:	bf00      	nop
 8001aec:	e000      	b.n	8001af0 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001aee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2200      	movs	r2, #0
 8001afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001b12:	bf00      	nop
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr

08001b1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr

08001b2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	b083      	sub	sp, #12
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b36:	bf00      	nop
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bc80      	pop	{r7}
 8001b50:	4770      	bx	lr

08001b52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001b5a:	bf00      	nop
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bc80      	pop	{r7}
 8001b62:	4770      	bx	lr

08001b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4a29      	ldr	r2, [pc, #164]	; (8001c1c <TIM_Base_SetConfig+0xb8>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d00b      	beq.n	8001b94 <TIM_Base_SetConfig+0x30>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b82:	d007      	beq.n	8001b94 <TIM_Base_SetConfig+0x30>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	4a26      	ldr	r2, [pc, #152]	; (8001c20 <TIM_Base_SetConfig+0xbc>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d003      	beq.n	8001b94 <TIM_Base_SetConfig+0x30>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4a25      	ldr	r2, [pc, #148]	; (8001c24 <TIM_Base_SetConfig+0xc0>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d108      	bne.n	8001ba6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a1c      	ldr	r2, [pc, #112]	; (8001c1c <TIM_Base_SetConfig+0xb8>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d00b      	beq.n	8001bc6 <TIM_Base_SetConfig+0x62>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bb4:	d007      	beq.n	8001bc6 <TIM_Base_SetConfig+0x62>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a19      	ldr	r2, [pc, #100]	; (8001c20 <TIM_Base_SetConfig+0xbc>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d003      	beq.n	8001bc6 <TIM_Base_SetConfig+0x62>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a18      	ldr	r2, [pc, #96]	; (8001c24 <TIM_Base_SetConfig+0xc0>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d108      	bne.n	8001bd8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	68fa      	ldr	r2, [r7, #12]
 8001bea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	689a      	ldr	r2, [r3, #8]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4a07      	ldr	r2, [pc, #28]	; (8001c1c <TIM_Base_SetConfig+0xb8>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d103      	bne.n	8001c0c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	691a      	ldr	r2, [r3, #16]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	615a      	str	r2, [r3, #20]
}
 8001c12:	bf00      	nop
 8001c14:	3714      	adds	r7, #20
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bc80      	pop	{r7}
 8001c1a:	4770      	bx	lr
 8001c1c:	40012c00 	.word	0x40012c00
 8001c20:	40000400 	.word	0x40000400
 8001c24:	40000800 	.word	0x40000800

08001c28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b087      	sub	sp, #28
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6a1b      	ldr	r3, [r3, #32]
 8001c38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6a1b      	ldr	r3, [r3, #32]
 8001c3e:	f023 0201 	bic.w	r2, r3, #1
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	011b      	lsls	r3, r3, #4
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	f023 030a 	bic.w	r3, r3, #10
 8001c64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001c66:	697a      	ldr	r2, [r7, #20]
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	621a      	str	r2, [r3, #32]
}
 8001c7a:	bf00      	nop
 8001c7c:	371c      	adds	r7, #28
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b087      	sub	sp, #28
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	f023 0210 	bic.w	r2, r3, #16
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	6a1b      	ldr	r3, [r3, #32]
 8001ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001cae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	031b      	lsls	r3, r3, #12
 8001cb4:	697a      	ldr	r2, [r7, #20]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001cc0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	011b      	lsls	r3, r3, #4
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	621a      	str	r2, [r3, #32]
}
 8001cd8:	bf00      	nop
 8001cda:	371c      	adds	r7, #28
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr

08001ce2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b085      	sub	sp, #20
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cf8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	f043 0307 	orr.w	r3, r3, #7
 8001d04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	609a      	str	r2, [r3, #8]
}
 8001d0c:	bf00      	nop
 8001d0e:	3714      	adds	r7, #20
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr

08001d16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b087      	sub	sp, #28
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	607a      	str	r2, [r7, #4]
 8001d22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	021a      	lsls	r2, r3, #8
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	609a      	str	r2, [r3, #8]
}
 8001d4a:	bf00      	nop
 8001d4c:	371c      	adds	r7, #28
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr

08001d54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d101      	bne.n	8001d6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001d68:	2302      	movs	r3, #2
 8001d6a:	e046      	b.n	8001dfa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2202      	movs	r2, #2
 8001d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a16      	ldr	r2, [pc, #88]	; (8001e04 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d00e      	beq.n	8001dce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001db8:	d009      	beq.n	8001dce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a12      	ldr	r2, [pc, #72]	; (8001e08 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d004      	beq.n	8001dce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a10      	ldr	r2, [pc, #64]	; (8001e0c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d10c      	bne.n	8001de8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001dd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	68ba      	ldr	r2, [r7, #8]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68ba      	ldr	r2, [r7, #8]
 8001de6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3714      	adds	r7, #20
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr
 8001e04:	40012c00 	.word	0x40012c00
 8001e08:	40000400 	.word	0x40000400
 8001e0c:	40000800 	.word	0x40000800

08001e10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bc80      	pop	{r7}
 8001e20:	4770      	bx	lr

08001e22 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr

08001e34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e03f      	b.n	8001ec6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d106      	bne.n	8001e60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7fe fb8e 	bl	800057c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2224      	movs	r2, #36	; 0x24
 8001e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68da      	ldr	r2, [r3, #12]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f000 f9a7 	bl	80021cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	691a      	ldr	r2, [r3, #16]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	695a      	ldr	r2, [r3, #20]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68da      	ldr	r2, [r3, #12]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001eac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b08a      	sub	sp, #40	; 0x28
 8001ed2:	af02      	add	r7, sp, #8
 8001ed4:	60f8      	str	r0, [r7, #12]
 8001ed6:	60b9      	str	r1, [r7, #8]
 8001ed8:	603b      	str	r3, [r7, #0]
 8001eda:	4613      	mov	r3, r2
 8001edc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b20      	cmp	r3, #32
 8001eec:	d17c      	bne.n	8001fe8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d002      	beq.n	8001efa <HAL_UART_Transmit+0x2c>
 8001ef4:	88fb      	ldrh	r3, [r7, #6]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d101      	bne.n	8001efe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e075      	b.n	8001fea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d101      	bne.n	8001f0c <HAL_UART_Transmit+0x3e>
 8001f08:	2302      	movs	r3, #2
 8001f0a:	e06e      	b.n	8001fea <HAL_UART_Transmit+0x11c>
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2200      	movs	r2, #0
 8001f18:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2221      	movs	r2, #33	; 0x21
 8001f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f22:	f7fe fce7 	bl	80008f4 <HAL_GetTick>
 8001f26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	88fa      	ldrh	r2, [r7, #6]
 8001f2c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	88fa      	ldrh	r2, [r7, #6]
 8001f32:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f3c:	d108      	bne.n	8001f50 <HAL_UART_Transmit+0x82>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	691b      	ldr	r3, [r3, #16]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d104      	bne.n	8001f50 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	61bb      	str	r3, [r7, #24]
 8001f4e:	e003      	b.n	8001f58 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001f60:	e02a      	b.n	8001fb8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	9300      	str	r3, [sp, #0]
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2180      	movs	r1, #128	; 0x80
 8001f6c:	68f8      	ldr	r0, [r7, #12]
 8001f6e:	f000 f8e2 	bl	8002136 <UART_WaitOnFlagUntilTimeout>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e036      	b.n	8001fea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d10b      	bne.n	8001f9a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	881b      	ldrh	r3, [r3, #0]
 8001f86:	461a      	mov	r2, r3
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	3302      	adds	r3, #2
 8001f96:	61bb      	str	r3, [r7, #24]
 8001f98:	e007      	b.n	8001faa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	781a      	ldrb	r2, [r3, #0]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1cf      	bne.n	8001f62 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	9300      	str	r3, [sp, #0]
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2140      	movs	r1, #64	; 0x40
 8001fcc:	68f8      	ldr	r0, [r7, #12]
 8001fce:	f000 f8b2 	bl	8002136 <UART_WaitOnFlagUntilTimeout>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	e006      	b.n	8001fea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2220      	movs	r2, #32
 8001fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	e000      	b.n	8001fea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001fe8:	2302      	movs	r3, #2
  }
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3720      	adds	r7, #32
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b08a      	sub	sp, #40	; 0x28
 8001ff6:	af02      	add	r7, sp, #8
 8001ff8:	60f8      	str	r0, [r7, #12]
 8001ffa:	60b9      	str	r1, [r7, #8]
 8001ffc:	603b      	str	r3, [r7, #0]
 8001ffe:	4613      	mov	r3, r2
 8002000:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002002:	2300      	movs	r3, #0
 8002004:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b20      	cmp	r3, #32
 8002010:	f040 808c 	bne.w	800212c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d002      	beq.n	8002020 <HAL_UART_Receive+0x2e>
 800201a:	88fb      	ldrh	r3, [r7, #6]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e084      	b.n	800212e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800202a:	2b01      	cmp	r3, #1
 800202c:	d101      	bne.n	8002032 <HAL_UART_Receive+0x40>
 800202e:	2302      	movs	r3, #2
 8002030:	e07d      	b.n	800212e <HAL_UART_Receive+0x13c>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2200      	movs	r2, #0
 800203e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2222      	movs	r2, #34	; 0x22
 8002044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2200      	movs	r2, #0
 800204c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800204e:	f7fe fc51 	bl	80008f4 <HAL_GetTick>
 8002052:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	88fa      	ldrh	r2, [r7, #6]
 8002058:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	88fa      	ldrh	r2, [r7, #6]
 800205e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002068:	d108      	bne.n	800207c <HAL_UART_Receive+0x8a>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d104      	bne.n	800207c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	61bb      	str	r3, [r7, #24]
 800207a:	e003      	b.n	8002084 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002080:	2300      	movs	r3, #0
 8002082:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800208c:	e043      	b.n	8002116 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	9300      	str	r3, [sp, #0]
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	2200      	movs	r2, #0
 8002096:	2120      	movs	r1, #32
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f000 f84c 	bl	8002136 <UART_WaitOnFlagUntilTimeout>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e042      	b.n	800212e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10c      	bne.n	80020c8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	3302      	adds	r3, #2
 80020c4:	61bb      	str	r3, [r7, #24]
 80020c6:	e01f      	b.n	8002108 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020d0:	d007      	beq.n	80020e2 <HAL_UART_Receive+0xf0>
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10a      	bne.n	80020f0 <HAL_UART_Receive+0xfe>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d106      	bne.n	80020f0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	701a      	strb	r2, [r3, #0]
 80020ee:	e008      	b.n	8002102 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	3301      	adds	r3, #1
 8002106:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800210c:	b29b      	uxth	r3, r3
 800210e:	3b01      	subs	r3, #1
 8002110:	b29a      	uxth	r2, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800211a:	b29b      	uxth	r3, r3
 800211c:	2b00      	cmp	r3, #0
 800211e:	d1b6      	bne.n	800208e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2220      	movs	r2, #32
 8002124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	e000      	b.n	800212e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800212c:	2302      	movs	r3, #2
  }
}
 800212e:	4618      	mov	r0, r3
 8002130:	3720      	adds	r7, #32
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b084      	sub	sp, #16
 800213a:	af00      	add	r7, sp, #0
 800213c:	60f8      	str	r0, [r7, #12]
 800213e:	60b9      	str	r1, [r7, #8]
 8002140:	603b      	str	r3, [r7, #0]
 8002142:	4613      	mov	r3, r2
 8002144:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002146:	e02c      	b.n	80021a2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800214e:	d028      	beq.n	80021a2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d007      	beq.n	8002166 <UART_WaitOnFlagUntilTimeout+0x30>
 8002156:	f7fe fbcd 	bl	80008f4 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	429a      	cmp	r2, r3
 8002164:	d21d      	bcs.n	80021a2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68da      	ldr	r2, [r3, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002174:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	695a      	ldr	r2, [r3, #20]
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f022 0201 	bic.w	r2, r2, #1
 8002184:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2220      	movs	r2, #32
 800218a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2220      	movs	r2, #32
 8002192:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e00f      	b.n	80021c2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	4013      	ands	r3, r2
 80021ac:	68ba      	ldr	r2, [r7, #8]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	bf0c      	ite	eq
 80021b2:	2301      	moveq	r3, #1
 80021b4:	2300      	movne	r3, #0
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	461a      	mov	r2, r3
 80021ba:	79fb      	ldrb	r3, [r7, #7]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d0c3      	beq.n	8002148 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68da      	ldr	r2, [r3, #12]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002206:	f023 030c 	bic.w	r3, r3, #12
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6812      	ldr	r2, [r2, #0]
 800220e:	68b9      	ldr	r1, [r7, #8]
 8002210:	430b      	orrs	r3, r1
 8002212:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	699a      	ldr	r2, [r3, #24]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a2c      	ldr	r2, [pc, #176]	; (80022e0 <UART_SetConfig+0x114>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d103      	bne.n	800223c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002234:	f7ff fa1c 	bl	8001670 <HAL_RCC_GetPCLK2Freq>
 8002238:	60f8      	str	r0, [r7, #12]
 800223a:	e002      	b.n	8002242 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800223c:	f7ff fa04 	bl	8001648 <HAL_RCC_GetPCLK1Freq>
 8002240:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	4613      	mov	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4413      	add	r3, r2
 800224a:	009a      	lsls	r2, r3, #2
 800224c:	441a      	add	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	fbb2 f3f3 	udiv	r3, r2, r3
 8002258:	4a22      	ldr	r2, [pc, #136]	; (80022e4 <UART_SetConfig+0x118>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	095b      	lsrs	r3, r3, #5
 8002260:	0119      	lsls	r1, r3, #4
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	4613      	mov	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	009a      	lsls	r2, r3, #2
 800226c:	441a      	add	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	fbb2 f2f3 	udiv	r2, r2, r3
 8002278:	4b1a      	ldr	r3, [pc, #104]	; (80022e4 <UART_SetConfig+0x118>)
 800227a:	fba3 0302 	umull	r0, r3, r3, r2
 800227e:	095b      	lsrs	r3, r3, #5
 8002280:	2064      	movs	r0, #100	; 0x64
 8002282:	fb00 f303 	mul.w	r3, r0, r3
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	011b      	lsls	r3, r3, #4
 800228a:	3332      	adds	r3, #50	; 0x32
 800228c:	4a15      	ldr	r2, [pc, #84]	; (80022e4 <UART_SetConfig+0x118>)
 800228e:	fba2 2303 	umull	r2, r3, r2, r3
 8002292:	095b      	lsrs	r3, r3, #5
 8002294:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002298:	4419      	add	r1, r3
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	4613      	mov	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4413      	add	r3, r2
 80022a2:	009a      	lsls	r2, r3, #2
 80022a4:	441a      	add	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80022b0:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <UART_SetConfig+0x118>)
 80022b2:	fba3 0302 	umull	r0, r3, r3, r2
 80022b6:	095b      	lsrs	r3, r3, #5
 80022b8:	2064      	movs	r0, #100	; 0x64
 80022ba:	fb00 f303 	mul.w	r3, r0, r3
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	011b      	lsls	r3, r3, #4
 80022c2:	3332      	adds	r3, #50	; 0x32
 80022c4:	4a07      	ldr	r2, [pc, #28]	; (80022e4 <UART_SetConfig+0x118>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	095b      	lsrs	r3, r3, #5
 80022cc:	f003 020f 	and.w	r2, r3, #15
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	440a      	add	r2, r1
 80022d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80022d8:	bf00      	nop
 80022da:	3710      	adds	r7, #16
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40013800 	.word	0x40013800
 80022e4:	51eb851f 	.word	0x51eb851f

080022e8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80022f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022fa:	2b84      	cmp	r3, #132	; 0x84
 80022fc:	d005      	beq.n	800230a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80022fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	4413      	add	r3, r2
 8002306:	3303      	adds	r3, #3
 8002308:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800230a:	68fb      	ldr	r3, [r7, #12]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr

08002316 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800231a:	f000 ff23 	bl	8003164 <vTaskStartScheduler>
  
  return osOK;
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	bd80      	pop	{r7, pc}

08002324 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002326:	b089      	sub	sp, #36	; 0x24
 8002328:	af04      	add	r7, sp, #16
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	695b      	ldr	r3, [r3, #20]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d020      	beq.n	8002378 <osThreadCreate+0x54>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d01c      	beq.n	8002378 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685c      	ldr	r4, [r3, #4]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681d      	ldr	r5, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	691e      	ldr	r6, [r3, #16]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff ffc9 	bl	80022e8 <makeFreeRtosPriority>
 8002356:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	695b      	ldr	r3, [r3, #20]
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002360:	9202      	str	r2, [sp, #8]
 8002362:	9301      	str	r3, [sp, #4]
 8002364:	9100      	str	r1, [sp, #0]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	4632      	mov	r2, r6
 800236a:	4629      	mov	r1, r5
 800236c:	4620      	mov	r0, r4
 800236e:	f000 fd3b 	bl	8002de8 <xTaskCreateStatic>
 8002372:	4603      	mov	r3, r0
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	e01c      	b.n	80023b2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685c      	ldr	r4, [r3, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002384:	b29e      	uxth	r6, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff ffab 	bl	80022e8 <makeFreeRtosPriority>
 8002392:	4602      	mov	r2, r0
 8002394:	f107 030c 	add.w	r3, r7, #12
 8002398:	9301      	str	r3, [sp, #4]
 800239a:	9200      	str	r2, [sp, #0]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	4632      	mov	r2, r6
 80023a0:	4629      	mov	r1, r5
 80023a2:	4620      	mov	r0, r4
 80023a4:	f000 fd7c 	bl	8002ea0 <xTaskCreate>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d001      	beq.n	80023b2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	e000      	b.n	80023b4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80023b2:	68fb      	ldr	r3, [r7, #12]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080023bc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <osDelay+0x16>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	e000      	b.n	80023d4 <osDelay+0x18>
 80023d2:	2301      	movs	r3, #1
 80023d4:	4618      	mov	r0, r3
 80023d6:	f000 fe91 	bl	80030fc <vTaskDelay>
  
  return osOK;
 80023da:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80023e4:	b590      	push	{r4, r7, lr}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af02      	add	r7, sp, #8
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d011      	beq.n	800241a <osMessageCreate+0x36>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00d      	beq.n	800241a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6818      	ldr	r0, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6859      	ldr	r1, [r3, #4]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	2400      	movs	r4, #0
 8002410:	9400      	str	r4, [sp, #0]
 8002412:	f000 f927 	bl	8002664 <xQueueGenericCreateStatic>
 8002416:	4603      	mov	r3, r0
 8002418:	e008      	b.n	800242c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6818      	ldr	r0, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	4619      	mov	r1, r3
 8002426:	f000 f994 	bl	8002752 <xQueueGenericCreate>
 800242a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800242c:	4618      	mov	r0, r3
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	bd90      	pop	{r4, r7, pc}

08002434 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f103 0208 	add.w	r2, r3, #8
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f04f 32ff 	mov.w	r2, #4294967295
 800244c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f103 0208 	add.w	r2, r3, #8
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f103 0208 	add.w	r2, r3, #8
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr

08002472 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002472:	b480      	push	{r7}
 8002474:	b083      	sub	sp, #12
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr

0800248a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800248a:	b480      	push	{r7}
 800248c:	b085      	sub	sp, #20
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
 8002492:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	68fa      	ldr	r2, [r7, #12]
 800249e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	683a      	ldr	r2, [r7, #0]
 80024ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	1c5a      	adds	r2, r3, #1
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	601a      	str	r2, [r3, #0]
}
 80024c6:	bf00      	nop
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr

080024d0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e6:	d103      	bne.n	80024f0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	60fb      	str	r3, [r7, #12]
 80024ee:	e00c      	b.n	800250a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3308      	adds	r3, #8
 80024f4:	60fb      	str	r3, [r7, #12]
 80024f6:	e002      	b.n	80024fe <vListInsert+0x2e>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	60fb      	str	r3, [r7, #12]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	68ba      	ldr	r2, [r7, #8]
 8002506:	429a      	cmp	r2, r3
 8002508:	d2f6      	bcs.n	80024f8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	683a      	ldr	r2, [r7, #0]
 8002518:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	1c5a      	adds	r2, r3, #1
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	601a      	str	r2, [r3, #0]
}
 8002536:	bf00      	nop
 8002538:	3714      	adds	r7, #20
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr

08002540 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6892      	ldr	r2, [r2, #8]
 8002556:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6852      	ldr	r2, [r2, #4]
 8002560:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	429a      	cmp	r2, r3
 800256a:	d103      	bne.n	8002574 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	1e5a      	subs	r2, r3, #1
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	bc80      	pop	{r7}
 8002590:	4770      	bx	lr
	...

08002594 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d10a      	bne.n	80025be <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80025a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025ac:	f383 8811 	msr	BASEPRI, r3
 80025b0:	f3bf 8f6f 	isb	sy
 80025b4:	f3bf 8f4f 	dsb	sy
 80025b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80025ba:	bf00      	nop
 80025bc:	e7fe      	b.n	80025bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80025be:	f001 fbd5 	bl	8003d6c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ca:	68f9      	ldr	r1, [r7, #12]
 80025cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80025ce:	fb01 f303 	mul.w	r3, r1, r3
 80025d2:	441a      	add	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ee:	3b01      	subs	r3, #1
 80025f0:	68f9      	ldr	r1, [r7, #12]
 80025f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80025f4:	fb01 f303 	mul.w	r3, r1, r3
 80025f8:	441a      	add	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	22ff      	movs	r2, #255	; 0xff
 8002602:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	22ff      	movs	r2, #255	; 0xff
 800260a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d114      	bne.n	800263e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d01a      	beq.n	8002652 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	3310      	adds	r3, #16
 8002620:	4618      	mov	r0, r3
 8002622:	f000 ffe5 	bl	80035f0 <xTaskRemoveFromEventList>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d012      	beq.n	8002652 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800262c:	4b0c      	ldr	r3, [pc, #48]	; (8002660 <xQueueGenericReset+0xcc>)
 800262e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	f3bf 8f4f 	dsb	sy
 8002638:	f3bf 8f6f 	isb	sy
 800263c:	e009      	b.n	8002652 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	3310      	adds	r3, #16
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff fef6 	bl	8002434 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	3324      	adds	r3, #36	; 0x24
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff fef1 	bl	8002434 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002652:	f001 fbbb 	bl	8003dcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002656:	2301      	movs	r3, #1
}
 8002658:	4618      	mov	r0, r3
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	e000ed04 	.word	0xe000ed04

08002664 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002664:	b580      	push	{r7, lr}
 8002666:	b08e      	sub	sp, #56	; 0x38
 8002668:	af02      	add	r7, sp, #8
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
 8002670:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10a      	bne.n	800268e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800267c:	f383 8811 	msr	BASEPRI, r3
 8002680:	f3bf 8f6f 	isb	sy
 8002684:	f3bf 8f4f 	dsb	sy
 8002688:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800268a:	bf00      	nop
 800268c:	e7fe      	b.n	800268c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d10a      	bne.n	80026aa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002698:	f383 8811 	msr	BASEPRI, r3
 800269c:	f3bf 8f6f 	isb	sy
 80026a0:	f3bf 8f4f 	dsb	sy
 80026a4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80026a6:	bf00      	nop
 80026a8:	e7fe      	b.n	80026a8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d002      	beq.n	80026b6 <xQueueGenericCreateStatic+0x52>
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <xQueueGenericCreateStatic+0x56>
 80026b6:	2301      	movs	r3, #1
 80026b8:	e000      	b.n	80026bc <xQueueGenericCreateStatic+0x58>
 80026ba:	2300      	movs	r3, #0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d10a      	bne.n	80026d6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80026c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c4:	f383 8811 	msr	BASEPRI, r3
 80026c8:	f3bf 8f6f 	isb	sy
 80026cc:	f3bf 8f4f 	dsb	sy
 80026d0:	623b      	str	r3, [r7, #32]
}
 80026d2:	bf00      	nop
 80026d4:	e7fe      	b.n	80026d4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d102      	bne.n	80026e2 <xQueueGenericCreateStatic+0x7e>
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <xQueueGenericCreateStatic+0x82>
 80026e2:	2301      	movs	r3, #1
 80026e4:	e000      	b.n	80026e8 <xQueueGenericCreateStatic+0x84>
 80026e6:	2300      	movs	r3, #0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d10a      	bne.n	8002702 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80026ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f0:	f383 8811 	msr	BASEPRI, r3
 80026f4:	f3bf 8f6f 	isb	sy
 80026f8:	f3bf 8f4f 	dsb	sy
 80026fc:	61fb      	str	r3, [r7, #28]
}
 80026fe:	bf00      	nop
 8002700:	e7fe      	b.n	8002700 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002702:	2348      	movs	r3, #72	; 0x48
 8002704:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	2b48      	cmp	r3, #72	; 0x48
 800270a:	d00a      	beq.n	8002722 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800270c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002710:	f383 8811 	msr	BASEPRI, r3
 8002714:	f3bf 8f6f 	isb	sy
 8002718:	f3bf 8f4f 	dsb	sy
 800271c:	61bb      	str	r3, [r7, #24]
}
 800271e:	bf00      	nop
 8002720:	e7fe      	b.n	8002720 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00d      	beq.n	8002748 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800272c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800272e:	2201      	movs	r2, #1
 8002730:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002734:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	4613      	mov	r3, r2
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	68b9      	ldr	r1, [r7, #8]
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f000 f843 	bl	80027ce <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800274a:	4618      	mov	r0, r3
 800274c:	3730      	adds	r7, #48	; 0x30
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002752:	b580      	push	{r7, lr}
 8002754:	b08a      	sub	sp, #40	; 0x28
 8002756:	af02      	add	r7, sp, #8
 8002758:	60f8      	str	r0, [r7, #12]
 800275a:	60b9      	str	r1, [r7, #8]
 800275c:	4613      	mov	r3, r2
 800275e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10a      	bne.n	800277c <xQueueGenericCreate+0x2a>
	__asm volatile
 8002766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800276a:	f383 8811 	msr	BASEPRI, r3
 800276e:	f3bf 8f6f 	isb	sy
 8002772:	f3bf 8f4f 	dsb	sy
 8002776:	613b      	str	r3, [r7, #16]
}
 8002778:	bf00      	nop
 800277a:	e7fe      	b.n	800277a <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d102      	bne.n	8002788 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002782:	2300      	movs	r3, #0
 8002784:	61fb      	str	r3, [r7, #28]
 8002786:	e004      	b.n	8002792 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	fb02 f303 	mul.w	r3, r2, r3
 8002790:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	3348      	adds	r3, #72	; 0x48
 8002796:	4618      	mov	r0, r3
 8002798:	f001 fbaa 	bl	8003ef0 <pvPortMalloc>
 800279c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00f      	beq.n	80027c4 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	3348      	adds	r3, #72	; 0x48
 80027a8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80027b2:	79fa      	ldrb	r2, [r7, #7]
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	4613      	mov	r3, r2
 80027ba:	697a      	ldr	r2, [r7, #20]
 80027bc:	68b9      	ldr	r1, [r7, #8]
 80027be:	68f8      	ldr	r0, [r7, #12]
 80027c0:	f000 f805 	bl	80027ce <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80027c4:	69bb      	ldr	r3, [r7, #24]
	}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3720      	adds	r7, #32
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b084      	sub	sp, #16
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	60f8      	str	r0, [r7, #12]
 80027d6:	60b9      	str	r1, [r7, #8]
 80027d8:	607a      	str	r2, [r7, #4]
 80027da:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d103      	bne.n	80027ea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	e002      	b.n	80027f0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	68ba      	ldr	r2, [r7, #8]
 80027fa:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80027fc:	2101      	movs	r1, #1
 80027fe:	69b8      	ldr	r0, [r7, #24]
 8002800:	f7ff fec8 	bl	8002594 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002804:	bf00      	nop
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08e      	sub	sp, #56	; 0x38
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
 8002818:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800281a:	2300      	movs	r3, #0
 800281c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10a      	bne.n	800283e <xQueueGenericSend+0x32>
	__asm volatile
 8002828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282c:	f383 8811 	msr	BASEPRI, r3
 8002830:	f3bf 8f6f 	isb	sy
 8002834:	f3bf 8f4f 	dsb	sy
 8002838:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800283a:	bf00      	nop
 800283c:	e7fe      	b.n	800283c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d103      	bne.n	800284c <xQueueGenericSend+0x40>
 8002844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <xQueueGenericSend+0x44>
 800284c:	2301      	movs	r3, #1
 800284e:	e000      	b.n	8002852 <xQueueGenericSend+0x46>
 8002850:	2300      	movs	r3, #0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10a      	bne.n	800286c <xQueueGenericSend+0x60>
	__asm volatile
 8002856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800285a:	f383 8811 	msr	BASEPRI, r3
 800285e:	f3bf 8f6f 	isb	sy
 8002862:	f3bf 8f4f 	dsb	sy
 8002866:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002868:	bf00      	nop
 800286a:	e7fe      	b.n	800286a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d103      	bne.n	800287a <xQueueGenericSend+0x6e>
 8002872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002876:	2b01      	cmp	r3, #1
 8002878:	d101      	bne.n	800287e <xQueueGenericSend+0x72>
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <xQueueGenericSend+0x74>
 800287e:	2300      	movs	r3, #0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d10a      	bne.n	800289a <xQueueGenericSend+0x8e>
	__asm volatile
 8002884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002888:	f383 8811 	msr	BASEPRI, r3
 800288c:	f3bf 8f6f 	isb	sy
 8002890:	f3bf 8f4f 	dsb	sy
 8002894:	623b      	str	r3, [r7, #32]
}
 8002896:	bf00      	nop
 8002898:	e7fe      	b.n	8002898 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800289a:	f001 f869 	bl	8003970 <xTaskGetSchedulerState>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d102      	bne.n	80028aa <xQueueGenericSend+0x9e>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <xQueueGenericSend+0xa2>
 80028aa:	2301      	movs	r3, #1
 80028ac:	e000      	b.n	80028b0 <xQueueGenericSend+0xa4>
 80028ae:	2300      	movs	r3, #0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d10a      	bne.n	80028ca <xQueueGenericSend+0xbe>
	__asm volatile
 80028b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028b8:	f383 8811 	msr	BASEPRI, r3
 80028bc:	f3bf 8f6f 	isb	sy
 80028c0:	f3bf 8f4f 	dsb	sy
 80028c4:	61fb      	str	r3, [r7, #28]
}
 80028c6:	bf00      	nop
 80028c8:	e7fe      	b.n	80028c8 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80028ca:	f001 fa4f 	bl	8003d6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80028ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d302      	bcc.n	80028e0 <xQueueGenericSend+0xd4>
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d129      	bne.n	8002934 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	68b9      	ldr	r1, [r7, #8]
 80028e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028e6:	f000 f96f 	bl	8002bc8 <prvCopyDataToQueue>
 80028ea:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80028ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d010      	beq.n	8002916 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80028f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f6:	3324      	adds	r3, #36	; 0x24
 80028f8:	4618      	mov	r0, r3
 80028fa:	f000 fe79 	bl	80035f0 <xTaskRemoveFromEventList>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d013      	beq.n	800292c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002904:	4b3f      	ldr	r3, [pc, #252]	; (8002a04 <xQueueGenericSend+0x1f8>)
 8002906:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	f3bf 8f4f 	dsb	sy
 8002910:	f3bf 8f6f 	isb	sy
 8002914:	e00a      	b.n	800292c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002918:	2b00      	cmp	r3, #0
 800291a:	d007      	beq.n	800292c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800291c:	4b39      	ldr	r3, [pc, #228]	; (8002a04 <xQueueGenericSend+0x1f8>)
 800291e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	f3bf 8f4f 	dsb	sy
 8002928:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800292c:	f001 fa4e 	bl	8003dcc <vPortExitCritical>
				return pdPASS;
 8002930:	2301      	movs	r3, #1
 8002932:	e063      	b.n	80029fc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d103      	bne.n	8002942 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800293a:	f001 fa47 	bl	8003dcc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800293e:	2300      	movs	r3, #0
 8002940:	e05c      	b.n	80029fc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002944:	2b00      	cmp	r3, #0
 8002946:	d106      	bne.n	8002956 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002948:	f107 0314 	add.w	r3, r7, #20
 800294c:	4618      	mov	r0, r3
 800294e:	f000 feb1 	bl	80036b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002952:	2301      	movs	r3, #1
 8002954:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002956:	f001 fa39 	bl	8003dcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800295a:	f000 fc63 	bl	8003224 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800295e:	f001 fa05 	bl	8003d6c <vPortEnterCritical>
 8002962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002964:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002968:	b25b      	sxtb	r3, r3
 800296a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800296e:	d103      	bne.n	8002978 <xQueueGenericSend+0x16c>
 8002970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800297a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800297e:	b25b      	sxtb	r3, r3
 8002980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002984:	d103      	bne.n	800298e <xQueueGenericSend+0x182>
 8002986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800298e:	f001 fa1d 	bl	8003dcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002992:	1d3a      	adds	r2, r7, #4
 8002994:	f107 0314 	add.w	r3, r7, #20
 8002998:	4611      	mov	r1, r2
 800299a:	4618      	mov	r0, r3
 800299c:	f000 fea0 	bl	80036e0 <xTaskCheckForTimeOut>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d124      	bne.n	80029f0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80029a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80029a8:	f000 fa06 	bl	8002db8 <prvIsQueueFull>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d018      	beq.n	80029e4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80029b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b4:	3310      	adds	r3, #16
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	4611      	mov	r1, r2
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 fdf4 	bl	80035a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80029c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80029c2:	f000 f991 	bl	8002ce8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80029c6:	f000 fc3b 	bl	8003240 <xTaskResumeAll>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	f47f af7c 	bne.w	80028ca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80029d2:	4b0c      	ldr	r3, [pc, #48]	; (8002a04 <xQueueGenericSend+0x1f8>)
 80029d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029d8:	601a      	str	r2, [r3, #0]
 80029da:	f3bf 8f4f 	dsb	sy
 80029de:	f3bf 8f6f 	isb	sy
 80029e2:	e772      	b.n	80028ca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80029e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80029e6:	f000 f97f 	bl	8002ce8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80029ea:	f000 fc29 	bl	8003240 <xTaskResumeAll>
 80029ee:	e76c      	b.n	80028ca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80029f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80029f2:	f000 f979 	bl	8002ce8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80029f6:	f000 fc23 	bl	8003240 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80029fa:	2300      	movs	r3, #0
		}
	}
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3738      	adds	r7, #56	; 0x38
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	e000ed04 	.word	0xe000ed04

08002a08 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b08c      	sub	sp, #48	; 0x30
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002a14:	2300      	movs	r3, #0
 8002a16:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10a      	bne.n	8002a38 <xQueueReceive+0x30>
	__asm volatile
 8002a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a26:	f383 8811 	msr	BASEPRI, r3
 8002a2a:	f3bf 8f6f 	isb	sy
 8002a2e:	f3bf 8f4f 	dsb	sy
 8002a32:	623b      	str	r3, [r7, #32]
}
 8002a34:	bf00      	nop
 8002a36:	e7fe      	b.n	8002a36 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d103      	bne.n	8002a46 <xQueueReceive+0x3e>
 8002a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <xQueueReceive+0x42>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e000      	b.n	8002a4c <xQueueReceive+0x44>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d10a      	bne.n	8002a66 <xQueueReceive+0x5e>
	__asm volatile
 8002a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a54:	f383 8811 	msr	BASEPRI, r3
 8002a58:	f3bf 8f6f 	isb	sy
 8002a5c:	f3bf 8f4f 	dsb	sy
 8002a60:	61fb      	str	r3, [r7, #28]
}
 8002a62:	bf00      	nop
 8002a64:	e7fe      	b.n	8002a64 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a66:	f000 ff83 	bl	8003970 <xTaskGetSchedulerState>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d102      	bne.n	8002a76 <xQueueReceive+0x6e>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <xQueueReceive+0x72>
 8002a76:	2301      	movs	r3, #1
 8002a78:	e000      	b.n	8002a7c <xQueueReceive+0x74>
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d10a      	bne.n	8002a96 <xQueueReceive+0x8e>
	__asm volatile
 8002a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a84:	f383 8811 	msr	BASEPRI, r3
 8002a88:	f3bf 8f6f 	isb	sy
 8002a8c:	f3bf 8f4f 	dsb	sy
 8002a90:	61bb      	str	r3, [r7, #24]
}
 8002a92:	bf00      	nop
 8002a94:	e7fe      	b.n	8002a94 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002a96:	f001 f969 	bl	8003d6c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a9e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d01f      	beq.n	8002ae6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002aa6:	68b9      	ldr	r1, [r7, #8]
 8002aa8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002aaa:	f000 f8f7 	bl	8002c9c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab0:	1e5a      	subs	r2, r3, #1
 8002ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ab4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d00f      	beq.n	8002ade <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ac0:	3310      	adds	r3, #16
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f000 fd94 	bl	80035f0 <xTaskRemoveFromEventList>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d007      	beq.n	8002ade <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002ace:	4b3d      	ldr	r3, [pc, #244]	; (8002bc4 <xQueueReceive+0x1bc>)
 8002ad0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	f3bf 8f4f 	dsb	sy
 8002ada:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002ade:	f001 f975 	bl	8003dcc <vPortExitCritical>
				return pdPASS;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e069      	b.n	8002bba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d103      	bne.n	8002af4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002aec:	f001 f96e 	bl	8003dcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002af0:	2300      	movs	r3, #0
 8002af2:	e062      	b.n	8002bba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d106      	bne.n	8002b08 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002afa:	f107 0310 	add.w	r3, r7, #16
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 fdd8 	bl	80036b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002b04:	2301      	movs	r3, #1
 8002b06:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002b08:	f001 f960 	bl	8003dcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002b0c:	f000 fb8a 	bl	8003224 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002b10:	f001 f92c 	bl	8003d6c <vPortEnterCritical>
 8002b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b16:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b1a:	b25b      	sxtb	r3, r3
 8002b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b20:	d103      	bne.n	8002b2a <xQueueReceive+0x122>
 8002b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b30:	b25b      	sxtb	r3, r3
 8002b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b36:	d103      	bne.n	8002b40 <xQueueReceive+0x138>
 8002b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b40:	f001 f944 	bl	8003dcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002b44:	1d3a      	adds	r2, r7, #4
 8002b46:	f107 0310 	add.w	r3, r7, #16
 8002b4a:	4611      	mov	r1, r2
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f000 fdc7 	bl	80036e0 <xTaskCheckForTimeOut>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d123      	bne.n	8002ba0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b5a:	f000 f917 	bl	8002d8c <prvIsQueueEmpty>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d017      	beq.n	8002b94 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b66:	3324      	adds	r3, #36	; 0x24
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f000 fd1b 	bl	80035a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002b72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b74:	f000 f8b8 	bl	8002ce8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002b78:	f000 fb62 	bl	8003240 <xTaskResumeAll>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d189      	bne.n	8002a96 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002b82:	4b10      	ldr	r3, [pc, #64]	; (8002bc4 <xQueueReceive+0x1bc>)
 8002b84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b88:	601a      	str	r2, [r3, #0]
 8002b8a:	f3bf 8f4f 	dsb	sy
 8002b8e:	f3bf 8f6f 	isb	sy
 8002b92:	e780      	b.n	8002a96 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002b94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b96:	f000 f8a7 	bl	8002ce8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002b9a:	f000 fb51 	bl	8003240 <xTaskResumeAll>
 8002b9e:	e77a      	b.n	8002a96 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002ba0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ba2:	f000 f8a1 	bl	8002ce8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002ba6:	f000 fb4b 	bl	8003240 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002baa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002bac:	f000 f8ee 	bl	8002d8c <prvIsQueueEmpty>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f43f af6f 	beq.w	8002a96 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002bb8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3730      	adds	r7, #48	; 0x30
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	e000ed04 	.word	0xe000ed04

08002bc8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bdc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d10d      	bne.n	8002c02 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d14d      	bne.n	8002c8a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 feda 	bl	80039ac <xTaskPriorityDisinherit>
 8002bf8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	605a      	str	r2, [r3, #4]
 8002c00:	e043      	b.n	8002c8a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d119      	bne.n	8002c3c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6898      	ldr	r0, [r3, #8]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c10:	461a      	mov	r2, r3
 8002c12:	68b9      	ldr	r1, [r7, #8]
 8002c14:	f001 fb68 	bl	80042e8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	689a      	ldr	r2, [r3, #8]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	441a      	add	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	689a      	ldr	r2, [r3, #8]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d32b      	bcc.n	8002c8a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	609a      	str	r2, [r3, #8]
 8002c3a:	e026      	b.n	8002c8a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	68d8      	ldr	r0, [r3, #12]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c44:	461a      	mov	r2, r3
 8002c46:	68b9      	ldr	r1, [r7, #8]
 8002c48:	f001 fb4e 	bl	80042e8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	68da      	ldr	r2, [r3, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c54:	425b      	negs	r3, r3
 8002c56:	441a      	add	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	68da      	ldr	r2, [r3, #12]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d207      	bcs.n	8002c78 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	685a      	ldr	r2, [r3, #4]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	425b      	negs	r3, r3
 8002c72:	441a      	add	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d105      	bne.n	8002c8a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d002      	beq.n	8002c8a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	3b01      	subs	r3, #1
 8002c88:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1c5a      	adds	r2, r3, #1
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002c92:	697b      	ldr	r3, [r7, #20]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3718      	adds	r7, #24
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d018      	beq.n	8002ce0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68da      	ldr	r2, [r3, #12]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb6:	441a      	add	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d303      	bcc.n	8002cd0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68d9      	ldr	r1, [r3, #12]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd8:	461a      	mov	r2, r3
 8002cda:	6838      	ldr	r0, [r7, #0]
 8002cdc:	f001 fb04 	bl	80042e8 <memcpy>
	}
}
 8002ce0:	bf00      	nop
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002cf0:	f001 f83c 	bl	8003d6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002cfa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002cfc:	e011      	b.n	8002d22 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d012      	beq.n	8002d2c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3324      	adds	r3, #36	; 0x24
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f000 fc70 	bl	80035f0 <xTaskRemoveFromEventList>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002d16:	f000 fd45 	bl	80037a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002d1a:	7bfb      	ldrb	r3, [r7, #15]
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	dce9      	bgt.n	8002cfe <prvUnlockQueue+0x16>
 8002d2a:	e000      	b.n	8002d2e <prvUnlockQueue+0x46>
					break;
 8002d2c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	22ff      	movs	r2, #255	; 0xff
 8002d32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002d36:	f001 f849 	bl	8003dcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002d3a:	f001 f817 	bl	8003d6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d44:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d46:	e011      	b.n	8002d6c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d012      	beq.n	8002d76 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	3310      	adds	r3, #16
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 fc4b 	bl	80035f0 <xTaskRemoveFromEventList>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002d60:	f000 fd20 	bl	80037a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002d64:	7bbb      	ldrb	r3, [r7, #14]
 8002d66:	3b01      	subs	r3, #1
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	dce9      	bgt.n	8002d48 <prvUnlockQueue+0x60>
 8002d74:	e000      	b.n	8002d78 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002d76:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	22ff      	movs	r2, #255	; 0xff
 8002d7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002d80:	f001 f824 	bl	8003dcc <vPortExitCritical>
}
 8002d84:	bf00      	nop
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d94:	f000 ffea 	bl	8003d6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d102      	bne.n	8002da6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002da0:	2301      	movs	r3, #1
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	e001      	b.n	8002daa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002da6:	2300      	movs	r3, #0
 8002da8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002daa:	f001 f80f 	bl	8003dcc <vPortExitCritical>

	return xReturn;
 8002dae:	68fb      	ldr	r3, [r7, #12]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002dc0:	f000 ffd4 	bl	8003d6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d102      	bne.n	8002dd6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	e001      	b.n	8002dda <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002dda:	f000 fff7 	bl	8003dcc <vPortExitCritical>

	return xReturn;
 8002dde:	68fb      	ldr	r3, [r7, #12]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b08e      	sub	sp, #56	; 0x38
 8002dec:	af04      	add	r7, sp, #16
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
 8002df4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002df6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d10a      	bne.n	8002e12 <xTaskCreateStatic+0x2a>
	__asm volatile
 8002dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e00:	f383 8811 	msr	BASEPRI, r3
 8002e04:	f3bf 8f6f 	isb	sy
 8002e08:	f3bf 8f4f 	dsb	sy
 8002e0c:	623b      	str	r3, [r7, #32]
}
 8002e0e:	bf00      	nop
 8002e10:	e7fe      	b.n	8002e10 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10a      	bne.n	8002e2e <xTaskCreateStatic+0x46>
	__asm volatile
 8002e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e1c:	f383 8811 	msr	BASEPRI, r3
 8002e20:	f3bf 8f6f 	isb	sy
 8002e24:	f3bf 8f4f 	dsb	sy
 8002e28:	61fb      	str	r3, [r7, #28]
}
 8002e2a:	bf00      	nop
 8002e2c:	e7fe      	b.n	8002e2c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002e2e:	2354      	movs	r3, #84	; 0x54
 8002e30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	2b54      	cmp	r3, #84	; 0x54
 8002e36:	d00a      	beq.n	8002e4e <xTaskCreateStatic+0x66>
	__asm volatile
 8002e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e3c:	f383 8811 	msr	BASEPRI, r3
 8002e40:	f3bf 8f6f 	isb	sy
 8002e44:	f3bf 8f4f 	dsb	sy
 8002e48:	61bb      	str	r3, [r7, #24]
}
 8002e4a:	bf00      	nop
 8002e4c:	e7fe      	b.n	8002e4c <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01e      	beq.n	8002e92 <xTaskCreateStatic+0xaa>
 8002e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d01b      	beq.n	8002e92 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e5c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e62:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e66:	2202      	movs	r2, #2
 8002e68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	9303      	str	r3, [sp, #12]
 8002e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e72:	9302      	str	r3, [sp, #8]
 8002e74:	f107 0314 	add.w	r3, r7, #20
 8002e78:	9301      	str	r3, [sp, #4]
 8002e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	68b9      	ldr	r1, [r7, #8]
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f000 f850 	bl	8002f2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002e8a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e8c:	f000 f8cc 	bl	8003028 <prvAddNewTaskToReadyList>
 8002e90:	e001      	b.n	8002e96 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8002e92:	2300      	movs	r3, #0
 8002e94:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002e96:	697b      	ldr	r3, [r7, #20]
	}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3728      	adds	r7, #40	; 0x28
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b08c      	sub	sp, #48	; 0x30
 8002ea4:	af04      	add	r7, sp, #16
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	603b      	str	r3, [r7, #0]
 8002eac:	4613      	mov	r3, r2
 8002eae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002eb0:	88fb      	ldrh	r3, [r7, #6]
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f001 f81b 	bl	8003ef0 <pvPortMalloc>
 8002eba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00e      	beq.n	8002ee0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002ec2:	2054      	movs	r0, #84	; 0x54
 8002ec4:	f001 f814 	bl	8003ef0 <pvPortMalloc>
 8002ec8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d003      	beq.n	8002ed8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	631a      	str	r2, [r3, #48]	; 0x30
 8002ed6:	e005      	b.n	8002ee4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002ed8:	6978      	ldr	r0, [r7, #20]
 8002eda:	f001 f8cd 	bl	8004078 <vPortFree>
 8002ede:	e001      	b.n	8002ee4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d017      	beq.n	8002f1a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002ef2:	88fa      	ldrh	r2, [r7, #6]
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	9303      	str	r3, [sp, #12]
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	9302      	str	r3, [sp, #8]
 8002efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002efe:	9301      	str	r3, [sp, #4]
 8002f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	68b9      	ldr	r1, [r7, #8]
 8002f08:	68f8      	ldr	r0, [r7, #12]
 8002f0a:	f000 f80e 	bl	8002f2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002f0e:	69f8      	ldr	r0, [r7, #28]
 8002f10:	f000 f88a 	bl	8003028 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002f14:	2301      	movs	r3, #1
 8002f16:	61bb      	str	r3, [r7, #24]
 8002f18:	e002      	b.n	8002f20 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f1e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002f20:	69bb      	ldr	r3, [r7, #24]
	}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3720      	adds	r7, #32
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b088      	sub	sp, #32
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	60f8      	str	r0, [r7, #12]
 8002f32:	60b9      	str	r1, [r7, #8]
 8002f34:	607a      	str	r2, [r7, #4]
 8002f36:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002f42:	3b01      	subs	r3, #1
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4413      	add	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	f023 0307 	bic.w	r3, r3, #7
 8002f50:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00a      	beq.n	8002f72 <prvInitialiseNewTask+0x48>
	__asm volatile
 8002f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f60:	f383 8811 	msr	BASEPRI, r3
 8002f64:	f3bf 8f6f 	isb	sy
 8002f68:	f3bf 8f4f 	dsb	sy
 8002f6c:	617b      	str	r3, [r7, #20]
}
 8002f6e:	bf00      	nop
 8002f70:	e7fe      	b.n	8002f70 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f72:	2300      	movs	r3, #0
 8002f74:	61fb      	str	r3, [r7, #28]
 8002f76:	e012      	b.n	8002f9e <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	7819      	ldrb	r1, [r3, #0]
 8002f80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	4413      	add	r3, r2
 8002f86:	3334      	adds	r3, #52	; 0x34
 8002f88:	460a      	mov	r2, r1
 8002f8a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8002f8c:	68ba      	ldr	r2, [r7, #8]
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	4413      	add	r3, r2
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d006      	beq.n	8002fa6 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	61fb      	str	r3, [r7, #28]
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	2b0f      	cmp	r3, #15
 8002fa2:	d9e9      	bls.n	8002f78 <prvInitialiseNewTask+0x4e>
 8002fa4:	e000      	b.n	8002fa8 <prvInitialiseNewTask+0x7e>
		{
			break;
 8002fa6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb2:	2b06      	cmp	r3, #6
 8002fb4:	d901      	bls.n	8002fba <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002fb6:	2306      	movs	r3, #6
 8002fb8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fbe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fc4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fc8:	2200      	movs	r2, #0
 8002fca:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fce:	3304      	adds	r3, #4
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff fa4e 	bl	8002472 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd8:	3318      	adds	r3, #24
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff fa49 	bl	8002472 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fe4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe8:	f1c3 0207 	rsb	r2, r3, #7
 8002fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ff4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	68f9      	ldr	r1, [r7, #12]
 8003008:	69b8      	ldr	r0, [r7, #24]
 800300a:	f000 fdbb 	bl	8003b84 <pxPortInitialiseStack>
 800300e:	4602      	mov	r2, r0
 8003010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003012:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003016:	2b00      	cmp	r3, #0
 8003018:	d002      	beq.n	8003020 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800301a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800301c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800301e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003020:	bf00      	nop
 8003022:	3720      	adds	r7, #32
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003030:	f000 fe9c 	bl	8003d6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003034:	4b2a      	ldr	r3, [pc, #168]	; (80030e0 <prvAddNewTaskToReadyList+0xb8>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	3301      	adds	r3, #1
 800303a:	4a29      	ldr	r2, [pc, #164]	; (80030e0 <prvAddNewTaskToReadyList+0xb8>)
 800303c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800303e:	4b29      	ldr	r3, [pc, #164]	; (80030e4 <prvAddNewTaskToReadyList+0xbc>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d109      	bne.n	800305a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003046:	4a27      	ldr	r2, [pc, #156]	; (80030e4 <prvAddNewTaskToReadyList+0xbc>)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800304c:	4b24      	ldr	r3, [pc, #144]	; (80030e0 <prvAddNewTaskToReadyList+0xb8>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d110      	bne.n	8003076 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003054:	f000 fbca 	bl	80037ec <prvInitialiseTaskLists>
 8003058:	e00d      	b.n	8003076 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800305a:	4b23      	ldr	r3, [pc, #140]	; (80030e8 <prvAddNewTaskToReadyList+0xc0>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d109      	bne.n	8003076 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003062:	4b20      	ldr	r3, [pc, #128]	; (80030e4 <prvAddNewTaskToReadyList+0xbc>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306c:	429a      	cmp	r2, r3
 800306e:	d802      	bhi.n	8003076 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003070:	4a1c      	ldr	r2, [pc, #112]	; (80030e4 <prvAddNewTaskToReadyList+0xbc>)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003076:	4b1d      	ldr	r3, [pc, #116]	; (80030ec <prvAddNewTaskToReadyList+0xc4>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	3301      	adds	r3, #1
 800307c:	4a1b      	ldr	r2, [pc, #108]	; (80030ec <prvAddNewTaskToReadyList+0xc4>)
 800307e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003084:	2201      	movs	r2, #1
 8003086:	409a      	lsls	r2, r3
 8003088:	4b19      	ldr	r3, [pc, #100]	; (80030f0 <prvAddNewTaskToReadyList+0xc8>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4313      	orrs	r3, r2
 800308e:	4a18      	ldr	r2, [pc, #96]	; (80030f0 <prvAddNewTaskToReadyList+0xc8>)
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003096:	4613      	mov	r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	4413      	add	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4a15      	ldr	r2, [pc, #84]	; (80030f4 <prvAddNewTaskToReadyList+0xcc>)
 80030a0:	441a      	add	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	3304      	adds	r3, #4
 80030a6:	4619      	mov	r1, r3
 80030a8:	4610      	mov	r0, r2
 80030aa:	f7ff f9ee 	bl	800248a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80030ae:	f000 fe8d 	bl	8003dcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80030b2:	4b0d      	ldr	r3, [pc, #52]	; (80030e8 <prvAddNewTaskToReadyList+0xc0>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00e      	beq.n	80030d8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80030ba:	4b0a      	ldr	r3, [pc, #40]	; (80030e4 <prvAddNewTaskToReadyList+0xbc>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d207      	bcs.n	80030d8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80030c8:	4b0b      	ldr	r3, [pc, #44]	; (80030f8 <prvAddNewTaskToReadyList+0xd0>)
 80030ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	f3bf 8f4f 	dsb	sy
 80030d4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80030d8:	bf00      	nop
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	20000384 	.word	0x20000384
 80030e4:	20000284 	.word	0x20000284
 80030e8:	20000390 	.word	0x20000390
 80030ec:	200003a0 	.word	0x200003a0
 80030f0:	2000038c 	.word	0x2000038c
 80030f4:	20000288 	.word	0x20000288
 80030f8:	e000ed04 	.word	0xe000ed04

080030fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003104:	2300      	movs	r3, #0
 8003106:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d017      	beq.n	800313e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800310e:	4b13      	ldr	r3, [pc, #76]	; (800315c <vTaskDelay+0x60>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00a      	beq.n	800312c <vTaskDelay+0x30>
	__asm volatile
 8003116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800311a:	f383 8811 	msr	BASEPRI, r3
 800311e:	f3bf 8f6f 	isb	sy
 8003122:	f3bf 8f4f 	dsb	sy
 8003126:	60bb      	str	r3, [r7, #8]
}
 8003128:	bf00      	nop
 800312a:	e7fe      	b.n	800312a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800312c:	f000 f87a 	bl	8003224 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003130:	2100      	movs	r1, #0
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 fcc0 	bl	8003ab8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003138:	f000 f882 	bl	8003240 <xTaskResumeAll>
 800313c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d107      	bne.n	8003154 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003144:	4b06      	ldr	r3, [pc, #24]	; (8003160 <vTaskDelay+0x64>)
 8003146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	f3bf 8f4f 	dsb	sy
 8003150:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003154:	bf00      	nop
 8003156:	3710      	adds	r7, #16
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	200003ac 	.word	0x200003ac
 8003160:	e000ed04 	.word	0xe000ed04

08003164 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b08a      	sub	sp, #40	; 0x28
 8003168:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800316a:	2300      	movs	r3, #0
 800316c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800316e:	2300      	movs	r3, #0
 8003170:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003172:	463a      	mov	r2, r7
 8003174:	1d39      	adds	r1, r7, #4
 8003176:	f107 0308 	add.w	r3, r7, #8
 800317a:	4618      	mov	r0, r3
 800317c:	f7fc fff0 	bl	8000160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003180:	6839      	ldr	r1, [r7, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68ba      	ldr	r2, [r7, #8]
 8003186:	9202      	str	r2, [sp, #8]
 8003188:	9301      	str	r3, [sp, #4]
 800318a:	2300      	movs	r3, #0
 800318c:	9300      	str	r3, [sp, #0]
 800318e:	2300      	movs	r3, #0
 8003190:	460a      	mov	r2, r1
 8003192:	491e      	ldr	r1, [pc, #120]	; (800320c <vTaskStartScheduler+0xa8>)
 8003194:	481e      	ldr	r0, [pc, #120]	; (8003210 <vTaskStartScheduler+0xac>)
 8003196:	f7ff fe27 	bl	8002de8 <xTaskCreateStatic>
 800319a:	4603      	mov	r3, r0
 800319c:	4a1d      	ldr	r2, [pc, #116]	; (8003214 <vTaskStartScheduler+0xb0>)
 800319e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80031a0:	4b1c      	ldr	r3, [pc, #112]	; (8003214 <vTaskStartScheduler+0xb0>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80031a8:	2301      	movs	r3, #1
 80031aa:	617b      	str	r3, [r7, #20]
 80031ac:	e001      	b.n	80031b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d116      	bne.n	80031e6 <vTaskStartScheduler+0x82>
	__asm volatile
 80031b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031bc:	f383 8811 	msr	BASEPRI, r3
 80031c0:	f3bf 8f6f 	isb	sy
 80031c4:	f3bf 8f4f 	dsb	sy
 80031c8:	613b      	str	r3, [r7, #16]
}
 80031ca:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80031cc:	4b12      	ldr	r3, [pc, #72]	; (8003218 <vTaskStartScheduler+0xb4>)
 80031ce:	f04f 32ff 	mov.w	r2, #4294967295
 80031d2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80031d4:	4b11      	ldr	r3, [pc, #68]	; (800321c <vTaskStartScheduler+0xb8>)
 80031d6:	2201      	movs	r2, #1
 80031d8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80031da:	4b11      	ldr	r3, [pc, #68]	; (8003220 <vTaskStartScheduler+0xbc>)
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80031e0:	f000 fd52 	bl	8003c88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80031e4:	e00e      	b.n	8003204 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ec:	d10a      	bne.n	8003204 <vTaskStartScheduler+0xa0>
	__asm volatile
 80031ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f2:	f383 8811 	msr	BASEPRI, r3
 80031f6:	f3bf 8f6f 	isb	sy
 80031fa:	f3bf 8f4f 	dsb	sy
 80031fe:	60fb      	str	r3, [r7, #12]
}
 8003200:	bf00      	nop
 8003202:	e7fe      	b.n	8003202 <vTaskStartScheduler+0x9e>
}
 8003204:	bf00      	nop
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	080043bc 	.word	0x080043bc
 8003210:	080037bd 	.word	0x080037bd
 8003214:	200003a8 	.word	0x200003a8
 8003218:	200003a4 	.word	0x200003a4
 800321c:	20000390 	.word	0x20000390
 8003220:	20000388 	.word	0x20000388

08003224 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003228:	4b04      	ldr	r3, [pc, #16]	; (800323c <vTaskSuspendAll+0x18>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	3301      	adds	r3, #1
 800322e:	4a03      	ldr	r2, [pc, #12]	; (800323c <vTaskSuspendAll+0x18>)
 8003230:	6013      	str	r3, [r2, #0]
}
 8003232:	bf00      	nop
 8003234:	46bd      	mov	sp, r7
 8003236:	bc80      	pop	{r7}
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	200003ac 	.word	0x200003ac

08003240 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003246:	2300      	movs	r3, #0
 8003248:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800324a:	2300      	movs	r3, #0
 800324c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800324e:	4b41      	ldr	r3, [pc, #260]	; (8003354 <xTaskResumeAll+0x114>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10a      	bne.n	800326c <xTaskResumeAll+0x2c>
	__asm volatile
 8003256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800325a:	f383 8811 	msr	BASEPRI, r3
 800325e:	f3bf 8f6f 	isb	sy
 8003262:	f3bf 8f4f 	dsb	sy
 8003266:	603b      	str	r3, [r7, #0]
}
 8003268:	bf00      	nop
 800326a:	e7fe      	b.n	800326a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800326c:	f000 fd7e 	bl	8003d6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003270:	4b38      	ldr	r3, [pc, #224]	; (8003354 <xTaskResumeAll+0x114>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	3b01      	subs	r3, #1
 8003276:	4a37      	ldr	r2, [pc, #220]	; (8003354 <xTaskResumeAll+0x114>)
 8003278:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800327a:	4b36      	ldr	r3, [pc, #216]	; (8003354 <xTaskResumeAll+0x114>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d161      	bne.n	8003346 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003282:	4b35      	ldr	r3, [pc, #212]	; (8003358 <xTaskResumeAll+0x118>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d05d      	beq.n	8003346 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800328a:	e02e      	b.n	80032ea <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800328c:	4b33      	ldr	r3, [pc, #204]	; (800335c <xTaskResumeAll+0x11c>)
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	3318      	adds	r3, #24
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff f951 	bl	8002540 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	3304      	adds	r3, #4
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7ff f94c 	bl	8002540 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ac:	2201      	movs	r2, #1
 80032ae:	409a      	lsls	r2, r3
 80032b0:	4b2b      	ldr	r3, [pc, #172]	; (8003360 <xTaskResumeAll+0x120>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	4a2a      	ldr	r2, [pc, #168]	; (8003360 <xTaskResumeAll+0x120>)
 80032b8:	6013      	str	r3, [r2, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032be:	4613      	mov	r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	4413      	add	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4a27      	ldr	r2, [pc, #156]	; (8003364 <xTaskResumeAll+0x124>)
 80032c8:	441a      	add	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	3304      	adds	r3, #4
 80032ce:	4619      	mov	r1, r3
 80032d0:	4610      	mov	r0, r2
 80032d2:	f7ff f8da 	bl	800248a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032da:	4b23      	ldr	r3, [pc, #140]	; (8003368 <xTaskResumeAll+0x128>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d302      	bcc.n	80032ea <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80032e4:	4b21      	ldr	r3, [pc, #132]	; (800336c <xTaskResumeAll+0x12c>)
 80032e6:	2201      	movs	r2, #1
 80032e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80032ea:	4b1c      	ldr	r3, [pc, #112]	; (800335c <xTaskResumeAll+0x11c>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1cc      	bne.n	800328c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80032f8:	f000 fb16 	bl	8003928 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80032fc:	4b1c      	ldr	r3, [pc, #112]	; (8003370 <xTaskResumeAll+0x130>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d010      	beq.n	800332a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003308:	f000 f836 	bl	8003378 <xTaskIncrementTick>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d002      	beq.n	8003318 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003312:	4b16      	ldr	r3, [pc, #88]	; (800336c <xTaskResumeAll+0x12c>)
 8003314:	2201      	movs	r2, #1
 8003316:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	3b01      	subs	r3, #1
 800331c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d1f1      	bne.n	8003308 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8003324:	4b12      	ldr	r3, [pc, #72]	; (8003370 <xTaskResumeAll+0x130>)
 8003326:	2200      	movs	r2, #0
 8003328:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800332a:	4b10      	ldr	r3, [pc, #64]	; (800336c <xTaskResumeAll+0x12c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d009      	beq.n	8003346 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003332:	2301      	movs	r3, #1
 8003334:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003336:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <xTaskResumeAll+0x134>)
 8003338:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	f3bf 8f4f 	dsb	sy
 8003342:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003346:	f000 fd41 	bl	8003dcc <vPortExitCritical>

	return xAlreadyYielded;
 800334a:	68bb      	ldr	r3, [r7, #8]
}
 800334c:	4618      	mov	r0, r3
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	200003ac 	.word	0x200003ac
 8003358:	20000384 	.word	0x20000384
 800335c:	20000344 	.word	0x20000344
 8003360:	2000038c 	.word	0x2000038c
 8003364:	20000288 	.word	0x20000288
 8003368:	20000284 	.word	0x20000284
 800336c:	20000398 	.word	0x20000398
 8003370:	20000394 	.word	0x20000394
 8003374:	e000ed04 	.word	0xe000ed04

08003378 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b086      	sub	sp, #24
 800337c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800337e:	2300      	movs	r3, #0
 8003380:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003382:	4b51      	ldr	r3, [pc, #324]	; (80034c8 <xTaskIncrementTick+0x150>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	f040 808d 	bne.w	80034a6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800338c:	4b4f      	ldr	r3, [pc, #316]	; (80034cc <xTaskIncrementTick+0x154>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	3301      	adds	r3, #1
 8003392:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003394:	4a4d      	ldr	r2, [pc, #308]	; (80034cc <xTaskIncrementTick+0x154>)
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d120      	bne.n	80033e2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80033a0:	4b4b      	ldr	r3, [pc, #300]	; (80034d0 <xTaskIncrementTick+0x158>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00a      	beq.n	80033c0 <xTaskIncrementTick+0x48>
	__asm volatile
 80033aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ae:	f383 8811 	msr	BASEPRI, r3
 80033b2:	f3bf 8f6f 	isb	sy
 80033b6:	f3bf 8f4f 	dsb	sy
 80033ba:	603b      	str	r3, [r7, #0]
}
 80033bc:	bf00      	nop
 80033be:	e7fe      	b.n	80033be <xTaskIncrementTick+0x46>
 80033c0:	4b43      	ldr	r3, [pc, #268]	; (80034d0 <xTaskIncrementTick+0x158>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	60fb      	str	r3, [r7, #12]
 80033c6:	4b43      	ldr	r3, [pc, #268]	; (80034d4 <xTaskIncrementTick+0x15c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a41      	ldr	r2, [pc, #260]	; (80034d0 <xTaskIncrementTick+0x158>)
 80033cc:	6013      	str	r3, [r2, #0]
 80033ce:	4a41      	ldr	r2, [pc, #260]	; (80034d4 <xTaskIncrementTick+0x15c>)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6013      	str	r3, [r2, #0]
 80033d4:	4b40      	ldr	r3, [pc, #256]	; (80034d8 <xTaskIncrementTick+0x160>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	3301      	adds	r3, #1
 80033da:	4a3f      	ldr	r2, [pc, #252]	; (80034d8 <xTaskIncrementTick+0x160>)
 80033dc:	6013      	str	r3, [r2, #0]
 80033de:	f000 faa3 	bl	8003928 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80033e2:	4b3e      	ldr	r3, [pc, #248]	; (80034dc <xTaskIncrementTick+0x164>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d34d      	bcc.n	8003488 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033ec:	4b38      	ldr	r3, [pc, #224]	; (80034d0 <xTaskIncrementTick+0x158>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d101      	bne.n	80033fa <xTaskIncrementTick+0x82>
 80033f6:	2301      	movs	r3, #1
 80033f8:	e000      	b.n	80033fc <xTaskIncrementTick+0x84>
 80033fa:	2300      	movs	r3, #0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d004      	beq.n	800340a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003400:	4b36      	ldr	r3, [pc, #216]	; (80034dc <xTaskIncrementTick+0x164>)
 8003402:	f04f 32ff 	mov.w	r2, #4294967295
 8003406:	601a      	str	r2, [r3, #0]
					break;
 8003408:	e03e      	b.n	8003488 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800340a:	4b31      	ldr	r3, [pc, #196]	; (80034d0 <xTaskIncrementTick+0x158>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	429a      	cmp	r2, r3
 8003420:	d203      	bcs.n	800342a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003422:	4a2e      	ldr	r2, [pc, #184]	; (80034dc <xTaskIncrementTick+0x164>)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6013      	str	r3, [r2, #0]
						break;
 8003428:	e02e      	b.n	8003488 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	3304      	adds	r3, #4
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff f886 	bl	8002540 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003438:	2b00      	cmp	r3, #0
 800343a:	d004      	beq.n	8003446 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	3318      	adds	r3, #24
 8003440:	4618      	mov	r0, r3
 8003442:	f7ff f87d 	bl	8002540 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344a:	2201      	movs	r2, #1
 800344c:	409a      	lsls	r2, r3
 800344e:	4b24      	ldr	r3, [pc, #144]	; (80034e0 <xTaskIncrementTick+0x168>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4313      	orrs	r3, r2
 8003454:	4a22      	ldr	r2, [pc, #136]	; (80034e0 <xTaskIncrementTick+0x168>)
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800345c:	4613      	mov	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	4413      	add	r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	4a1f      	ldr	r2, [pc, #124]	; (80034e4 <xTaskIncrementTick+0x16c>)
 8003466:	441a      	add	r2, r3
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	3304      	adds	r3, #4
 800346c:	4619      	mov	r1, r3
 800346e:	4610      	mov	r0, r2
 8003470:	f7ff f80b 	bl	800248a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003478:	4b1b      	ldr	r3, [pc, #108]	; (80034e8 <xTaskIncrementTick+0x170>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800347e:	429a      	cmp	r2, r3
 8003480:	d3b4      	bcc.n	80033ec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003482:	2301      	movs	r3, #1
 8003484:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003486:	e7b1      	b.n	80033ec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003488:	4b17      	ldr	r3, [pc, #92]	; (80034e8 <xTaskIncrementTick+0x170>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800348e:	4915      	ldr	r1, [pc, #84]	; (80034e4 <xTaskIncrementTick+0x16c>)
 8003490:	4613      	mov	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	440b      	add	r3, r1
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d907      	bls.n	80034b0 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80034a0:	2301      	movs	r3, #1
 80034a2:	617b      	str	r3, [r7, #20]
 80034a4:	e004      	b.n	80034b0 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80034a6:	4b11      	ldr	r3, [pc, #68]	; (80034ec <xTaskIncrementTick+0x174>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	3301      	adds	r3, #1
 80034ac:	4a0f      	ldr	r2, [pc, #60]	; (80034ec <xTaskIncrementTick+0x174>)
 80034ae:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80034b0:	4b0f      	ldr	r3, [pc, #60]	; (80034f0 <xTaskIncrementTick+0x178>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80034b8:	2301      	movs	r3, #1
 80034ba:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80034bc:	697b      	ldr	r3, [r7, #20]
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	200003ac 	.word	0x200003ac
 80034cc:	20000388 	.word	0x20000388
 80034d0:	2000033c 	.word	0x2000033c
 80034d4:	20000340 	.word	0x20000340
 80034d8:	2000039c 	.word	0x2000039c
 80034dc:	200003a4 	.word	0x200003a4
 80034e0:	2000038c 	.word	0x2000038c
 80034e4:	20000288 	.word	0x20000288
 80034e8:	20000284 	.word	0x20000284
 80034ec:	20000394 	.word	0x20000394
 80034f0:	20000398 	.word	0x20000398

080034f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80034f4:	b480      	push	{r7}
 80034f6:	b087      	sub	sp, #28
 80034f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80034fa:	4b26      	ldr	r3, [pc, #152]	; (8003594 <vTaskSwitchContext+0xa0>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003502:	4b25      	ldr	r3, [pc, #148]	; (8003598 <vTaskSwitchContext+0xa4>)
 8003504:	2201      	movs	r2, #1
 8003506:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003508:	e03f      	b.n	800358a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800350a:	4b23      	ldr	r3, [pc, #140]	; (8003598 <vTaskSwitchContext+0xa4>)
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003510:	4b22      	ldr	r3, [pc, #136]	; (800359c <vTaskSwitchContext+0xa8>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	fab3 f383 	clz	r3, r3
 800351c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800351e:	7afb      	ldrb	r3, [r7, #11]
 8003520:	f1c3 031f 	rsb	r3, r3, #31
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	491e      	ldr	r1, [pc, #120]	; (80035a0 <vTaskSwitchContext+0xac>)
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	4613      	mov	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4413      	add	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	440b      	add	r3, r1
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d10a      	bne.n	8003550 <vTaskSwitchContext+0x5c>
	__asm volatile
 800353a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800353e:	f383 8811 	msr	BASEPRI, r3
 8003542:	f3bf 8f6f 	isb	sy
 8003546:	f3bf 8f4f 	dsb	sy
 800354a:	607b      	str	r3, [r7, #4]
}
 800354c:	bf00      	nop
 800354e:	e7fe      	b.n	800354e <vTaskSwitchContext+0x5a>
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	4613      	mov	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	4413      	add	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4a11      	ldr	r2, [pc, #68]	; (80035a0 <vTaskSwitchContext+0xac>)
 800355c:	4413      	add	r3, r2
 800355e:	613b      	str	r3, [r7, #16]
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	605a      	str	r2, [r3, #4]
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	685a      	ldr	r2, [r3, #4]
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	3308      	adds	r3, #8
 8003572:	429a      	cmp	r2, r3
 8003574:	d104      	bne.n	8003580 <vTaskSwitchContext+0x8c>
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	685a      	ldr	r2, [r3, #4]
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	605a      	str	r2, [r3, #4]
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	4a07      	ldr	r2, [pc, #28]	; (80035a4 <vTaskSwitchContext+0xb0>)
 8003588:	6013      	str	r3, [r2, #0]
}
 800358a:	bf00      	nop
 800358c:	371c      	adds	r7, #28
 800358e:	46bd      	mov	sp, r7
 8003590:	bc80      	pop	{r7}
 8003592:	4770      	bx	lr
 8003594:	200003ac 	.word	0x200003ac
 8003598:	20000398 	.word	0x20000398
 800359c:	2000038c 	.word	0x2000038c
 80035a0:	20000288 	.word	0x20000288
 80035a4:	20000284 	.word	0x20000284

080035a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d10a      	bne.n	80035ce <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80035b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035bc:	f383 8811 	msr	BASEPRI, r3
 80035c0:	f3bf 8f6f 	isb	sy
 80035c4:	f3bf 8f4f 	dsb	sy
 80035c8:	60fb      	str	r3, [r7, #12]
}
 80035ca:	bf00      	nop
 80035cc:	e7fe      	b.n	80035cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80035ce:	4b07      	ldr	r3, [pc, #28]	; (80035ec <vTaskPlaceOnEventList+0x44>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	3318      	adds	r3, #24
 80035d4:	4619      	mov	r1, r3
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7fe ff7a 	bl	80024d0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80035dc:	2101      	movs	r1, #1
 80035de:	6838      	ldr	r0, [r7, #0]
 80035e0:	f000 fa6a 	bl	8003ab8 <prvAddCurrentTaskToDelayedList>
}
 80035e4:	bf00      	nop
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	20000284 	.word	0x20000284

080035f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d10a      	bne.n	800361c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800360a:	f383 8811 	msr	BASEPRI, r3
 800360e:	f3bf 8f6f 	isb	sy
 8003612:	f3bf 8f4f 	dsb	sy
 8003616:	60fb      	str	r3, [r7, #12]
}
 8003618:	bf00      	nop
 800361a:	e7fe      	b.n	800361a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	3318      	adds	r3, #24
 8003620:	4618      	mov	r0, r3
 8003622:	f7fe ff8d 	bl	8002540 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003626:	4b1d      	ldr	r3, [pc, #116]	; (800369c <xTaskRemoveFromEventList+0xac>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d11c      	bne.n	8003668 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	3304      	adds	r3, #4
 8003632:	4618      	mov	r0, r3
 8003634:	f7fe ff84 	bl	8002540 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363c:	2201      	movs	r2, #1
 800363e:	409a      	lsls	r2, r3
 8003640:	4b17      	ldr	r3, [pc, #92]	; (80036a0 <xTaskRemoveFromEventList+0xb0>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4313      	orrs	r3, r2
 8003646:	4a16      	ldr	r2, [pc, #88]	; (80036a0 <xTaskRemoveFromEventList+0xb0>)
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800364e:	4613      	mov	r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	4413      	add	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	4a13      	ldr	r2, [pc, #76]	; (80036a4 <xTaskRemoveFromEventList+0xb4>)
 8003658:	441a      	add	r2, r3
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	3304      	adds	r3, #4
 800365e:	4619      	mov	r1, r3
 8003660:	4610      	mov	r0, r2
 8003662:	f7fe ff12 	bl	800248a <vListInsertEnd>
 8003666:	e005      	b.n	8003674 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	3318      	adds	r3, #24
 800366c:	4619      	mov	r1, r3
 800366e:	480e      	ldr	r0, [pc, #56]	; (80036a8 <xTaskRemoveFromEventList+0xb8>)
 8003670:	f7fe ff0b 	bl	800248a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003678:	4b0c      	ldr	r3, [pc, #48]	; (80036ac <xTaskRemoveFromEventList+0xbc>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367e:	429a      	cmp	r2, r3
 8003680:	d905      	bls.n	800368e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003682:	2301      	movs	r3, #1
 8003684:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003686:	4b0a      	ldr	r3, [pc, #40]	; (80036b0 <xTaskRemoveFromEventList+0xc0>)
 8003688:	2201      	movs	r2, #1
 800368a:	601a      	str	r2, [r3, #0]
 800368c:	e001      	b.n	8003692 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800368e:	2300      	movs	r3, #0
 8003690:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8003692:	697b      	ldr	r3, [r7, #20]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	200003ac 	.word	0x200003ac
 80036a0:	2000038c 	.word	0x2000038c
 80036a4:	20000288 	.word	0x20000288
 80036a8:	20000344 	.word	0x20000344
 80036ac:	20000284 	.word	0x20000284
 80036b0:	20000398 	.word	0x20000398

080036b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80036bc:	4b06      	ldr	r3, [pc, #24]	; (80036d8 <vTaskInternalSetTimeOutState+0x24>)
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80036c4:	4b05      	ldr	r3, [pc, #20]	; (80036dc <vTaskInternalSetTimeOutState+0x28>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	605a      	str	r2, [r3, #4]
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bc80      	pop	{r7}
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	2000039c 	.word	0x2000039c
 80036dc:	20000388 	.word	0x20000388

080036e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b088      	sub	sp, #32
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d10a      	bne.n	8003706 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80036f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f4:	f383 8811 	msr	BASEPRI, r3
 80036f8:	f3bf 8f6f 	isb	sy
 80036fc:	f3bf 8f4f 	dsb	sy
 8003700:	613b      	str	r3, [r7, #16]
}
 8003702:	bf00      	nop
 8003704:	e7fe      	b.n	8003704 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d10a      	bne.n	8003722 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800370c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003710:	f383 8811 	msr	BASEPRI, r3
 8003714:	f3bf 8f6f 	isb	sy
 8003718:	f3bf 8f4f 	dsb	sy
 800371c:	60fb      	str	r3, [r7, #12]
}
 800371e:	bf00      	nop
 8003720:	e7fe      	b.n	8003720 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003722:	f000 fb23 	bl	8003d6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003726:	4b1d      	ldr	r3, [pc, #116]	; (800379c <xTaskCheckForTimeOut+0xbc>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373e:	d102      	bne.n	8003746 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003740:	2300      	movs	r3, #0
 8003742:	61fb      	str	r3, [r7, #28]
 8003744:	e023      	b.n	800378e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	4b15      	ldr	r3, [pc, #84]	; (80037a0 <xTaskCheckForTimeOut+0xc0>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	429a      	cmp	r2, r3
 8003750:	d007      	beq.n	8003762 <xTaskCheckForTimeOut+0x82>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	429a      	cmp	r2, r3
 800375a:	d302      	bcc.n	8003762 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800375c:	2301      	movs	r3, #1
 800375e:	61fb      	str	r3, [r7, #28]
 8003760:	e015      	b.n	800378e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	697a      	ldr	r2, [r7, #20]
 8003768:	429a      	cmp	r2, r3
 800376a:	d20b      	bcs.n	8003784 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	1ad2      	subs	r2, r2, r3
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7ff ff9b 	bl	80036b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800377e:	2300      	movs	r3, #0
 8003780:	61fb      	str	r3, [r7, #28]
 8003782:	e004      	b.n	800378e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	2200      	movs	r2, #0
 8003788:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800378a:	2301      	movs	r3, #1
 800378c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800378e:	f000 fb1d 	bl	8003dcc <vPortExitCritical>

	return xReturn;
 8003792:	69fb      	ldr	r3, [r7, #28]
}
 8003794:	4618      	mov	r0, r3
 8003796:	3720      	adds	r7, #32
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	20000388 	.word	0x20000388
 80037a0:	2000039c 	.word	0x2000039c

080037a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80037a8:	4b03      	ldr	r3, [pc, #12]	; (80037b8 <vTaskMissedYield+0x14>)
 80037aa:	2201      	movs	r2, #1
 80037ac:	601a      	str	r2, [r3, #0]
}
 80037ae:	bf00      	nop
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bc80      	pop	{r7}
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	20000398 	.word	0x20000398

080037bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80037c4:	f000 f852 	bl	800386c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80037c8:	4b06      	ldr	r3, [pc, #24]	; (80037e4 <prvIdleTask+0x28>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d9f9      	bls.n	80037c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80037d0:	4b05      	ldr	r3, [pc, #20]	; (80037e8 <prvIdleTask+0x2c>)
 80037d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037d6:	601a      	str	r2, [r3, #0]
 80037d8:	f3bf 8f4f 	dsb	sy
 80037dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80037e0:	e7f0      	b.n	80037c4 <prvIdleTask+0x8>
 80037e2:	bf00      	nop
 80037e4:	20000288 	.word	0x20000288
 80037e8:	e000ed04 	.word	0xe000ed04

080037ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80037f2:	2300      	movs	r3, #0
 80037f4:	607b      	str	r3, [r7, #4]
 80037f6:	e00c      	b.n	8003812 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	4613      	mov	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	4413      	add	r3, r2
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	4a12      	ldr	r2, [pc, #72]	; (800384c <prvInitialiseTaskLists+0x60>)
 8003804:	4413      	add	r3, r2
 8003806:	4618      	mov	r0, r3
 8003808:	f7fe fe14 	bl	8002434 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3301      	adds	r3, #1
 8003810:	607b      	str	r3, [r7, #4]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2b06      	cmp	r3, #6
 8003816:	d9ef      	bls.n	80037f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003818:	480d      	ldr	r0, [pc, #52]	; (8003850 <prvInitialiseTaskLists+0x64>)
 800381a:	f7fe fe0b 	bl	8002434 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800381e:	480d      	ldr	r0, [pc, #52]	; (8003854 <prvInitialiseTaskLists+0x68>)
 8003820:	f7fe fe08 	bl	8002434 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003824:	480c      	ldr	r0, [pc, #48]	; (8003858 <prvInitialiseTaskLists+0x6c>)
 8003826:	f7fe fe05 	bl	8002434 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800382a:	480c      	ldr	r0, [pc, #48]	; (800385c <prvInitialiseTaskLists+0x70>)
 800382c:	f7fe fe02 	bl	8002434 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003830:	480b      	ldr	r0, [pc, #44]	; (8003860 <prvInitialiseTaskLists+0x74>)
 8003832:	f7fe fdff 	bl	8002434 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003836:	4b0b      	ldr	r3, [pc, #44]	; (8003864 <prvInitialiseTaskLists+0x78>)
 8003838:	4a05      	ldr	r2, [pc, #20]	; (8003850 <prvInitialiseTaskLists+0x64>)
 800383a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800383c:	4b0a      	ldr	r3, [pc, #40]	; (8003868 <prvInitialiseTaskLists+0x7c>)
 800383e:	4a05      	ldr	r2, [pc, #20]	; (8003854 <prvInitialiseTaskLists+0x68>)
 8003840:	601a      	str	r2, [r3, #0]
}
 8003842:	bf00      	nop
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	20000288 	.word	0x20000288
 8003850:	20000314 	.word	0x20000314
 8003854:	20000328 	.word	0x20000328
 8003858:	20000344 	.word	0x20000344
 800385c:	20000358 	.word	0x20000358
 8003860:	20000370 	.word	0x20000370
 8003864:	2000033c 	.word	0x2000033c
 8003868:	20000340 	.word	0x20000340

0800386c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003872:	e019      	b.n	80038a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003874:	f000 fa7a 	bl	8003d6c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003878:	4b10      	ldr	r3, [pc, #64]	; (80038bc <prvCheckTasksWaitingTermination+0x50>)
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3304      	adds	r3, #4
 8003884:	4618      	mov	r0, r3
 8003886:	f7fe fe5b 	bl	8002540 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800388a:	4b0d      	ldr	r3, [pc, #52]	; (80038c0 <prvCheckTasksWaitingTermination+0x54>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	3b01      	subs	r3, #1
 8003890:	4a0b      	ldr	r2, [pc, #44]	; (80038c0 <prvCheckTasksWaitingTermination+0x54>)
 8003892:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003894:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <prvCheckTasksWaitingTermination+0x58>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	3b01      	subs	r3, #1
 800389a:	4a0a      	ldr	r2, [pc, #40]	; (80038c4 <prvCheckTasksWaitingTermination+0x58>)
 800389c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800389e:	f000 fa95 	bl	8003dcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 f810 	bl	80038c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80038a8:	4b06      	ldr	r3, [pc, #24]	; (80038c4 <prvCheckTasksWaitingTermination+0x58>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1e1      	bne.n	8003874 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80038b0:	bf00      	nop
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	20000358 	.word	0x20000358
 80038c0:	20000384 	.word	0x20000384
 80038c4:	2000036c 	.word	0x2000036c

080038c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d108      	bne.n	80038ec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038de:	4618      	mov	r0, r3
 80038e0:	f000 fbca 	bl	8004078 <vPortFree>
				vPortFree( pxTCB );
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f000 fbc7 	bl	8004078 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80038ea:	e018      	b.n	800391e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d103      	bne.n	80038fe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 fbbe 	bl	8004078 <vPortFree>
	}
 80038fc:	e00f      	b.n	800391e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003904:	2b02      	cmp	r3, #2
 8003906:	d00a      	beq.n	800391e <prvDeleteTCB+0x56>
	__asm volatile
 8003908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800390c:	f383 8811 	msr	BASEPRI, r3
 8003910:	f3bf 8f6f 	isb	sy
 8003914:	f3bf 8f4f 	dsb	sy
 8003918:	60fb      	str	r3, [r7, #12]
}
 800391a:	bf00      	nop
 800391c:	e7fe      	b.n	800391c <prvDeleteTCB+0x54>
	}
 800391e:	bf00      	nop
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
	...

08003928 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800392e:	4b0e      	ldr	r3, [pc, #56]	; (8003968 <prvResetNextTaskUnblockTime+0x40>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d101      	bne.n	800393c <prvResetNextTaskUnblockTime+0x14>
 8003938:	2301      	movs	r3, #1
 800393a:	e000      	b.n	800393e <prvResetNextTaskUnblockTime+0x16>
 800393c:	2300      	movs	r3, #0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d004      	beq.n	800394c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003942:	4b0a      	ldr	r3, [pc, #40]	; (800396c <prvResetNextTaskUnblockTime+0x44>)
 8003944:	f04f 32ff 	mov.w	r2, #4294967295
 8003948:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800394a:	e008      	b.n	800395e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800394c:	4b06      	ldr	r3, [pc, #24]	; (8003968 <prvResetNextTaskUnblockTime+0x40>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4a04      	ldr	r2, [pc, #16]	; (800396c <prvResetNextTaskUnblockTime+0x44>)
 800395c:	6013      	str	r3, [r2, #0]
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr
 8003968:	2000033c 	.word	0x2000033c
 800396c:	200003a4 	.word	0x200003a4

08003970 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003976:	4b0b      	ldr	r3, [pc, #44]	; (80039a4 <xTaskGetSchedulerState+0x34>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d102      	bne.n	8003984 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800397e:	2301      	movs	r3, #1
 8003980:	607b      	str	r3, [r7, #4]
 8003982:	e008      	b.n	8003996 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003984:	4b08      	ldr	r3, [pc, #32]	; (80039a8 <xTaskGetSchedulerState+0x38>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d102      	bne.n	8003992 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800398c:	2302      	movs	r3, #2
 800398e:	607b      	str	r3, [r7, #4]
 8003990:	e001      	b.n	8003996 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003992:	2300      	movs	r3, #0
 8003994:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003996:	687b      	ldr	r3, [r7, #4]
	}
 8003998:	4618      	mov	r0, r3
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	bc80      	pop	{r7}
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	20000390 	.word	0x20000390
 80039a8:	200003ac 	.word	0x200003ac

080039ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b086      	sub	sp, #24
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80039b8:	2300      	movs	r3, #0
 80039ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d06e      	beq.n	8003aa0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80039c2:	4b3a      	ldr	r3, [pc, #232]	; (8003aac <xTaskPriorityDisinherit+0x100>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d00a      	beq.n	80039e2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80039cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d0:	f383 8811 	msr	BASEPRI, r3
 80039d4:	f3bf 8f6f 	isb	sy
 80039d8:	f3bf 8f4f 	dsb	sy
 80039dc:	60fb      	str	r3, [r7, #12]
}
 80039de:	bf00      	nop
 80039e0:	e7fe      	b.n	80039e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10a      	bne.n	8003a00 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80039ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039ee:	f383 8811 	msr	BASEPRI, r3
 80039f2:	f3bf 8f6f 	isb	sy
 80039f6:	f3bf 8f4f 	dsb	sy
 80039fa:	60bb      	str	r3, [r7, #8]
}
 80039fc:	bf00      	nop
 80039fe:	e7fe      	b.n	80039fe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a04:	1e5a      	subs	r2, r3, #1
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d044      	beq.n	8003aa0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d140      	bne.n	8003aa0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	3304      	adds	r3, #4
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7fe fd8c 	bl	8002540 <uxListRemove>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d115      	bne.n	8003a5a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a32:	491f      	ldr	r1, [pc, #124]	; (8003ab0 <xTaskPriorityDisinherit+0x104>)
 8003a34:	4613      	mov	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	4413      	add	r3, r2
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	440b      	add	r3, r1
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10a      	bne.n	8003a5a <xTaskPriorityDisinherit+0xae>
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a48:	2201      	movs	r2, #1
 8003a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4e:	43da      	mvns	r2, r3
 8003a50:	4b18      	ldr	r3, [pc, #96]	; (8003ab4 <xTaskPriorityDisinherit+0x108>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4013      	ands	r3, r2
 8003a56:	4a17      	ldr	r2, [pc, #92]	; (8003ab4 <xTaskPriorityDisinherit+0x108>)
 8003a58:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a66:	f1c3 0207 	rsb	r2, r3, #7
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a72:	2201      	movs	r2, #1
 8003a74:	409a      	lsls	r2, r3
 8003a76:	4b0f      	ldr	r3, [pc, #60]	; (8003ab4 <xTaskPriorityDisinherit+0x108>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	4a0d      	ldr	r2, [pc, #52]	; (8003ab4 <xTaskPriorityDisinherit+0x108>)
 8003a7e:	6013      	str	r3, [r2, #0]
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a84:	4613      	mov	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	4413      	add	r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	4a08      	ldr	r2, [pc, #32]	; (8003ab0 <xTaskPriorityDisinherit+0x104>)
 8003a8e:	441a      	add	r2, r3
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	3304      	adds	r3, #4
 8003a94:	4619      	mov	r1, r3
 8003a96:	4610      	mov	r0, r2
 8003a98:	f7fe fcf7 	bl	800248a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003aa0:	697b      	ldr	r3, [r7, #20]
	}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3718      	adds	r7, #24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	20000284 	.word	0x20000284
 8003ab0:	20000288 	.word	0x20000288
 8003ab4:	2000038c 	.word	0x2000038c

08003ab8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003ac2:	4b29      	ldr	r3, [pc, #164]	; (8003b68 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ac8:	4b28      	ldr	r3, [pc, #160]	; (8003b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	3304      	adds	r3, #4
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7fe fd36 	bl	8002540 <uxListRemove>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10b      	bne.n	8003af2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003ada:	4b24      	ldr	r3, [pc, #144]	; (8003b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae6:	43da      	mvns	r2, r3
 8003ae8:	4b21      	ldr	r3, [pc, #132]	; (8003b70 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4013      	ands	r3, r2
 8003aee:	4a20      	ldr	r2, [pc, #128]	; (8003b70 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003af0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af8:	d10a      	bne.n	8003b10 <prvAddCurrentTaskToDelayedList+0x58>
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d007      	beq.n	8003b10 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b00:	4b1a      	ldr	r3, [pc, #104]	; (8003b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	3304      	adds	r3, #4
 8003b06:	4619      	mov	r1, r3
 8003b08:	481a      	ldr	r0, [pc, #104]	; (8003b74 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003b0a:	f7fe fcbe 	bl	800248a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003b0e:	e026      	b.n	8003b5e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4413      	add	r3, r2
 8003b16:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003b18:	4b14      	ldr	r3, [pc, #80]	; (8003b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68ba      	ldr	r2, [r7, #8]
 8003b1e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003b20:	68ba      	ldr	r2, [r7, #8]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d209      	bcs.n	8003b3c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b28:	4b13      	ldr	r3, [pc, #76]	; (8003b78 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	4b0f      	ldr	r3, [pc, #60]	; (8003b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3304      	adds	r3, #4
 8003b32:	4619      	mov	r1, r3
 8003b34:	4610      	mov	r0, r2
 8003b36:	f7fe fccb 	bl	80024d0 <vListInsert>
}
 8003b3a:	e010      	b.n	8003b5e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b3c:	4b0f      	ldr	r3, [pc, #60]	; (8003b7c <prvAddCurrentTaskToDelayedList+0xc4>)
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	4b0a      	ldr	r3, [pc, #40]	; (8003b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	3304      	adds	r3, #4
 8003b46:	4619      	mov	r1, r3
 8003b48:	4610      	mov	r0, r2
 8003b4a:	f7fe fcc1 	bl	80024d0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003b4e:	4b0c      	ldr	r3, [pc, #48]	; (8003b80 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d202      	bcs.n	8003b5e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003b58:	4a09      	ldr	r2, [pc, #36]	; (8003b80 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	6013      	str	r3, [r2, #0]
}
 8003b5e:	bf00      	nop
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	20000388 	.word	0x20000388
 8003b6c:	20000284 	.word	0x20000284
 8003b70:	2000038c 	.word	0x2000038c
 8003b74:	20000370 	.word	0x20000370
 8003b78:	20000340 	.word	0x20000340
 8003b7c:	2000033c 	.word	0x2000033c
 8003b80:	200003a4 	.word	0x200003a4

08003b84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	3b04      	subs	r3, #4
 8003b94:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003b9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	3b04      	subs	r3, #4
 8003ba2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	f023 0201 	bic.w	r2, r3, #1
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	3b04      	subs	r3, #4
 8003bb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003bb4:	4a08      	ldr	r2, [pc, #32]	; (8003bd8 <pxPortInitialiseStack+0x54>)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	3b14      	subs	r3, #20
 8003bbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	3b20      	subs	r3, #32
 8003bca:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3714      	adds	r7, #20
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr
 8003bd8:	08003bdd 	.word	0x08003bdd

08003bdc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003be2:	2300      	movs	r3, #0
 8003be4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003be6:	4b12      	ldr	r3, [pc, #72]	; (8003c30 <prvTaskExitError+0x54>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bee:	d00a      	beq.n	8003c06 <prvTaskExitError+0x2a>
	__asm volatile
 8003bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf4:	f383 8811 	msr	BASEPRI, r3
 8003bf8:	f3bf 8f6f 	isb	sy
 8003bfc:	f3bf 8f4f 	dsb	sy
 8003c00:	60fb      	str	r3, [r7, #12]
}
 8003c02:	bf00      	nop
 8003c04:	e7fe      	b.n	8003c04 <prvTaskExitError+0x28>
	__asm volatile
 8003c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c0a:	f383 8811 	msr	BASEPRI, r3
 8003c0e:	f3bf 8f6f 	isb	sy
 8003c12:	f3bf 8f4f 	dsb	sy
 8003c16:	60bb      	str	r3, [r7, #8]
}
 8003c18:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003c1a:	bf00      	nop
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0fc      	beq.n	8003c1c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003c22:	bf00      	nop
 8003c24:	bf00      	nop
 8003c26:	3714      	adds	r7, #20
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bc80      	pop	{r7}
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	2000000c 	.word	0x2000000c
	...

08003c40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003c40:	4b07      	ldr	r3, [pc, #28]	; (8003c60 <pxCurrentTCBConst2>)
 8003c42:	6819      	ldr	r1, [r3, #0]
 8003c44:	6808      	ldr	r0, [r1, #0]
 8003c46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003c4a:	f380 8809 	msr	PSP, r0
 8003c4e:	f3bf 8f6f 	isb	sy
 8003c52:	f04f 0000 	mov.w	r0, #0
 8003c56:	f380 8811 	msr	BASEPRI, r0
 8003c5a:	f04e 0e0d 	orr.w	lr, lr, #13
 8003c5e:	4770      	bx	lr

08003c60 <pxCurrentTCBConst2>:
 8003c60:	20000284 	.word	0x20000284
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003c64:	bf00      	nop
 8003c66:	bf00      	nop

08003c68 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003c68:	4806      	ldr	r0, [pc, #24]	; (8003c84 <prvPortStartFirstTask+0x1c>)
 8003c6a:	6800      	ldr	r0, [r0, #0]
 8003c6c:	6800      	ldr	r0, [r0, #0]
 8003c6e:	f380 8808 	msr	MSP, r0
 8003c72:	b662      	cpsie	i
 8003c74:	b661      	cpsie	f
 8003c76:	f3bf 8f4f 	dsb	sy
 8003c7a:	f3bf 8f6f 	isb	sy
 8003c7e:	df00      	svc	0
 8003c80:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003c82:	bf00      	nop
 8003c84:	e000ed08 	.word	0xe000ed08

08003c88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003c8e:	4b32      	ldr	r3, [pc, #200]	; (8003d58 <xPortStartScheduler+0xd0>)
 8003c90:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	22ff      	movs	r2, #255	; 0xff
 8003c9e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003ca8:	78fb      	ldrb	r3, [r7, #3]
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003cb0:	b2da      	uxtb	r2, r3
 8003cb2:	4b2a      	ldr	r3, [pc, #168]	; (8003d5c <xPortStartScheduler+0xd4>)
 8003cb4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003cb6:	4b2a      	ldr	r3, [pc, #168]	; (8003d60 <xPortStartScheduler+0xd8>)
 8003cb8:	2207      	movs	r2, #7
 8003cba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003cbc:	e009      	b.n	8003cd2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003cbe:	4b28      	ldr	r3, [pc, #160]	; (8003d60 <xPortStartScheduler+0xd8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	4a26      	ldr	r2, [pc, #152]	; (8003d60 <xPortStartScheduler+0xd8>)
 8003cc6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003cc8:	78fb      	ldrb	r3, [r7, #3]
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	005b      	lsls	r3, r3, #1
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003cd2:	78fb      	ldrb	r3, [r7, #3]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cda:	2b80      	cmp	r3, #128	; 0x80
 8003cdc:	d0ef      	beq.n	8003cbe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003cde:	4b20      	ldr	r3, [pc, #128]	; (8003d60 <xPortStartScheduler+0xd8>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f1c3 0307 	rsb	r3, r3, #7
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d00a      	beq.n	8003d00 <xPortStartScheduler+0x78>
	__asm volatile
 8003cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cee:	f383 8811 	msr	BASEPRI, r3
 8003cf2:	f3bf 8f6f 	isb	sy
 8003cf6:	f3bf 8f4f 	dsb	sy
 8003cfa:	60bb      	str	r3, [r7, #8]
}
 8003cfc:	bf00      	nop
 8003cfe:	e7fe      	b.n	8003cfe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003d00:	4b17      	ldr	r3, [pc, #92]	; (8003d60 <xPortStartScheduler+0xd8>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	021b      	lsls	r3, r3, #8
 8003d06:	4a16      	ldr	r2, [pc, #88]	; (8003d60 <xPortStartScheduler+0xd8>)
 8003d08:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003d0a:	4b15      	ldr	r3, [pc, #84]	; (8003d60 <xPortStartScheduler+0xd8>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003d12:	4a13      	ldr	r2, [pc, #76]	; (8003d60 <xPortStartScheduler+0xd8>)
 8003d14:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	b2da      	uxtb	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003d1e:	4b11      	ldr	r3, [pc, #68]	; (8003d64 <xPortStartScheduler+0xdc>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a10      	ldr	r2, [pc, #64]	; (8003d64 <xPortStartScheduler+0xdc>)
 8003d24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d28:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003d2a:	4b0e      	ldr	r3, [pc, #56]	; (8003d64 <xPortStartScheduler+0xdc>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a0d      	ldr	r2, [pc, #52]	; (8003d64 <xPortStartScheduler+0xdc>)
 8003d30:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003d34:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003d36:	f000 f8b9 	bl	8003eac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003d3a:	4b0b      	ldr	r3, [pc, #44]	; (8003d68 <xPortStartScheduler+0xe0>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003d40:	f7ff ff92 	bl	8003c68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003d44:	f7ff fbd6 	bl	80034f4 <vTaskSwitchContext>
	prvTaskExitError();
 8003d48:	f7ff ff48 	bl	8003bdc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3710      	adds	r7, #16
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	e000e400 	.word	0xe000e400
 8003d5c:	200003b0 	.word	0x200003b0
 8003d60:	200003b4 	.word	0x200003b4
 8003d64:	e000ed20 	.word	0xe000ed20
 8003d68:	2000000c 	.word	0x2000000c

08003d6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
	__asm volatile
 8003d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d76:	f383 8811 	msr	BASEPRI, r3
 8003d7a:	f3bf 8f6f 	isb	sy
 8003d7e:	f3bf 8f4f 	dsb	sy
 8003d82:	607b      	str	r3, [r7, #4]
}
 8003d84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003d86:	4b0f      	ldr	r3, [pc, #60]	; (8003dc4 <vPortEnterCritical+0x58>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	4a0d      	ldr	r2, [pc, #52]	; (8003dc4 <vPortEnterCritical+0x58>)
 8003d8e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003d90:	4b0c      	ldr	r3, [pc, #48]	; (8003dc4 <vPortEnterCritical+0x58>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d10f      	bne.n	8003db8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003d98:	4b0b      	ldr	r3, [pc, #44]	; (8003dc8 <vPortEnterCritical+0x5c>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00a      	beq.n	8003db8 <vPortEnterCritical+0x4c>
	__asm volatile
 8003da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003da6:	f383 8811 	msr	BASEPRI, r3
 8003daa:	f3bf 8f6f 	isb	sy
 8003dae:	f3bf 8f4f 	dsb	sy
 8003db2:	603b      	str	r3, [r7, #0]
}
 8003db4:	bf00      	nop
 8003db6:	e7fe      	b.n	8003db6 <vPortEnterCritical+0x4a>
	}
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bc80      	pop	{r7}
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	2000000c 	.word	0x2000000c
 8003dc8:	e000ed04 	.word	0xe000ed04

08003dcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003dd2:	4b11      	ldr	r3, [pc, #68]	; (8003e18 <vPortExitCritical+0x4c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10a      	bne.n	8003df0 <vPortExitCritical+0x24>
	__asm volatile
 8003dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dde:	f383 8811 	msr	BASEPRI, r3
 8003de2:	f3bf 8f6f 	isb	sy
 8003de6:	f3bf 8f4f 	dsb	sy
 8003dea:	607b      	str	r3, [r7, #4]
}
 8003dec:	bf00      	nop
 8003dee:	e7fe      	b.n	8003dee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003df0:	4b09      	ldr	r3, [pc, #36]	; (8003e18 <vPortExitCritical+0x4c>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	3b01      	subs	r3, #1
 8003df6:	4a08      	ldr	r2, [pc, #32]	; (8003e18 <vPortExitCritical+0x4c>)
 8003df8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003dfa:	4b07      	ldr	r3, [pc, #28]	; (8003e18 <vPortExitCritical+0x4c>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d105      	bne.n	8003e0e <vPortExitCritical+0x42>
 8003e02:	2300      	movs	r3, #0
 8003e04:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003e0c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr
 8003e18:	2000000c 	.word	0x2000000c
 8003e1c:	00000000 	.word	0x00000000

08003e20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003e20:	f3ef 8009 	mrs	r0, PSP
 8003e24:	f3bf 8f6f 	isb	sy
 8003e28:	4b0d      	ldr	r3, [pc, #52]	; (8003e60 <pxCurrentTCBConst>)
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003e30:	6010      	str	r0, [r2, #0]
 8003e32:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003e36:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003e3a:	f380 8811 	msr	BASEPRI, r0
 8003e3e:	f7ff fb59 	bl	80034f4 <vTaskSwitchContext>
 8003e42:	f04f 0000 	mov.w	r0, #0
 8003e46:	f380 8811 	msr	BASEPRI, r0
 8003e4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003e4e:	6819      	ldr	r1, [r3, #0]
 8003e50:	6808      	ldr	r0, [r1, #0]
 8003e52:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003e56:	f380 8809 	msr	PSP, r0
 8003e5a:	f3bf 8f6f 	isb	sy
 8003e5e:	4770      	bx	lr

08003e60 <pxCurrentTCBConst>:
 8003e60:	20000284 	.word	0x20000284
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003e64:	bf00      	nop
 8003e66:	bf00      	nop

08003e68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
	__asm volatile
 8003e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e72:	f383 8811 	msr	BASEPRI, r3
 8003e76:	f3bf 8f6f 	isb	sy
 8003e7a:	f3bf 8f4f 	dsb	sy
 8003e7e:	607b      	str	r3, [r7, #4]
}
 8003e80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003e82:	f7ff fa79 	bl	8003378 <xTaskIncrementTick>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d003      	beq.n	8003e94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003e8c:	4b06      	ldr	r3, [pc, #24]	; (8003ea8 <xPortSysTickHandler+0x40>)
 8003e8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e92:	601a      	str	r2, [r3, #0]
 8003e94:	2300      	movs	r3, #0
 8003e96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	f383 8811 	msr	BASEPRI, r3
}
 8003e9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003ea0:	bf00      	nop
 8003ea2:	3708      	adds	r7, #8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	e000ed04 	.word	0xe000ed04

08003eac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003eb0:	4b0a      	ldr	r3, [pc, #40]	; (8003edc <vPortSetupTimerInterrupt+0x30>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003eb6:	4b0a      	ldr	r3, [pc, #40]	; (8003ee0 <vPortSetupTimerInterrupt+0x34>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003ebc:	4b09      	ldr	r3, [pc, #36]	; (8003ee4 <vPortSetupTimerInterrupt+0x38>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a09      	ldr	r2, [pc, #36]	; (8003ee8 <vPortSetupTimerInterrupt+0x3c>)
 8003ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec6:	099b      	lsrs	r3, r3, #6
 8003ec8:	4a08      	ldr	r2, [pc, #32]	; (8003eec <vPortSetupTimerInterrupt+0x40>)
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003ece:	4b03      	ldr	r3, [pc, #12]	; (8003edc <vPortSetupTimerInterrupt+0x30>)
 8003ed0:	2207      	movs	r2, #7
 8003ed2:	601a      	str	r2, [r3, #0]
}
 8003ed4:	bf00      	nop
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bc80      	pop	{r7}
 8003eda:	4770      	bx	lr
 8003edc:	e000e010 	.word	0xe000e010
 8003ee0:	e000e018 	.word	0xe000e018
 8003ee4:	20000000 	.word	0x20000000
 8003ee8:	10624dd3 	.word	0x10624dd3
 8003eec:	e000e014 	.word	0xe000e014

08003ef0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b08a      	sub	sp, #40	; 0x28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003efc:	f7ff f992 	bl	8003224 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003f00:	4b58      	ldr	r3, [pc, #352]	; (8004064 <pvPortMalloc+0x174>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003f08:	f000 f910 	bl	800412c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003f0c:	4b56      	ldr	r3, [pc, #344]	; (8004068 <pvPortMalloc+0x178>)
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4013      	ands	r3, r2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f040 808e 	bne.w	8004036 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d01d      	beq.n	8003f5c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003f20:	2208      	movs	r2, #8
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4413      	add	r3, r2
 8003f26:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f003 0307 	and.w	r3, r3, #7
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d014      	beq.n	8003f5c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f023 0307 	bic.w	r3, r3, #7
 8003f38:	3308      	adds	r3, #8
 8003f3a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00a      	beq.n	8003f5c <pvPortMalloc+0x6c>
	__asm volatile
 8003f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f4a:	f383 8811 	msr	BASEPRI, r3
 8003f4e:	f3bf 8f6f 	isb	sy
 8003f52:	f3bf 8f4f 	dsb	sy
 8003f56:	617b      	str	r3, [r7, #20]
}
 8003f58:	bf00      	nop
 8003f5a:	e7fe      	b.n	8003f5a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d069      	beq.n	8004036 <pvPortMalloc+0x146>
 8003f62:	4b42      	ldr	r3, [pc, #264]	; (800406c <pvPortMalloc+0x17c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d864      	bhi.n	8004036 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003f6c:	4b40      	ldr	r3, [pc, #256]	; (8004070 <pvPortMalloc+0x180>)
 8003f6e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003f70:	4b3f      	ldr	r3, [pc, #252]	; (8004070 <pvPortMalloc+0x180>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003f76:	e004      	b.n	8003f82 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d903      	bls.n	8003f94 <pvPortMalloc+0xa4>
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d1f1      	bne.n	8003f78 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003f94:	4b33      	ldr	r3, [pc, #204]	; (8004064 <pvPortMalloc+0x174>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d04b      	beq.n	8004036 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003f9e:	6a3b      	ldr	r3, [r7, #32]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2208      	movs	r2, #8
 8003fa4:	4413      	add	r3, r2
 8003fa6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	6a3b      	ldr	r3, [r7, #32]
 8003fae:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb2:	685a      	ldr	r2, [r3, #4]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	1ad2      	subs	r2, r2, r3
 8003fb8:	2308      	movs	r3, #8
 8003fba:	005b      	lsls	r3, r3, #1
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d91f      	bls.n	8004000 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003fc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00a      	beq.n	8003fe8 <pvPortMalloc+0xf8>
	__asm volatile
 8003fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd6:	f383 8811 	msr	BASEPRI, r3
 8003fda:	f3bf 8f6f 	isb	sy
 8003fde:	f3bf 8f4f 	dsb	sy
 8003fe2:	613b      	str	r3, [r7, #16]
}
 8003fe4:	bf00      	nop
 8003fe6:	e7fe      	b.n	8003fe6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	1ad2      	subs	r2, r2, r3
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003ffa:	69b8      	ldr	r0, [r7, #24]
 8003ffc:	f000 f8f8 	bl	80041f0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004000:	4b1a      	ldr	r3, [pc, #104]	; (800406c <pvPortMalloc+0x17c>)
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	4a18      	ldr	r2, [pc, #96]	; (800406c <pvPortMalloc+0x17c>)
 800400c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800400e:	4b17      	ldr	r3, [pc, #92]	; (800406c <pvPortMalloc+0x17c>)
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	4b18      	ldr	r3, [pc, #96]	; (8004074 <pvPortMalloc+0x184>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	429a      	cmp	r2, r3
 8004018:	d203      	bcs.n	8004022 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800401a:	4b14      	ldr	r3, [pc, #80]	; (800406c <pvPortMalloc+0x17c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a15      	ldr	r2, [pc, #84]	; (8004074 <pvPortMalloc+0x184>)
 8004020:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004024:	685a      	ldr	r2, [r3, #4]
 8004026:	4b10      	ldr	r3, [pc, #64]	; (8004068 <pvPortMalloc+0x178>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	431a      	orrs	r2, r3
 800402c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004036:	f7ff f903 	bl	8003240 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00a      	beq.n	800405a <pvPortMalloc+0x16a>
	__asm volatile
 8004044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004048:	f383 8811 	msr	BASEPRI, r3
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	f3bf 8f4f 	dsb	sy
 8004054:	60fb      	str	r3, [r7, #12]
}
 8004056:	bf00      	nop
 8004058:	e7fe      	b.n	8004058 <pvPortMalloc+0x168>
	return pvReturn;
 800405a:	69fb      	ldr	r3, [r7, #28]
}
 800405c:	4618      	mov	r0, r3
 800405e:	3728      	adds	r7, #40	; 0x28
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	20000fc0 	.word	0x20000fc0
 8004068:	20000fcc 	.word	0x20000fcc
 800406c:	20000fc4 	.word	0x20000fc4
 8004070:	20000fb8 	.word	0x20000fb8
 8004074:	20000fc8 	.word	0x20000fc8

08004078 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d048      	beq.n	800411c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800408a:	2308      	movs	r3, #8
 800408c:	425b      	negs	r3, r3
 800408e:	697a      	ldr	r2, [r7, #20]
 8004090:	4413      	add	r3, r2
 8004092:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	4b21      	ldr	r3, [pc, #132]	; (8004124 <vPortFree+0xac>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4013      	ands	r3, r2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10a      	bne.n	80040bc <vPortFree+0x44>
	__asm volatile
 80040a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040aa:	f383 8811 	msr	BASEPRI, r3
 80040ae:	f3bf 8f6f 	isb	sy
 80040b2:	f3bf 8f4f 	dsb	sy
 80040b6:	60fb      	str	r3, [r7, #12]
}
 80040b8:	bf00      	nop
 80040ba:	e7fe      	b.n	80040ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00a      	beq.n	80040da <vPortFree+0x62>
	__asm volatile
 80040c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c8:	f383 8811 	msr	BASEPRI, r3
 80040cc:	f3bf 8f6f 	isb	sy
 80040d0:	f3bf 8f4f 	dsb	sy
 80040d4:	60bb      	str	r3, [r7, #8]
}
 80040d6:	bf00      	nop
 80040d8:	e7fe      	b.n	80040d8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	4b11      	ldr	r3, [pc, #68]	; (8004124 <vPortFree+0xac>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4013      	ands	r3, r2
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d019      	beq.n	800411c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d115      	bne.n	800411c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	4b0b      	ldr	r3, [pc, #44]	; (8004124 <vPortFree+0xac>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	43db      	mvns	r3, r3
 80040fa:	401a      	ands	r2, r3
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004100:	f7ff f890 	bl	8003224 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	4b07      	ldr	r3, [pc, #28]	; (8004128 <vPortFree+0xb0>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4413      	add	r3, r2
 800410e:	4a06      	ldr	r2, [pc, #24]	; (8004128 <vPortFree+0xb0>)
 8004110:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004112:	6938      	ldr	r0, [r7, #16]
 8004114:	f000 f86c 	bl	80041f0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004118:	f7ff f892 	bl	8003240 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800411c:	bf00      	nop
 800411e:	3718      	adds	r7, #24
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	20000fcc 	.word	0x20000fcc
 8004128:	20000fc4 	.word	0x20000fc4

0800412c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800412c:	b480      	push	{r7}
 800412e:	b085      	sub	sp, #20
 8004130:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004132:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004136:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004138:	4b27      	ldr	r3, [pc, #156]	; (80041d8 <prvHeapInit+0xac>)
 800413a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f003 0307 	and.w	r3, r3, #7
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00c      	beq.n	8004160 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	3307      	adds	r3, #7
 800414a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f023 0307 	bic.w	r3, r3, #7
 8004152:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004154:	68ba      	ldr	r2, [r7, #8]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	4a1f      	ldr	r2, [pc, #124]	; (80041d8 <prvHeapInit+0xac>)
 800415c:	4413      	add	r3, r2
 800415e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004164:	4a1d      	ldr	r2, [pc, #116]	; (80041dc <prvHeapInit+0xb0>)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800416a:	4b1c      	ldr	r3, [pc, #112]	; (80041dc <prvHeapInit+0xb0>)
 800416c:	2200      	movs	r2, #0
 800416e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	68ba      	ldr	r2, [r7, #8]
 8004174:	4413      	add	r3, r2
 8004176:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004178:	2208      	movs	r2, #8
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	1a9b      	subs	r3, r3, r2
 800417e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f023 0307 	bic.w	r3, r3, #7
 8004186:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4a15      	ldr	r2, [pc, #84]	; (80041e0 <prvHeapInit+0xb4>)
 800418c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800418e:	4b14      	ldr	r3, [pc, #80]	; (80041e0 <prvHeapInit+0xb4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2200      	movs	r2, #0
 8004194:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004196:	4b12      	ldr	r3, [pc, #72]	; (80041e0 <prvHeapInit+0xb4>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	1ad2      	subs	r2, r2, r3
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80041ac:	4b0c      	ldr	r3, [pc, #48]	; (80041e0 <prvHeapInit+0xb4>)
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	4a0a      	ldr	r2, [pc, #40]	; (80041e4 <prvHeapInit+0xb8>)
 80041ba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	4a09      	ldr	r2, [pc, #36]	; (80041e8 <prvHeapInit+0xbc>)
 80041c2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80041c4:	4b09      	ldr	r3, [pc, #36]	; (80041ec <prvHeapInit+0xc0>)
 80041c6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80041ca:	601a      	str	r2, [r3, #0]
}
 80041cc:	bf00      	nop
 80041ce:	3714      	adds	r7, #20
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bc80      	pop	{r7}
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	200003b8 	.word	0x200003b8
 80041dc:	20000fb8 	.word	0x20000fb8
 80041e0:	20000fc0 	.word	0x20000fc0
 80041e4:	20000fc8 	.word	0x20000fc8
 80041e8:	20000fc4 	.word	0x20000fc4
 80041ec:	20000fcc 	.word	0x20000fcc

080041f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80041f8:	4b27      	ldr	r3, [pc, #156]	; (8004298 <prvInsertBlockIntoFreeList+0xa8>)
 80041fa:	60fb      	str	r3, [r7, #12]
 80041fc:	e002      	b.n	8004204 <prvInsertBlockIntoFreeList+0x14>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	60fb      	str	r3, [r7, #12]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	429a      	cmp	r2, r3
 800420c:	d8f7      	bhi.n	80041fe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	68ba      	ldr	r2, [r7, #8]
 8004218:	4413      	add	r3, r2
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	429a      	cmp	r2, r3
 800421e:	d108      	bne.n	8004232 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	685a      	ldr	r2, [r3, #4]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	441a      	add	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	68ba      	ldr	r2, [r7, #8]
 800423c:	441a      	add	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	429a      	cmp	r2, r3
 8004244:	d118      	bne.n	8004278 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	4b14      	ldr	r3, [pc, #80]	; (800429c <prvInsertBlockIntoFreeList+0xac>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d00d      	beq.n	800426e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	441a      	add	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	601a      	str	r2, [r3, #0]
 800426c:	e008      	b.n	8004280 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800426e:	4b0b      	ldr	r3, [pc, #44]	; (800429c <prvInsertBlockIntoFreeList+0xac>)
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	601a      	str	r2, [r3, #0]
 8004276:	e003      	b.n	8004280 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	429a      	cmp	r2, r3
 8004286:	d002      	beq.n	800428e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800428e:	bf00      	nop
 8004290:	3714      	adds	r7, #20
 8004292:	46bd      	mov	sp, r7
 8004294:	bc80      	pop	{r7}
 8004296:	4770      	bx	lr
 8004298:	20000fb8 	.word	0x20000fb8
 800429c:	20000fc0 	.word	0x20000fc0

080042a0 <__libc_init_array>:
 80042a0:	b570      	push	{r4, r5, r6, lr}
 80042a2:	2600      	movs	r6, #0
 80042a4:	4d0c      	ldr	r5, [pc, #48]	; (80042d8 <__libc_init_array+0x38>)
 80042a6:	4c0d      	ldr	r4, [pc, #52]	; (80042dc <__libc_init_array+0x3c>)
 80042a8:	1b64      	subs	r4, r4, r5
 80042aa:	10a4      	asrs	r4, r4, #2
 80042ac:	42a6      	cmp	r6, r4
 80042ae:	d109      	bne.n	80042c4 <__libc_init_array+0x24>
 80042b0:	f000 f830 	bl	8004314 <_init>
 80042b4:	2600      	movs	r6, #0
 80042b6:	4d0a      	ldr	r5, [pc, #40]	; (80042e0 <__libc_init_array+0x40>)
 80042b8:	4c0a      	ldr	r4, [pc, #40]	; (80042e4 <__libc_init_array+0x44>)
 80042ba:	1b64      	subs	r4, r4, r5
 80042bc:	10a4      	asrs	r4, r4, #2
 80042be:	42a6      	cmp	r6, r4
 80042c0:	d105      	bne.n	80042ce <__libc_init_array+0x2e>
 80042c2:	bd70      	pop	{r4, r5, r6, pc}
 80042c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80042c8:	4798      	blx	r3
 80042ca:	3601      	adds	r6, #1
 80042cc:	e7ee      	b.n	80042ac <__libc_init_array+0xc>
 80042ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80042d2:	4798      	blx	r3
 80042d4:	3601      	adds	r6, #1
 80042d6:	e7f2      	b.n	80042be <__libc_init_array+0x1e>
 80042d8:	080043dc 	.word	0x080043dc
 80042dc:	080043dc 	.word	0x080043dc
 80042e0:	080043dc 	.word	0x080043dc
 80042e4:	080043e0 	.word	0x080043e0

080042e8 <memcpy>:
 80042e8:	440a      	add	r2, r1
 80042ea:	4291      	cmp	r1, r2
 80042ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80042f0:	d100      	bne.n	80042f4 <memcpy+0xc>
 80042f2:	4770      	bx	lr
 80042f4:	b510      	push	{r4, lr}
 80042f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042fa:	4291      	cmp	r1, r2
 80042fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004300:	d1f9      	bne.n	80042f6 <memcpy+0xe>
 8004302:	bd10      	pop	{r4, pc}

08004304 <memset>:
 8004304:	4603      	mov	r3, r0
 8004306:	4402      	add	r2, r0
 8004308:	4293      	cmp	r3, r2
 800430a:	d100      	bne.n	800430e <memset+0xa>
 800430c:	4770      	bx	lr
 800430e:	f803 1b01 	strb.w	r1, [r3], #1
 8004312:	e7f9      	b.n	8004308 <memset+0x4>

08004314 <_init>:
 8004314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004316:	bf00      	nop
 8004318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800431a:	bc08      	pop	{r3}
 800431c:	469e      	mov	lr, r3
 800431e:	4770      	bx	lr

08004320 <_fini>:
 8004320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004322:	bf00      	nop
 8004324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004326:	bc08      	pop	{r3}
 8004328:	469e      	mov	lr, r3
 800432a:	4770      	bx	lr
