$date
	Sun Oct 23 09:38:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#512736
b1010 !
1"
#512738
b1010 &
b1010 %
1$
#512739
0"
#512742
b101 &
b101 %
#512746
b10000 &
b10000 %
#512750
b1000 &
b1000 %
#512754
b100 &
b100 %
#512758
b10 &
b10 %
#512762
b1 &
b1 %
1#
#512766
b0 &
0#
b0 %
0$
#1503979
b11101 !
1"
#1503982
b11101 &
b11101 %
1$
#1503983
0"
#1503986
b1011000 &
b1011000 %
#1503990
b101100 &
b101100 %
#1503994
b10110 &
b10110 %
#1503998
b1011 &
b1011 %
#1504002
b100010 &
b100010 %
#1504006
b10001 &
b10001 %
#1504010
b110100 &
b110100 %
#1504014
b11010 &
b11010 %
#1504018
b1101 &
b1101 %
#1504022
b101000 &
b101000 %
#1504026
b10100 &
b10100 %
#1504030
b1010 &
b1010 %
#1504034
b101 &
b101 %
#1504038
b10000 &
b10000 %
#1504042
b1000 &
b1000 %
#1504046
b100 &
b100 %
#1504050
b10 &
b10 %
#1504054
b1 &
1#
b1 %
#1504058
b0 &
b0 %
0#
0$
#2540212
b100 !
1"
#2540214
b100 &
b100 %
1$
#2540215
0"
#2540218
b10 &
b10 %
#2540222
b1 &
1#
b1 %
#2540226
b0 &
b0 %
0#
0$
#4500012
