#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa6bac06000 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x7fa6bac05ce0_0 .var *"_s3", 0 0; Local signal
v0x7fa6bac16170_0 .var "a", 16 0;
v0x7fa6bac16210_0 .var "b", 4 0;
v0x7fa6bac162c0_0 .var "c", 9 0;
v0x7fa6bac16370_0 .var "clk", 0 0;
E_0x7fa6bac05eb0 .event edge, v0x7fa6bac16210_0, v0x7fa6bac16170_0;
    .scope S_0x7fa6bac06000;
T_0 ;
    %vpi_call 2 11 "$to_myhdl", v0x7fa6bac162c0_0 {0 0 0};
    %vpi_call 2 12 "$from_myhdl", v0x7fa6bac16170_0, v0x7fa6bac16210_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fa6bac06000;
T_1 ;
    %wait E_0x7fa6bac05eb0;
    %load/vec4 v0x7fa6bac16170_0;
    %load/vec4 v0x7fa6bac16210_0;
    %pad/u 17;
    %add;
    %pad/u 10;
    %store/vec4 v0x7fa6bac162c0_0, 0, 10;
    %vpi_call 2 17 "$display", "Verilog: %d c =%d a=%d b=%d", $time, v0x7fa6bac162c0_0, v0x7fa6bac16170_0, v0x7fa6bac16210_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa6bac06000;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6bac16370_0, 0, 1;
T_2.0 ;
    %load/vec4 v0x7fa6bac16370_0;
    %inv;
    %store/vec4 v0x7fa6bac05ce0_0, 0, 1;
    %pushi/vec4 50, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa6bac05ce0_0;
    %store/vec4 v0x7fa6bac16370_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./tb_test.v";
