
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011970                       # Number of seconds simulated
sim_ticks                                 11970003765                       # Number of ticks simulated
final_tick                               577268435592                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 200962                       # Simulator instruction rate (inst/s)
host_op_rate                                   256682                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280501                       # Simulator tick rate (ticks/s)
host_mem_usage                               67346516                       # Number of bytes of host memory used
host_seconds                                 42673.73                       # Real time elapsed on the host
sim_insts                                  8575781105                       # Number of instructions simulated
sim_ops                                   10953559591                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       189056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       119424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       119296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       190720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       362752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       135680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       289920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       134784                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1578112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       467072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            467072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1477                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          933                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          932                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1490                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2834                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1060                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2265                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1053                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12329                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3649                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3649                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       352882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15794147                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       384962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9976939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       363575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9966246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       342189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15933161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       363575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     30305087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       438429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     11335001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       384962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     24220544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       417042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11260147                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131838889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       352882                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       384962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       363575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       342189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       363575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       438429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       384962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       417042                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3047618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39020205                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39020205                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39020205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       352882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15794147                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       384962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9976939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       363575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9966246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       342189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15933161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       363575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     30305087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       438429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     11335001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       384962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     24220544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       417042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11260147                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              170859094                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                28705046                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182838                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952938                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175523                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459508                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434241                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128299                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5303                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23137538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12409237                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182838                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562540                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2767696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         576943                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        315747                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1400724                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26621462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.761985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        23853766     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425902      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          211067      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420357      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130986      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389829      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60312      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96714      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032529      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26621462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076044                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432302                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22850258                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       608681                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2762016                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2266                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        398237                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202873                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2214                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13856568                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5119                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        398237                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22883009                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         356553                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       155407                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2732911                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        95341                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13836593                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10508                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18110294                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62670153                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62670153                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3463838                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1832                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           205346                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2517612                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3447                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90334                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13763677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1839                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12874015                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8367                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2510643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5161769                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26621462                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483595                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.094671                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     20974128     78.79%     78.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1765231      6.63%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1903473      7.15%     92.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1106153      4.16%     96.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       560796      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140348      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164170      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3869      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3294      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26621462                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21189     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8490     23.02%     80.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7208     19.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10082644     78.32%     78.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99365      0.77%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2295829     17.83%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       395276      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12874015                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448493                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36887                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002865                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52414744                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16276202                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12544169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12910902                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9978                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       514653                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10449                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        398237                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         229030                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11992                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13765531                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2517612                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398757                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          931                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4489                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117764                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67987                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185751                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12710254                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2263379                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       163759                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2658615                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933373                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            395236                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442788                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12546944                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12544169                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7599075                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16456247                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.437002                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461774                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2529556                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       174245                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26223225                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428492                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299536                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22048440     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1632955      6.23%     90.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056496      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       331212      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555941      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105332      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67570      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61214      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       364065      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26223225                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       364065                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39625122                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27930579                       # The number of ROB writes
system.switch_cpus0.timesIdled                 515157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2083584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.870505                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.870505                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348371                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348371                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59112792                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16322971                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14749211                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                28705046                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2609215                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2172307                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       238682                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       999113                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          952512                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          279670                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        11094                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22677726                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              14308066                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2609215                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1232182                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2981322                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         664786                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        727291                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1409750                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       228155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26810262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.655740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.031621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23828940     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          183024      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          231210      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          366616      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          152673      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          197605      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          229784      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          105441      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1514969      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26810262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090897                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498451                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22544217                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       873862                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2967081                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1430                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        423667                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       397114                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      17484321                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1469                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        423667                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22567786                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          73073                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       736533                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2944983                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        64210                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17375849                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9107                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        44675                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24272072                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     80793407                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     80793407                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     20286073                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3985977                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4215                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2202                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           228976                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1625834                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       849968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9762                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       190148                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16960829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16265077                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16562                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2069372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4217661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26810262                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.606674                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.327744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19920472     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3141178     11.72%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1285038      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       720039      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       975957      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       299646      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       296404      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       159000      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12528      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26810262                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         112407     79.21%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14947     10.53%     89.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14551     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13703610     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       222082      1.37%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         2012      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1490340      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       847033      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16265077                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.566628                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141905                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008725                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     59498883                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     19034536                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15840565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16406982                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        12007                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       307292                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        12077                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        423667                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55960                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7074                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16965060                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        13352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1625834                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       849968                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2202                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6178                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       140195                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       134595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       274790                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15980956                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1466114                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       284121                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2313034                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2260156                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            846920                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.556730                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15840679                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15840565                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9489790                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25485887                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.551839                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372355                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11801629                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     14542483                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2422656                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         4056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       240533                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26386595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551131                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20232461     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      3119030     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1130940      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       564911      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       516028      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       217263      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       214590      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102103      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       289269      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26386595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11801629                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      14542483                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2156433                       # Number of memory references committed
system.switch_cpus1.commit.loads              1318542                       # Number of loads committed
system.switch_cpus1.commit.membars               2024                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2107928                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         13092953                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       300288                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       289269                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            43062387                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34353965                       # The number of ROB writes
system.switch_cpus1.timesIdled                 345650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1894784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11801629                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             14542483                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11801629                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.432295                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.432295                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.411134                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.411134                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        71905846                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       22137076                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       16172465                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4052                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                28705046                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2607824                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2171123                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       238229                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       997856                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          952175                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          280014                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        11083                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     22682375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              14304144                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2607824                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1232189                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2981111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         663382                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        727569                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1409525                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       227678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26814042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.031304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23832931     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          183328      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          231371      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          366603      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          152495      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          197271      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          230034      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          105299      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1514710      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26814042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090849                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498315                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22548384                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       874564                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2966942                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1418                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        422729                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       396881                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      17480958                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1478                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        422729                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22571806                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          72491                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       737958                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2944964                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        64084                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      17372261                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9093                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        44688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     24268628                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     80781180                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     80781180                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     20295485                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3973125                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4203                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2189                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           227931                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1626054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       850419                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9493                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       191189                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          16960948                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4216                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16268443                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16948                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2062389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4206606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          160                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26814042                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606714                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327763                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19921822     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3143271     11.72%     86.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1285107      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       720350      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       976137      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       299514      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       295796      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       159346      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12699      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26814042                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         112626     79.19%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15048     10.58%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14556     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13704975     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       222176      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         2013      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1491899      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       847380      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16268443                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.566745                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             142230                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008743                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     59510106                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     19027650                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15844049                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16410673                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        11770                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       306889                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           99                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        12133                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        422729                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          55463                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         7050                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16965167                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        13018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1626054                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       850419                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2190                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           99                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       140097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       134209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       274306                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15984504                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1467008                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       283939                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2314268                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2260594                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            847260                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.556853                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15844164                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15844049                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9493047                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25492039                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.551960                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372393                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11807121                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14549295                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2415976                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         4056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       240070                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26391313                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551291                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371760                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20233842     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      3120974     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1131805      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       564919      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       516266      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       217197      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       214636      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       102303      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       289371      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26391313                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11807121                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14549295                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2157451                       # Number of memory references committed
system.switch_cpus2.commit.loads              1319165                       # Number of loads committed
system.switch_cpus2.commit.membars               2024                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2108936                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         13099074                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       300432                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       289371                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            43067135                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           34353289                       # The number of ROB writes
system.switch_cpus2.timesIdled                 345261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1891004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11807121                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14549295                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11807121                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.431164                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.431164                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411326                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411326                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        71923461                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22143623                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16169558                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          4052                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                28705046                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2184177                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1953931                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       175573                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1459432                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1434361                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          128365                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         5264                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23136299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12415458                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2184177                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1562726                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2768777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         577554                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        313796                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1400867                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       172014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26619914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.521754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.762600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        23851137     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          425894      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          211370      0.79%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          420330      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          130779      0.49%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          389827      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           60269      0.23%     95.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           96903      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1033405      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26619914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076090                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432518                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22844973                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       610757                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2763140                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2239                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        398801                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       203214                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13864268                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         5106                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        398801                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22878168                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         358969                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       153805                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2733761                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        96406                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13844471                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         10584                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        77722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     18121966                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     62705412                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     62705412                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     14651925                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3470036                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1836                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          935                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           207786                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2518376                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       398969                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3319                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        90846                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13771806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12878283                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         8472                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2514373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      5180578                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26619914                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.483784                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.094896                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     20970544     78.78%     78.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1766324      6.64%     85.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1903830      7.15%     92.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1106842      4.16%     96.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       560457      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       140094      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       164621      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3867      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3335      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26619914                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          21220     57.48%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8505     23.04%     80.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         7190     19.48%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10086457     78.32%     78.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        99423      0.77%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          902      0.01%     79.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2296119     17.83%     96.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       395382      3.07%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12878283                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.448642                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              36915                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002866                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52421867                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16288069                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12548892                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12915198                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        10199                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       515038                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10416                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        398801                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         229308                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        12118                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13773664                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2518376                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       398969                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          934                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4471                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117721                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        68153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       185874                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12715175                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2263775                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       163108                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2659124                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1934417                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            395349                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.442960                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12551699                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12548892                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7601725                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         16462815                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.437167                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.461751                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10003212                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11240457                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2533691                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1819                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       174297                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26221113                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.428680                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.299865                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     22044696     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1633641      6.23%     90.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1057353      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       331433      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       555637      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       105069      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        67642      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        61070      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       364572      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26221113                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10003212                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11240457                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2391888                       # Number of memory references committed
system.switch_cpus3.commit.loads              2003335                       # Number of loads committed
system.switch_cpus3.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1726544                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9816293                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       138267                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       364572                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            39630650                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27947424                       # The number of ROB writes
system.switch_cpus3.timesIdled                 515342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2085132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10003212                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11240457                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10003212                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.869583                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.869583                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.348483                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.348483                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        59132610                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16330967                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       14755642                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1818                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                28705046                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2241758                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      2022318                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       119782                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       859031                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          799396                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          123838                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5348                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23743459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              14100513                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2241758                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       923234                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2787770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         375085                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        532641                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1364899                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       120247                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27316229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.934318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        24528459     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           99180      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          203856      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           85151      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          463339      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          411578      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           79689      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          166973      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1278004      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27316229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078096                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491221                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        23615579                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       662263                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2777502                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         8764                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        252116                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       197075                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16534491                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1464                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        252116                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23639747                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         465695                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       121849                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2763318                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        73499                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16524461                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         30842                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        27138                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          244                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19409692                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     77826788                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     77826788                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17193109                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2216571                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1928                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          980                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           188850                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3896212                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1969678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        18091                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        95649                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16489382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1934                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15850648                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8084                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1280177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3068827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27316229                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580265                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.377861                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     21688080     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1681286      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1385152      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       598489      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       757900      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       734416      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       417220      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        32897      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        20789      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27316229                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          40152     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        312571     86.39%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         9086      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9947677     62.76%     62.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       138509      0.87%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3798346     23.96%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1965168     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15850648                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552190                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             361809                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022826                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59387418                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17771900                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15714124                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      16212457                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        28472                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       152277                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12245                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1400                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        252116                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         424944                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        20411                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16491334                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3896212                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1969678                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          980                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         14038                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          409                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        68866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        71192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       140058                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15738319                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3785309                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       112329                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5750287                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2062643                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1964978                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548277                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15714702                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15714124                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8486568                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16719736                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547434                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507578                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     12760687                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14995757                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1497148                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       122189                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     27064113                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554083                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377855                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     21628409     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1981954      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       930681      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       920291      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       250009      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1070662      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        80185      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        58264      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       143658      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     27064113                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     12760687                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14995757                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               5701361                       # Number of memory references committed
system.switch_cpus4.commit.loads              3743928                       # Number of loads committed
system.switch_cpus4.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1980748                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         13334453                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       145288                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       143658                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            43413321                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           33237972                       # The number of ROB writes
system.switch_cpus4.timesIdled                 522488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1388817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           12760687                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14995757                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     12760687                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.249491                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.249491                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.444545                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.444545                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        77798585                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18254991                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       19682223                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1908                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                28705046                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2380281                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1947770                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       234039                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       979077                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          934531                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          245169                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10647                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     22886972                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13308117                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2380281                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1179700                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2777659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         639903                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        470360                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1402336                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       234229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26537853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.959546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23760194     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          130039      0.49%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          205563      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          278360      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          285600      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          242918      0.92%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          134751      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          200773      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1299655      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26537853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082922                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463616                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22657572                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       702047                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2772472                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         3185                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        402576                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       391532                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16329820                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1540                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        402576                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22719527                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         146703                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       414408                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2714289                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       140347                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16323189                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         18994                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        61240                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     22779768                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     75933898                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     75933898                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     19710287                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3069469                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3938                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2000                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           420428                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1529603                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       826861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         9798                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       221947                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16300292                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3953                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15468140                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2251                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1823137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4379749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26537853                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582871                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.272336                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19973454     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2712463     10.22%     85.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1372095      5.17%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      1023120      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       803122      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       327371      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       205137      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       106766      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        14325      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26537853                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3069     11.75%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9889     37.86%     49.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13165     50.40%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     13008572     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       231397      1.50%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1936      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1401988      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       824247      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15468140                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538865                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              26123                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001689                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     57502507                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     18127455                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15232988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15494263                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        31745                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       249339                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        12515                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        402576                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         115391                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13426                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16304275                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         7333                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1529603                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       826861                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2002                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         11438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       135573                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       132435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       268008                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15252479                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1318707                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       215661                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   30                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2142882                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2168025                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            824175                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.531352                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15233125                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15232988                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8747900                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         23567485                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530673                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371185                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11489928                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14137865                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2166427                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3907                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       236754                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     26135277                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.540949                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387089                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20317438     77.74%     77.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2892749     11.07%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1085027      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       516697      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       446245      1.71%     96.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       250167      0.96%     97.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       213708      0.82%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        99060      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       314186      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     26135277                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11489928                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14137865                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2094610                       # Number of memory references committed
system.switch_cpus5.commit.loads              1280264                       # Number of loads committed
system.switch_cpus5.commit.membars               1950                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           2038771                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12737923                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       291102                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       314186                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            42125305                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           33011185                       # The number of ROB writes
system.switch_cpus5.timesIdled                 348494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2167193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11489928                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14137865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11489928                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.498279                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.498279                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400276                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400276                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        68638341                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       21223320                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15135625                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3902                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                28704729                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2336300                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1910651                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       230665                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       989254                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          923213                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          239922                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10228                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22711509                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13250532                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2336300                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1163135                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2777893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         666932                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        383443                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1397861                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       232419                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26304069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23526176     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          150473      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          238763      0.91%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          377193      1.43%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          157465      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          177474      0.67%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          186173      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          122531      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1367821      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26304069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081391                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461615                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22510522                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       586400                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2769231                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6987                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        430927                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       382901                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16181850                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1636                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        430927                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22543234                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         186754                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       305510                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2743804                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        93838                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16172119                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         2047                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27236                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        35628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2735                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     22448349                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     75225901                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     75225901                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19167411                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3280866                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4104                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2252                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           290387                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1544482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       829197                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24634                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       187987                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16149957                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4114                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15287659                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19050                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2048059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4547585                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          379                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26304069                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581190                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.272976                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19857471     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2587738      9.84%     85.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1414743      5.38%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       964755      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       901280      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       260621      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       201545      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        68653      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        47263      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26304069                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3566     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10961     38.57%     51.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13892     48.88%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12806102     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       241158      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1852      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1414273      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       824274      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15287659                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532583                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28419                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001859                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     56926856                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18202330                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15040177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15316078                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        46153                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       279433                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        25161                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          971                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        430927                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         130415                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13574                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16154101                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1693                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1544482                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       829197                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2249                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9940                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          205                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       134876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       131123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       265999                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15069376                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1330329                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       218283                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   30                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2154229                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2120057                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            823900                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524979                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15040418                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15040177                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8793573                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22972727                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523962                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382783                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11258519                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13800155                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2353917                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3735                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       235313                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25873142                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533378                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386518                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20267648     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2715690     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1058280      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       567882      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       426620      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       237907      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       146759      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       131158      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       321198      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25873142                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11258519                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13800155                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2069062                       # Number of memory references committed
system.switch_cpus6.commit.loads              1265039                       # Number of loads committed
system.switch_cpus6.commit.membars               1864                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1980910                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12435026                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       280346                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       321198                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            41705938                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32739188                       # The number of ROB writes
system.switch_cpus6.timesIdled                 367548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2400660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11258519                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13800155                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11258519                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.549601                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.549601                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392218                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392218                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        67957691                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20849501                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15092589                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3730                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                28705046                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2378719                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1946952                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       234870                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       978331                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          934744                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          244717                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10590                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22887513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13300262                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2378719                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1179461                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2775930                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         642357                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        471639                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1402742                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       234957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26539569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23763639     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          129675      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          205565      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          278103      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          286134      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          241336      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          135127      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          201317      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1298673      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26539569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082868                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463342                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22657495                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       703943                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2770887                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         3046                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        404197                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       390844                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16321023                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1556                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        404197                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22719722                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         145975                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       416731                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2712323                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       140618                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16314325                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         18721                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        61506                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     22764926                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     75894072                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     75894072                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     19685875                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3079051                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3971                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2033                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           421187                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1529731                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       826068                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         9643                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       190106                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16291736                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3984                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15455441                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2255                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1833635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4403344                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26539569                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582355                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273469                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     20005643     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2680869     10.10%     85.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1360797      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      1030951      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       807988      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       327298      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       204788      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       106925      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        14310      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26539569                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3067     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9974     38.06%     49.76% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13165     50.24%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12998369     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       230982      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1934      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1400815      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       823341      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15455441                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538422                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              26206                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001696                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     57478912                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18129426                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15219369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15481647                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        30901                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       251076                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12732                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        404197                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         114965                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13369                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16295750                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         7069                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1529731                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       826068                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2037                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       136198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       132728                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       268926                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15239058                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1316912                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       216383                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   30                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2140190                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2165367                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            823278                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530884                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15219502                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15219369                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8739432                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23552297                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530198                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371065                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11475663                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14120312                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2175453                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3899                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       237576                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26135372                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540276                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389589                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20346069     77.85%     77.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2868233     10.97%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1086115      4.16%     92.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       515085      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       433372      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       249341      0.95%     97.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       222012      0.85%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        98831      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       316314      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26135372                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11475663                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14120312                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2091991                       # Number of memory references committed
system.switch_cpus7.commit.loads              1278655                       # Number of loads committed
system.switch_cpus7.commit.membars               1946                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           2036246                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12722079                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       290731                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       316314                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            42114745                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32995745                       # The number of ROB writes
system.switch_cpus7.timesIdled                 348794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2165477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11475663                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14120312                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11475663                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.501385                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.501385                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.399779                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.399779                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        68576690                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       21205198                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15125234                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3894                       # number of misc regfile writes
system.l2.replacements                          12332                       # number of replacements
system.l2.tagsinuse                      32764.765976                       # Cycle average of tags in use
system.l2.total_refs                          1518151                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45095                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.665617                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           250.572761                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     27.636802                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    772.169029                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     30.033679                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    474.641542                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     29.493918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    470.419007                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.314852                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    775.596083                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     28.257190                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1437.068918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     31.186167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    529.122487                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.725458                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1145.671490                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.808193                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    525.264154                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4083.355692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1997.456529                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2023.688337                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4073.198141                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4306.775821                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2734.192994                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4197.687699                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2734.429035                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007647                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000843                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023565                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000917                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.014485                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000900                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.014356                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000803                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.023669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000862                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.043856                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000952                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.016148                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000907                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.034963                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000940                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.016030                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.124614                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.060958                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.061758                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.124304                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.131432                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.083441                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.128103                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.083448                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999901                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4554                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3268                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3255                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4541                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         6290                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3467                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5878                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3470                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   34736                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9480                       # number of Writeback hits
system.l2.Writeback_hits::total                  9480                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   112                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4563                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3285                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4550                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         6299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3485                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5896                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3488                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34848                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4563                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3285                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3269                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4550                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         6299                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3485                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5896                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3488                       # number of overall hits
system.l2.overall_hits::total                   34848                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1477                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          933                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          932                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1490                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2834                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1060                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2265                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1053                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12329                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1477                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          933                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          932                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1490                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2834                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1060                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1053                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12329                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1477                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          933                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          932                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1490                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2834                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1060                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2265                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1053                       # number of overall misses
system.l2.overall_misses::total                 12329                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5098782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    245771473                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5736808                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    157038060                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5329904                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    156819495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5154376                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    246386753                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5502225                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    469140573                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6610191                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    178348944                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5968747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    380334806                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6623082                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    177632800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2057497019                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5098782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    245771473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5736808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    157038060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5329904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    156819495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5154376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    246386753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5502225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    469140573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6610191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    178348944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5968747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    380334806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6623082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    177632800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2057497019                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5098782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    245771473                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5736808                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    157038060                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5329904                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    156819495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5154376                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    246386753                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5502225                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    469140573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6610191                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    178348944                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5968747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    380334806                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6623082                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    177632800                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2057497019                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4187                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         6031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         9124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         4527                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               47065                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9480                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9480                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               112                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6040                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4218                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4201                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         6040                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         9133                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         4545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8161                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4541                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47177                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6040                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4218                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4201                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         6040                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         9133                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         4545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8161                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4541                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47177                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.244901                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.222090                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.222594                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.247057                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.310609                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.234151                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.278153                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.232810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.261957                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.244536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.221195                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.221852                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.246689                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.310303                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.233223                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.277540                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.231887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261335                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.244536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.221195                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.221852                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.246689                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.310303                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.233223                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.277540                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.231887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261335                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 154508.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 166399.101557                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159355.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 168315.176849                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 156761.882353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 168261.260730                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 161074.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165360.236913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 161830.147059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165540.075159                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 161224.170732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 168253.720755                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 165798.527778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 167918.236645                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 169822.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 168692.117759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166882.717090                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 154508.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 166399.101557                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159355.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 168315.176849                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 156761.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 168261.260730                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 161074.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165360.236913                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 161830.147059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165540.075159                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 161224.170732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 168253.720755                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 165798.527778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 167918.236645                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 169822.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 168692.117759                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166882.717090                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 154508.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 166399.101557                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159355.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 168315.176849                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 156761.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 168261.260730                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 161074.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165360.236913                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 161830.147059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165540.075159                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 161224.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 168253.720755                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 165798.527778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 167918.236645                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 169822.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 168692.117759                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166882.717090                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3650                       # number of writebacks
system.l2.writebacks::total                      3650                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1477                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          933                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          932                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1490                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2834                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1060                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2265                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1053                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12329                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12329                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3180752                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    159700105                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3642044                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    102710979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3351402                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    102567317                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3292601                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    159566922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3520632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    304130974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4225518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    116615005                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3874047                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    248407195                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4350959                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    116299742                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1339436194                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3180752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    159700105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3642044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    102710979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3351402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    102567317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3292601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    159566922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3520632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    304130974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4225518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    116615005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3874047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    248407195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4350959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    116299742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1339436194                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3180752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    159700105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3642044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    102710979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3351402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    102567317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3292601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    159566922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3520632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    304130974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4225518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    116615005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3874047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    248407195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4350959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    116299742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1339436194                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.244901                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.222090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.222594                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.247057                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.310609                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.234151                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.278153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.232810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.261957                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.244536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.221195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.221852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.246689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.310303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.233223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.277540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.231887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261335                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.244536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.221195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.221852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.246689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.310303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.233223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.277540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.231887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261335                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96386.424242                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108124.647935                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101167.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110086.794212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 98570.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110050.769313                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 102893.781250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107091.893960                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       103548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107315.093155                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 103061.414634                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 110014.155660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 107612.416667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 109672.050773                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 111563.051282                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 110446.098765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108641.105848                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96386.424242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108124.647935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101167.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 110086.794212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 98570.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 110050.769313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 102893.781250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107091.893960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst       103548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107315.093155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 103061.414634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 110014.155660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 107612.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 109672.050773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 111563.051282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 110446.098765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108641.105848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96386.424242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108124.647935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101167.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 110086.794212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 98570.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 110050.769313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 102893.781250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107091.893960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst       103548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107315.093155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 103061.414634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 110014.155660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 107612.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 109672.050773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 111563.051282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 110446.098765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108641.105848                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               554.173388                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432954                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785085.479501                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    28.834411                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.338977                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.046209                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841889                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.888098                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1400685                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1400685                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1400685                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1400685                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1400685                       # number of overall hits
system.cpu0.icache.overall_hits::total        1400685                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6253628                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6253628                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6253628                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6253628                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6253628                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6253628                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1400724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1400724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1400724                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1400724                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1400724                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1400724                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160349.435897                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160349.435897                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160349.435897                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160349.435897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160349.435897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160349.435897                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5524724                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5524724                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5524724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5524724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5524724                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5524724                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162491.882353                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162491.882353                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162491.882353                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162491.882353                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162491.882353                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162491.882353                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6040                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221204811                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6296                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35134.182179                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.434816                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.565184                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720449                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279551                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2072548                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2072548                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          917                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          917                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2458974                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2458974                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2458974                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2458974                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20064                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20064                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20109                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20109                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20109                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20109                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2093197049                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2093197049                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3695785                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3695785                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2096892834                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2096892834                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2096892834                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2096892834                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2092612                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2092612                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2479083                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2479083                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2479083                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2479083                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009588                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009588                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008111                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008111                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008111                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008111                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104326.009220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104326.009220                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82128.555556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82128.555556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104276.335671                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104276.335671                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104276.335671                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104276.335671                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          883                       # number of writebacks
system.cpu0.dcache.writebacks::total              883                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14033                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14033                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14069                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14069                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14069                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14069                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6031                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6031                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6040                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6040                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    561227541                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    561227541                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       595156                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       595156                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    561822697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    561822697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    561822697                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    561822697                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002882                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002882                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002436                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002436                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002436                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002436                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93057.128337                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93057.128337                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66128.444444                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66128.444444                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93017.002815                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93017.002815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93017.002815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93017.002815                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               486.893881                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1077533715                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185666.764706                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.893881                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.051112                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.780279                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1409701                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1409701                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1409701                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1409701                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1409701                       # number of overall hits
system.cpu1.icache.overall_hits::total        1409701                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7973567                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7973567                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7973567                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7973567                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7973567                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7973567                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1409750                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1409750                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1409750                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1409750                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1409750                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1409750                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162725.857143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162725.857143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162725.857143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162725.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162725.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162725.857143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6276585                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6276585                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6276585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6276585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6276585                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6276585                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165173.289474                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165173.289474                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165173.289474                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165173.289474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165173.289474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165173.289474                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4218                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               160311850                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4474                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35831.884220                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.099335                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.900665                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863669                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136331                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1122623                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1122623                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       833719                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        833719                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2165                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2165                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2026                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2026                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1956342                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1956342                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1956342                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1956342                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10821                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10821                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           80                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10901                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10901                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10901                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10901                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1082666131                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1082666131                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6987807                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6987807                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1089653938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1089653938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1089653938                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1089653938                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1133444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1133444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       833799                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       833799                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1967243                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1967243                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1967243                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1967243                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009547                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009547                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005541                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005541                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005541                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005541                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100052.317808                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100052.317808                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87347.587500                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87347.587500                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99959.080635                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99959.080635                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99959.080635                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99959.080635                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        16612                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        16612                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          936                       # number of writebacks
system.cpu1.dcache.writebacks::total              936                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6620                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6620                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           63                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6683                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6683                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4201                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4201                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4218                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4218                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4218                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4218                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    380739546                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    380739546                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1268832                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1268832                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    382008378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    382008378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    382008378                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    382008378                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003706                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003706                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002144                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002144                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002144                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002144                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90630.694120                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90630.694120                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 74637.176471                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74637.176471                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90566.234708                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90566.234708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90566.234708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90566.234708                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               486.358101                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1077533494                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2194569.234216                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.358101                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.050253                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.779420                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1409480                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1409480                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1409480                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1409480                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1409480                       # number of overall hits
system.cpu2.icache.overall_hits::total        1409480                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7248177                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7248177                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7248177                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7248177                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7248177                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7248177                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1409525                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1409525                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1409525                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1409525                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1409525                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1409525                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 161070.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 161070.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 161070.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 161070.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 161070.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 161070.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5853151                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5853151                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5853151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5853151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5853151                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5853151                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162587.527778                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162587.527778                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162587.527778                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162587.527778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162587.527778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162587.527778                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4201                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160313295                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4457                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35968.879291                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.098299                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.901701                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.863665                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.136335                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1123661                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1123661                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       834136                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        834136                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2155                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         2026                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2026                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1957797                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1957797                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1957797                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1957797                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10775                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10775                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           57                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10832                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10832                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10832                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10832                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1078723601                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1078723601                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4555579                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4555579                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1083279180                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1083279180                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1083279180                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1083279180                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1134436                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1134436                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       834193                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       834193                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1968629                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1968629                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1968629                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1968629                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009498                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009498                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000068                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000068                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005502                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005502                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005502                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005502                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100113.559258                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100113.559258                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 79922.438596                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 79922.438596                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100007.309823                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100007.309823                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100007.309823                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100007.309823                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          934                       # number of writebacks
system.cpu2.dcache.writebacks::total              934                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6588                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6588                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           43                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6631                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6631                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6631                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6631                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4187                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4187                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           14                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4201                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4201                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4201                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4201                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    379810030                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    379810030                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       936845                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       936845                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    380746875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    380746875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    380746875                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    380746875                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002134                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002134                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002134                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002134                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90711.733938                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90711.733938                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66917.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66917.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90632.438705                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90632.438705                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90632.438705                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90632.438705                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               552.977659                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1001433097                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1788273.387500                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.295264                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.682395                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043742                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842440                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.886182                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1400828                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1400828                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1400828                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1400828                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1400828                       # number of overall hits
system.cpu3.icache.overall_hits::total        1400828                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.cpu3.icache.overall_misses::total           39                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6377098                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6377098                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6377098                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6377098                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6377098                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6377098                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1400867                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1400867                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1400867                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1400867                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1400867                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1400867                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000028                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000028                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 163515.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 163515.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 163515.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 163515.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 163515.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 163515.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5546158                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5546158                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5546158                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5546158                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5546158                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5546158                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 168065.393939                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 168065.393939                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 168065.393939                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 168065.393939                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 168065.393939                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 168065.393939                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6040                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               221205085                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6296                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35134.225699                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   184.433890                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    71.566110                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.720445                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.279555                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      2072572                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2072572                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       386669                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        386669                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          923                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          923                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          909                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          909                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2459241                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2459241                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2459241                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2459241                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        20071                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20071                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           45                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        20116                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         20116                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        20116                       # number of overall misses
system.cpu3.dcache.overall_misses::total        20116                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2085844768                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2085844768                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      3813242                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3813242                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2089658010                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2089658010                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2089658010                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2089658010                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      2092643                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2092643                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       386714                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       386714                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          909                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          909                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2479357                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2479357                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2479357                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2479357                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009591                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009591                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000116                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008113                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008113                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008113                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008113                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 103923.310647                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103923.310647                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84738.711111                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84738.711111                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 103880.394214                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 103880.394214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 103880.394214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103880.394214                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          856                       # number of writebacks
system.cpu3.dcache.writebacks::total              856                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        14040                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14040                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           36                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14076                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14076                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14076                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14076                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6031                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6031                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6040                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6040                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6040                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6040                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    560020319                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    560020319                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       601172                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       601172                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    560621491                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    560621491                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    560621491                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    560621491                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002882                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002882                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002436                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002436                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002436                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002436                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92856.958879                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92856.958879                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66796.888889                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66796.888889                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92818.127649                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92818.127649                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92818.127649                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92818.127649                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               571.191365                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1108892170                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1918498.564014                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.602374                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.588991                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.047440                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867931                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.915371                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1364852                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1364852                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1364852                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1364852                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1364852                       # number of overall hits
system.cpu4.icache.overall_hits::total        1364852                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7701386                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7701386                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7701386                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7701386                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7701386                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7701386                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1364899                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1364899                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1364899                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1364899                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1364899                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1364899                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000034                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 163859.276596                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 163859.276596                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 163859.276596                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 163859.276596                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 163859.276596                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 163859.276596                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5936031                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5936031                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5936031                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5936031                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5936031                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5936031                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169600.885714                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169600.885714                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169600.885714                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169600.885714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169600.885714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169600.885714                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  9133                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               440735503                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  9389                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              46941.687400                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.162507                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.837493                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.434229                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.565771                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3572711                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3572711                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1955472                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1955472                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          960                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          960                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          954                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      5528183                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5528183                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      5528183                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5528183                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        32113                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        32113                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        32143                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         32143                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        32143                       # number of overall misses
system.cpu4.dcache.overall_misses::total        32143                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   3588771655                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3588771655                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2403343                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2403343                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   3591174998                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   3591174998                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   3591174998                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   3591174998                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3604824                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3604824                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1955502                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1955502                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      5560326                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5560326                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      5560326                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5560326                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008908                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008908                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005781                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005781                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005781                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005781                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111754.481207                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111754.481207                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 80111.433333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 80111.433333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 111724.947827                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 111724.947827                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 111724.947827                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 111724.947827                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2543                       # number of writebacks
system.cpu4.dcache.writebacks::total             2543                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        22989                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        22989                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        23010                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        23010                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        23010                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        23010                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         9124                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         9124                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         9133                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9133                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         9133                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9133                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    930852275                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    930852275                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       607629                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       607629                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    931459904                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    931459904                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    931459904                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    931459904                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001643                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001643                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001643                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001643                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 102022.388755                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 102022.388755                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67514.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67514.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 101988.383226                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 101988.383226                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 101988.383226                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 101988.383226                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               507.548170                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1074537821                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2074397.337838                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.548170                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.052161                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.813378                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1402284                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1402284                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1402284                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1402284                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1402284                       # number of overall hits
system.cpu5.icache.overall_hits::total        1402284                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8672288                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8672288                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8672288                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8672288                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8672288                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8672288                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1402336                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1402336                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1402336                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1402336                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1402336                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1402336                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 166774.769231                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 166774.769231                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 166774.769231                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 166774.769231                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 166774.769231                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 166774.769231                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7272499                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7272499                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7272499                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7272499                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7272499                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7272499                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 169127.883721                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 169127.883721                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 169127.883721                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 169127.883721                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 169127.883721                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 169127.883721                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4545                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163970107                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4801                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              34153.323683                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   221.530544                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    34.469456                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.865354                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.134646                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       964798                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         964798                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       810510                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        810510                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1979                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1979                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1951                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1951                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1775308                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1775308                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1775308                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1775308                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        14629                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        14629                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          103                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        14732                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         14732                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        14732                       # number of overall misses
system.cpu5.dcache.overall_misses::total        14732                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1668335231                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1668335231                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8535160                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8535160                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1676870391                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1676870391                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1676870391                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1676870391                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       979427                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       979427                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       810613                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       810613                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1951                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1951                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1790040                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1790040                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1790040                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1790040                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.014936                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.014936                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008230                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008230                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008230                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008230                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 114043.012578                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 114043.012578                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82865.631068                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82865.631068                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113825.033329                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113825.033329                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113825.033329                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113825.033329                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          948                       # number of writebacks
system.cpu5.dcache.writebacks::total              948                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        10102                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10102                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           85                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        10187                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        10187                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        10187                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        10187                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4527                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4527                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4545                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4545                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4545                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4545                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    416839206                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    416839206                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1166926                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1166926                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    418006132                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    418006132                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    418006132                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    418006132                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002539                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002539                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92078.463883                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 92078.463883                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64829.222222                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64829.222222                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91970.546095                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91970.546095                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91970.546095                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91970.546095                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               521.239701                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1080584291                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2050444.574953                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.239701                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050064                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.835320                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1397814                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1397814                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1397814                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1397814                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1397814                       # number of overall hits
system.cpu6.icache.overall_hits::total        1397814                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8066646                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8066646                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8066646                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8066646                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8066646                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8066646                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1397861                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1397861                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1397861                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1397861                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1397861                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1397861                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000034                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000034                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 171630.765957                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 171630.765957                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 171630.765957                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 171630.765957                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 171630.765957                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 171630.765957                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6392486                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6392486                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6392486                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6392486                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6392486                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6392486                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 172769.891892                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 172769.891892                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 172769.891892                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 172769.891892                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 172769.891892                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 172769.891892                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8159                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178891681                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8415                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              21258.666786                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.824873                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.175127                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.893847                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.106153                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       967813                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         967813                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       800141                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        800141                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2196                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2196                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1865                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1865                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1767954                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1767954                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1767954                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1767954                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20854                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20854                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          110                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        20964                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         20964                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        20964                       # number of overall misses
system.cpu6.dcache.overall_misses::total        20964                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2344565069                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2344565069                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      9034154                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      9034154                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2353599223                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2353599223                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2353599223                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2353599223                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       988667                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       988667                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       800251                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       800251                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1865                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1865                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1788918                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1788918                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1788918                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1788918                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021093                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021093                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000137                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000137                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011719                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011719                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011719                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011719                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112427.595138                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112427.595138                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82128.672727                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82128.672727                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112268.613957                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112268.613957                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112268.613957                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112268.613957                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1434                       # number of writebacks
system.cpu6.dcache.writebacks::total             1434                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12711                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12711                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12803                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12803                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12803                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12803                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8143                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8143                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8161                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8161                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8161                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8161                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    790517079                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    790517079                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1165778                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1165778                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    791682857                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    791682857                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    791682857                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    791682857                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008236                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008236                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004562                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004562                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004562                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004562                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 97079.341643                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 97079.341643                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64765.444444                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64765.444444                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 97008.069722                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 97008.069722                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 97008.069722                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 97008.069722                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               507.849914                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1074538230                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2078410.502901                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.849914                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.052644                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.813862                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1402693                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1402693                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1402693                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1402693                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1402693                       # number of overall hits
system.cpu7.icache.overall_hits::total        1402693                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8828712                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8828712                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8828712                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8828712                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8828712                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8828712                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1402742                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1402742                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1402742                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1402742                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1402742                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1402742                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 180177.795918                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 180177.795918                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 180177.795918                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 180177.795918                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 180177.795918                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 180177.795918                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7387979                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7387979                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7387979                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7387979                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7387979                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7387979                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 175904.261905                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 175904.261905                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 175904.261905                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 175904.261905                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 175904.261905                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 175904.261905                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4541                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               163968619                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4797                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              34181.492391                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   221.535165                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    34.464835                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.865372                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.134628                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       964284                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         964284                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       809507                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        809507                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2012                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2012                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1947                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1947                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1773791                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1773791                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1773791                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1773791                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        14529                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        14529                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          101                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          101                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        14630                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         14630                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        14630                       # number of overall misses
system.cpu7.dcache.overall_misses::total        14630                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1654575632                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1654575632                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8431193                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8431193                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1663006825                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1663006825                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1663006825                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1663006825                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       978813                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       978813                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       809608                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       809608                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1947                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1947                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1788421                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1788421                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1788421                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1788421                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014843                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014843                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000125                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008180                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008180                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008180                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008180                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113880.902471                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113880.902471                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83477.158416                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83477.158416                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113671.006494                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113671.006494                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113671.006494                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113671.006494                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          946                       # number of writebacks
system.cpu7.dcache.writebacks::total              946                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10006                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10006                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           83                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10089                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10089                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10089                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10089                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4523                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4523                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4541                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4541                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4541                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4541                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    415706833                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    415706833                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1182709                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1182709                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    416889542                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    416889542                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    416889542                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    416889542                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004621                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004621                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002539                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002539                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91909.536370                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91909.536370                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65706.055556                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65706.055556                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91805.668795                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91805.668795                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91805.668795                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91805.668795                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
