INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/ip/ClockDivider/ClockDivider_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clkIn_ClockDivider, assumed default net type wire [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/ip/ClockDivider/ClockDivider_clk_wiz.v:83]
INFO: [VRFC 10-2458] undeclared symbol clk108M_ClockDivider, assumed default net type wire [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/ip/ClockDivider/ClockDivider_clk_wiz.v:142]
INFO: [VRFC 10-2458] undeclared symbol clk10M_ClockDivider, assumed default net type wire [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/ip/ClockDivider/ClockDivider_clk_wiz.v:144]
INFO: [VRFC 10-2458] undeclared symbol clk20M_ClockDivider, assumed default net type wire [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/ip/ClockDivider/ClockDivider_clk_wiz.v:146]
INFO: [VRFC 10-2458] undeclared symbol clk60M_ClockDivider, assumed default net type wire [/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/ip/ClockDivider/ClockDivider_clk_wiz.v:148]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.srcs/sources_1/ip/ClockDivider/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dries/Projects/Basys3/FPGA-Z/FPGA-Z.sim/sim_4/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
