// Seed: 671071596
module module_0 ();
  logic id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd60,
    parameter id_3 = 32'd63,
    parameter id_6 = 32'd99
) (
    output tri1 id_0,
    input supply0 id_1,
    input wor _id_2,
    input tri0 _id_3,
    input tri0 id_4
);
  logic _id_6;
  ;
  wire id_7[id_3  -  id_6 : id_2];
  assign id_0 = 1;
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11[-1'h0 :-1],
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  module_0 modCall_1 ();
  inout wire id_13;
  inout wire id_12;
  output logic [7:0] id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_20 = -1, id_21;
endmodule
