/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [23:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_49z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_1_5z = ~celloutsig_1_0z;
  assign celloutsig_1_12z = ~celloutsig_1_3z[4];
  assign celloutsig_0_9z = ~celloutsig_0_7z[1];
  assign celloutsig_0_12z = ~celloutsig_0_3z;
  assign celloutsig_0_17z = ~in_data[31];
  assign celloutsig_0_20z = ~in_data[81];
  assign celloutsig_0_28z = ~celloutsig_0_25z;
  assign celloutsig_0_31z = ~celloutsig_0_5z;
  reg [2:0] _10_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _10_ <= 3'h0;
    else _10_ <= { in_data[81], celloutsig_0_3z, celloutsig_0_20z };
  assign _00_[6:4] = _10_;
  assign celloutsig_0_0z = | in_data[52:46];
  assign celloutsig_0_5z = | { in_data[90:84], in_data[81], in_data[81], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[140:102];
  assign celloutsig_1_4z = | { in_data[167:161], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = | in_data[181:178];
  assign celloutsig_1_13z = | { in_data[162:158], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_19z = | celloutsig_1_17z[11:3];
  assign celloutsig_0_8z = | celloutsig_0_1z[3:1];
  assign celloutsig_0_11z = | { celloutsig_0_7z[6:1], celloutsig_0_5z };
  assign celloutsig_0_16z = | { celloutsig_0_13z[1:0], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_21z = | { celloutsig_0_17z, celloutsig_0_0z, _00_[6:4] };
  assign celloutsig_0_26z = | celloutsig_0_24z[3:0];
  assign celloutsig_0_30z = | { celloutsig_0_20z, celloutsig_0_7z[1], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_7z[1], celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_7z };
  assign celloutsig_0_3z = | { celloutsig_0_1z[5:1], celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_18z[0], celloutsig_0_30z, celloutsig_0_7z[1] } ^ { in_data[22], celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_41z = { celloutsig_0_7z[6:1], celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_7z[1], in_data[81], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_17z } ^ { in_data[86:81], celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_0z, celloutsig_0_38z, celloutsig_0_0z, _00_[6:4], in_data[81], celloutsig_0_36z, celloutsig_0_8z, in_data[81] };
  assign celloutsig_0_49z = celloutsig_0_41z[15:9] ^ { celloutsig_0_29z[7:2], celloutsig_0_6z };
  assign celloutsig_1_3z = in_data[169:160] ^ in_data[151:142];
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_3z } ^ in_data[124:114];
  assign celloutsig_1_14z = { in_data[142:141], celloutsig_1_5z } ^ { celloutsig_1_6z[5:4], celloutsig_1_10z };
  assign celloutsig_1_15z = { in_data[170:160], celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z } ^ { celloutsig_1_3z[8:3], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[5:1], celloutsig_0_0z, celloutsig_0_0z } ^ { in_data[36:34], celloutsig_0_5z, celloutsig_0_3z, in_data[81], celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_12z } ^ celloutsig_0_1z[6:3];
  assign celloutsig_0_18z = { celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_8z } ^ { _00_[6], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_29z = { celloutsig_0_7z[5:0], celloutsig_0_16z, celloutsig_0_8z } ^ { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_7z[1], celloutsig_0_5z, celloutsig_0_27z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_5z) | in_data[23]);
  assign celloutsig_1_8z = ~((in_data[167] & celloutsig_1_1z) | celloutsig_1_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_8z & celloutsig_1_4z) | celloutsig_1_1z);
  assign celloutsig_0_14z = ~((in_data[95] & celloutsig_0_20z) | _00_[4]);
  assign celloutsig_0_19z = ~((in_data[21] & celloutsig_0_7z[5]) | celloutsig_0_12z);
  assign celloutsig_0_25z = ~((celloutsig_0_9z & celloutsig_0_11z) | celloutsig_0_7z[1]);
  assign celloutsig_0_27z = ~((celloutsig_0_7z[1] & celloutsig_0_26z) | celloutsig_0_24z[7]);
  assign celloutsig_0_36z = ~((celloutsig_0_28z & celloutsig_0_20z) | celloutsig_0_21z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_1z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[68:63], celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_24z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_24z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_1_17z[4] = ~ celloutsig_1_15z[5];
  assign celloutsig_1_17z[9] = ~ celloutsig_1_15z[10];
  assign celloutsig_1_17z[11] = ~ celloutsig_1_15z[12];
  assign out_data[135] = ~ celloutsig_1_3z[2];
  assign { celloutsig_1_17z[8:6], celloutsig_1_17z[2], celloutsig_1_17z[3], celloutsig_1_17z[1], celloutsig_1_17z[10], celloutsig_1_17z[0], celloutsig_1_17z[5] } = { celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z } ^ { celloutsig_1_15z[9:7], celloutsig_1_15z[3], celloutsig_1_15z[4], celloutsig_1_15z[2], celloutsig_1_15z[11], celloutsig_1_15z[1], celloutsig_1_15z[6] };
  assign { out_data[144:136], out_data[133], out_data[129:128], out_data[134], out_data[132:131] } = { celloutsig_1_17z[11:3], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } ^ { in_data[154:153], celloutsig_1_3z[9:3], celloutsig_1_3z[0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z[1], celloutsig_1_12z, celloutsig_1_5z };
  assign { _00_[8:7], _00_[3:0] } = { celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_5z };
  assign { out_data[130], out_data[96], out_data[32], out_data[6:0] } = { 1'h0, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_49z };
endmodule
