# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running vitis-run
Environment variables :
------------------------------------------
ACSetupSvcPort=23210
ACSvcPort=17532
ALLUSERSPROFILE=C:\ProgramData
AMDRMPATH=C:\Program Files\AMD\RyzenMaster\
APPDATA=C:\Users\ankha\AppData\Roaming
arr.length=0
arr.Ubound=-1
CHARPOP=1
ChocolateyInstall=C:\ProgramData\chocolatey
ChocolateyLastPathUpdate=133378450125327066
CLion=C:\Program Files\JetBrains\CLion 2022.3.1\bin;
CMAKE_OBJECT_PATH_MAX=4096
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=KATNLOT
ComSpec=C:\WINDOWS\system32\cmd.exe
DriverData=C:\Windows\System32\Drivers\DriverData
EFC_4484_1262719628=1
EFC_4484_1592913036=1
EFC_4484_2283032206=1
EFC_4484_3789132940=1
FPS_BROWSER_APP_PROFILE_STRING=Internet Explorer
FPS_BROWSER_USER_PROFILE_STRING=Default
HDI_APPROOT=D:/Xilinx_2025/2025.1/Vitis
HDI_PROCESSOR=i686
heroku=C:\Program Files\Heroku\bin\heroku.cmd
HOMEDRIVE=C:
HOMEPATH=\Users\ankha
HW_SERVER_DJTG_DISABLE=1
HW_SERVER_FTDIMGR_DISABLE=1
IDE_SKIP_SERVER_LICENSE=1
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=D:/Xilinx_2025/2025.1/Vitis/tps/isl
JAVA_EXE=D:/Xilinx_2025/2025.1/Vitis\tps\win64\jre11.0.16_1\bin\java.exe
JAVA_HOME=D:/Xilinx_2025/2025.1/Vitis\tps\win64\jre11.0.16_1
JetBrains Rider=C:\Program Files\JetBrains\JetBrains Rider 2022.3.1\bin;
LC_NUMERIC=C
LOCALAPPDATA=C:\Users\ankha\AppData\Local
LOGONSERVER=\\KATNLOT
LOPPER_DTC_FLAGS=-b 0 -@
NOSPLASH=false
NUMBER_OF_PROCESSORS=12
OneDrive=C:\Users\ankha\OneDrive
ORIGINAL_XDG_CURRENT_DESKTOP=undefined
OS=Windows_NT
PATH=D:/Xilinx_2025/2025.1/Vivado/tps/win64/binutils-2.26/bin;D:/Xilinx_2025/2025.1/Vitis/bin/../gnu/aarch64/nt/aarch64-linux/bin;D:/Xilinx_2025/2025.1/Vitis/bin/../gnu/ppc64le/4.9.3/win64/bin;D:/Xilinx_2025/2025.1/Vitis/bin/../gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;D:/Xilinx_2025/2025.1/Vitis/tps/mingw/6.2.0/win64.o/nt/bin;D:/Xilinx_2025/2025.1/Vivado\gnuwin\bin;D:/Xilinx_2025/2025.1/Vivado\gnu\microblaze\nt\bin;D:/Xilinx_2025/2025.1/Vitis/bin;D:/Xilinx_2025/2025.1/Vitis\tps\win64;D:/Xilinx_2025/2025.1/Vitis/tps/win64/java-cef-95.0.4638.69/bin/lib/win64;D:/Xilinx_2025/2025.1/Vitis/tps/win64/javafx-sdk-11.0.2/lib;D:/Xilinx_2025/2025.1/Vitis/tps/win64/javafx-sdk-11.0.2/bin;D:/Xilinx_2025/2025.1/Vitis/lib/win64.o;D:/Xilinx_2025/2025.1/Vitis/tps/win64/jre11.0.16_1/bin/server;D:/Xilinx_2025/2025.1/Vitis/tps/win64/jre11.0.16_1/bin;D:/Xilinx_2025/2025.1/Vitis\tps\win64\cmake-3.24.2\bin;D:/Xilinx_2025/2025.1/Vitis\gnu\microblaze\nt\bin;D:/Xilinx_2025/2025.1/Vitis\gnu\microblaze\linux_toolchain\nt64_le\bin;D:/Xilinx_2025/2025.1/Vitis\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;D:/Xilinx_2025/2025.1/Vitis\gnu\aarch32\nt\gcc-arm-none-eabi\bin;D:/Xilinx_2025/2025.1/Vitis\gnu\aarch64\nt\aarch64-linux\bin;D:/Xilinx_2025/2025.1/Vitis\gnu\aarch64\nt\aarch64-none\bin;D:/Xilinx_2025/2025.1/Vitis\gnu\armr5\nt\gcc-arm-none-eabi\bin;D:/Xilinx_2025/2025.1/Vitis\gnuwin\bin;D:/Xilinx_2025/2025.1/Vitis\tps\win64\python-3.13.0;D:/Xilinx_2025/2025.1/Vitis\tps\win64\libxslt\bin;D:/Xilinx_2025/2025.1/Vitis\gnu\arm\nt\bin;D:/Xilinx_2025/2025.1/Vitis\gnu\microblaze\linux_toolchain\nt64_be\bin;D:/Xilinx_2025/2025.1/Vitis\gnu\riscv\nt\riscv64-unknown-elf\bin;D:/Xilinx_2025/2025.1/Vivado\tps\win64\python-3.13.0;D:/Xilinx_2025/2025.1/Vivado\tps\win64\git-2.46.0\bin;D:/Xilinx_2025/2025.1/Vivado\tps\win64\cmake-3.24.2\bin;D:/Xilinx_2025/2025.1/Vitis/win64/tools/vcxx\libexec;D:/Xilinx_2025/2025.1/Vivado\tps\win64\jre11.0.16_1\bin;D:/Xilinx_2025/2025.1/Vivado\tps\win64\libxslt/bin;C:\Python313\Scripts\;C:\Python313\;C:\Program Files\Microsoft SDKs\Azure\CLI2\wbin;C:\Python311\Scripts\;C:\Python311\;C:\Program Files (x86)\Razer Chroma SDK\bin;C:\Program Files\Razer Chroma SDK\bin;C:\Program Files (x86)\Razer\ChromaBroadcast\bin;C:\Program Files\Razer\ChromaBroadcast\bin;C:\Program Files\Python310\Scripts\;C:\Program Files\Python310\;C:\Windows\system32;C:\Windows;C:\Windows\System32\Wbem;C:\Windows\System32\WindowsPowerShell\v1.0\;C:\Windows\System32\OpenSSH\;C:\Program Files\Microsoft SQL Server\130\Tools\Binn\;C:\Windows\system32\config\systemprofile\AppData\Local\Microsoft\WindowsApps;C:\Users\ankha\AppData\Local\Microsoft\WindowsApps;C:\Users\ankha\AppData\Local\Programs\Microsoft VS Code\bin;C:\Program Files\JetBrains\CLion 2022.3.1\bin;C:\Program Files\JetBrains\PyCharm 2022.3.1\bin;C:\Program Files\JetBrains\JetBrains Rider 2022.3.1\bin;C:\Users\ankha\.dotnet\tools;C:\Users\ankha\AppData\Local\GitHubDesktop\bin;C:\Program Files\JetBrains\PhpStorm 2023.1.2\bin;C:\ProgramData\chocolatey\bin;C:\Program Files\Docker\Docker\resources\bin;C:\Program Files\Git\cmd;C:\msys64\usr\bin;C:\msys64\mingw64\bin;C:\Program Files\dotnet\;C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;C:\Program Files\NVIDIA Corporation\NVIDIA app\NvDLISR;C:\Program Files (x86)\Microsoft SQL Server\160\DTS\Binn\;C:\Program Files\Microsoft SQL Server\Client SDK\ODBC\170\Tools\Binn\;C:\Program Files\Microsoft SQL Server\150\Tools\Binn\;D:\NodeJs\;C:\Program Files\PowerShell\7\;C:\Users\ankha\.cargo\bin;C:\Users\ankha\AppData\Local\JetBrains\Toolbox\scripts;C:\Users\ankha\AppData\Roaming\npm;;D:/Xilinx_2025/2025.1/Vitis\tps\mingw\6.2.0\win64.o\nt\bin;D:/Xilinx_2025/2025.1/Vitis\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC;.PY;.PYW
PhpStorm=C:\Program Files\JetBrains\PhpStorm 2023.1.2\bin;
POWERSHELL_DISTRIBUTION_CHANNEL=MSI:Windows 10 Pro
POWERSHELL_TELEMETRY_OPTOUT=1
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=AMD64 Family 25 Model 97 Stepping 2, AuthenticAMD
PROCESSOR_LEVEL=25
PROCESSOR_REVISION=6102
PRODVERSION_EXE=D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles=C:\Program Files
ProgramFiles(x86)=C:\Program Files (x86)
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\WINDOWS\system32\WindowsPowerShell\v1.0\Modules
PUBLIC=C:\Users\Public
PyCharm=C:\Program Files\JetBrains\PyCharm 2022.3.1\bin;
PYTHONPATH=D:/Xilinx_2025/2025.1/Vitis\cli;D:/Xilinx_2025/2025.1/Vitis\cli\python-packages\win64;D:/Xilinx_2025/2025.1/Vitis\cli\python-packages\site-packages;D:/Xilinx_2025/2025.1/Vitis\cli\proto;D:/Xilinx_2025/2025.1/Vitis\scripts\python_pkg;
python_path=D:/Xilinx_2025/2025.1/Vitis\cli;D:/Xilinx_2025/2025.1/Vitis\cli\python-packages\win64;D:/Xilinx_2025/2025.1/Vitis\cli\python-packages\site-packages;D:/Xilinx_2025/2025.1/Vitis\cli\proto;D:/Xilinx_2025/2025.1/Vitis\scripts\python_pkg;
QSYS_ROOTDIR=C:\intelFPGA\23.1std\quartus\sopc_builder\bin
QUARTUS_ROOTDIR=C:\intelFPGA\23.1std\quartus
RDI_APPROOT=D:/Xilinx_2025/2025.1/Vitis
RDI_ARGS= --mode hls --csim --config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg --work_dir KhanhTran_Lab1
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
RDI_BASEROOT=D:/Xilinx_2025/2025.1
RDI_BINDIR=D:/Xilinx_2025/2025.1/Vitis/bin
RDI_BINROOT=D:/Xilinx_2025/2025.1/Vitis/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=D:/Xilinx_2025/2025.1/Vitis/data
RDI_INSTALLROOT=D:/Xilinx_2025
RDI_INSTALLVER=Vitis
RDI_INSTALLVERSION=2025.1
RDI_JAVACEFROOT=D:/Xilinx_2025/2025.1/Vitis/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT=D:/Xilinx_2025/2025.1/Vitis/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT=D:/Xilinx_2025/2025.1/Vitis/tps/win64/jre11.0.16_1
RDI_JAVA_VERSION=11.0.16_1
RDI_LIBDIR=D:/Xilinx_2025/2025.1/Vitis/lib/win64.o
RDI_MINGW_LIB=D:/Xilinx_2025/2025.1/Vitis\tps\mingw\6.2.0\win64.o\nt\bin;D:/Xilinx_2025/2025.1/Vitis\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=D:/Xilinx_2025/2025.1/Vitis/bin
RDI_PROG=D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/vitis-run.exe
RDI_PROGNAME=vitis-run.exe
RDI_SESSION_INFO=D:\Xilinx_2025\2025.1\Vitis\bin:KATNLOT-Wed09-10-2025_8-59-29.99
RDI_SHARED_DATA=D:/Xilinx_2025/SharedData/2025.1/data
RDI_TEMPINSTALL=D:\Xilinx_2025\2025.1
RDI_TPS_ROOT=D:/Xilinx_2025/2025.1/Vivado/tps/win64
RDI_USE_JDK11=1
RDI_VERBOSE=False
RlsSvcPort=22112
RT_LIBPATH=D:/Xilinx_2025/2025.1/Vitis/scripts/rt/data
RT_TCL_PATH=D:/Xilinx_2025/2025.1/Vitis/scripts/rt/base_tcl/tcl
SESSIONNAME=Console
session_string=C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1:KATNLOT-Wed09-10-2025_11-42-03.59
SOPC_KIT_NIOS2=C:\intelFPGA\23.1std\nios2eds
STM32CubeMX_PATH=C:\Program Files\STMicroelectronics\STM32Cube\STM32CubeMX
STM32_PRG_PATH=C:\Program Files\STMicroelectronics\STM32Cube\STM32CubeProgrammer\bin
supports_classic_ide=true
SYNTH_COMMON=D:/Xilinx_2025/2025.1/Vitis/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\WINDOWS
TCL_LIBRARY=D:/Xilinx_2025/2025.1/Vitis/tps/tcl/tcl8.6
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TEMP=C:\Users\ankha\AppData\Local\Temp
THEIA_APP_PROJECT_PATH=D:\Xilinx_2025\2025.1\Vitis\ide\electron-app\win64\resources\app
THEIA_CONFIG_DIR=C:\Users\ankha\.theia
THEIA_DEFAULT_PLUGINS=local-dir:D:\Xilinx_2025\2025.1\Vitis\ide\electron-app\win64\resources\app\plugins
THEIA_ELECTRON_TOKEN={"value":"688006c0-9798-4683-8afc-21249da399c0"}
THEIA_ELECTRON_VERSION=30.1.2
THEIA_PLUGINS=local-dir:C:\Users\ankha\.theia\plugins
TMP=C:\Users\ankha\AppData\Local\Temp
tooldir=tps\win64\git-2.46.0
TOOLS_CLANGD=D:/Xilinx_2025/2025.1/Vitis/win64/tools/vcxx\libexec
TPS_CMAKE=D:/Xilinx_2025/2025.1/Vivado\tps\win64\cmake-3.24.2
TPS_GIT=D:/Xilinx_2025/2025.1/Vivado\tps\win64\git-2.46.0
TPS_LIBXSLT=D:/Xilinx_2025/2025.1/Vivado\tps\win64\libxslt
TPS_PYTHON=D:/Xilinx_2025/2025.1/Vivado\tps\win64\python-3.13.0
USERDOMAIN=KATNLOT
USERDOMAIN_ROAMINGPROFILE=KATNLOT
USERNAME=ankha
USERPROFILE=C:\Users\ankha
VALIDATE_ARGS="False"
VBOX_HWVIRTEX_IGNORE_SVM_IN_USE=1
VITISNEW=true
VSCODE_API_VERSION=1.95.3
windir=C:\WINDOWS
XILINX_HLS=D:/Xilinx_2025/2025.1/Vitis
XILINX_PLANAHEAD=D:/Xilinx_2025/2025.1/Vitis
XILINX_SDK=D:/Xilinx_2025/2025.1/Vitis
XILINX_VCXX=D:/Xilinx_2025/2025.1/Vitis/win64/tools/vcxx
XILINX_VERSION_DEFAULT=2025.1
XILINX_VERSION_VITIS=2025.1
XILINX_VITIS=D:/Xilinx_2025/2025.1/Vitis
XILINX_VITIS_GIT=D:/Xilinx_2025/2025.1/Vivado\tps\win64\git-2.46.0\bin
XILINX_VITIS_VERSION=Vitis v2025.1 (64-bit)
XILINX_VIVADO=D:/Xilinx_2025/2025.1/Vivado
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XVREDIST=D:/Xilinx_2025/2025.1/Vitis\tps\win64\xvcredist.exe
_RDI_BINROOT=D:\Xilinx_2025\2025.1\Vitis\bin
_RDI_CWD=C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=vitis-run
_valid=False
XILINX_CD_CONNECT_ID=50990
XILINX_CD_SESSION=cb67eac2-2708-4b25-abce-0cab401f42b3


VITIS-RUN command line:
------------------------------------------
D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg --work_dir KhanhTran_Lab1 

FINAL PROGRAM OPTIONS
--config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg
--csim
--hls.csim.clean 1
--hls.csim.setup 1
--hls.flow_target vivado
--hls.package.output.format ip_catalog
--hls.package.output.syn false
--hls.sim.O 1
--hls.syn.file lab1.cpp
--hls.tb.file tb_compute.cpp
--mode hls
--part xc7a35tcpg236-1
--work_dir KhanhTran_Lab1

PARSED COMMAND LINE OPTIONS
--mode hls 
--csim 
--config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg 
--work_dir KhanhTran_Lab1 

PARSED CONFIG FILE (1) OPTIONS
file: C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg
part xc7a35tcpg236-1 
hls.flow_target vivado 
hls.package.output.format ip_catalog 
hls.package.output.syn false 
hls.syn.file lab1.cpp 
hls.tb.file tb_compute.cpp 
hls.sim.O 1 
hls.csim.clean 1 
hls.csim.setup 1 


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Sep 2025 11:42:08

------------------------------------------
V++ command line :
------------------------------------------
D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg --work_dir KhanhTran_Lab1 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Sep 2025 11:42:48

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg --work_dir KhanhTran_Lab1 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Sep 2025 11:43:56

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg --work_dir KhanhTran_Lab1 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Sep 2025 19:42:53

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg --work_dir KhanhTran_Lab1 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Sep 2025 19:43:53

------------------------------------------
V++ command line :
------------------------------------------
D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg --work_dir KhanhTran_Lab1 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Sep 2025 19:44:06

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg --work_dir KhanhTran_Lab1 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Sep 2025 19:52:38

------------------------------------------
V++ command line :
------------------------------------------
D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg --work_dir KhanhTran_Lab1 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Sep 2025 19:52:50

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab1\hls_config.cfg --work_dir KhanhTran_Lab1 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Sep 2025 19:56:20
