"{\"results\": [{\"label\": \"Velocity-Bench Hashtable\", \"value\": 134.451841, \"command\": [\"/home/test-user/ur_bench_workdir/hashtable/hashtable_sycl\", \"--no-verify\"], \"env\": {}, \"stdout\": \"hashtable - total time for whole calculation: 0.998259 s\\n134.451841 million keys/second\\n\", \"passed\": true, \"unit\": \"M keys/sec\", \"explicit_group\": \"\", \"stddev\": 0.5607110935243791, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Hashtable\", \"lower_is_better\": false, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench CudaSift\", \"value\": 334.966, \"command\": [\"/home/test-user/ur_bench_workdir/cudaSift/cudaSift\"], \"env\": {}, \"stdout\": \"UNKN: \\n\\nUNKN: ==================================================\\nUNKN: User input parameters:\\nUNKN: Trace:                             ../../inputData\\nUNKN: ==================================================\\nUNKN: \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1083 1255 29.4054% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1058 1268 28.7266% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1076 1265 29.2153% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1234 1270 33.5053% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1230 1264 33.3967% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1212 1253 32.908% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1080 1264 29.3239% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1061 1257 28.808% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1218 1257 33.0709% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1111 1267 30.1656% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1145 1260 31.0888% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1086 1253 29.4868% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1231 1262 33.4238% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1086 1268 29.4868% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1137 1268 30.8716% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1099 1261 29.8398% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1099 1260 29.8398% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1111 1257 30.1656% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1229 1261 33.3695% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1097 1270 29.7855% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1088 1260 29.5411% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1113 1260 30.2199% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1100 1269 29.867% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1086 1259 29.4868% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1232 1265 33.451% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1109 1254 30.1113% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1102 1260 29.9213% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1229 1263 33.3695% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1147 1260 31.1431% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1062 1262 28.8352% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1216 1248 33.0166% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1067 1264 28.9709% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1220 1261 33.1252% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1071 1251 29.0796% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1112 1262 30.1928% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1131 1259 30.7087% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1245 1279 33.804% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1083 1265 29.4054% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1203 1264 32.6636% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1121 1263 30.4371% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1045 1257 28.3736% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1102 1270 29.9213% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1097 1258 29.7855% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1075 1263 29.1882% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1186 1258 32.202% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1213 1260 32.9351% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1113 1260 30.2199% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1104 1263 29.9756% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1115 1266 30.2742% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1225 1260 33.2609% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nAvg workload time = 334.966 ms\\n\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.21589117629027013, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench CudaSift\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench Easywave\", \"value\": 547, \"command\": [\"/home/test-user/ur_bench_workdir/easywave/easyWave_sycl\", \"-grid\", \"/home/test-user/ur_bench_workdir/data/easywave/examples/e2Asean.grd\", \"-source\", \"/home/test-user/ur_bench_workdir/data/easywave/examples/BengkuluSept2007.flt\", \"-time\", \"120\"], \"env\": {}, \"stdout\": \"MAIN: Starting SYCL main program\\nMAIN: Attempting to clean up previous eWave tsunami files\\nMAIN: Clean up completed\\nSYCL: SYCL Queue initialization successful \\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.32961)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\nMAIN: Program successfully completed\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 7.234178138070235, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Easywave\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench Sobel Filter\", \"value\": 2053.53, \"command\": [\"/home/test-user/ur_bench_workdir/sobel_filter/sobel_filter\", \"-i\", \"/home/test-user/ur_bench_workdir/data/sobel_filter/sobel_filter_data/silverfalls_32Kx32K.png\", \"-n\", \"5\"], \"env\": {\"OPENCV_IO_MAX_IMAGE_PIXELS\": \"1677721600\"}, \"stdout\": \"SYMN: Welcome to the SYCL version of Sobel filter workload.\\nSYMN: Input image file: /home/test-user/ur_bench_workdir/data/sobel_filter/sobel_filter_data/silverfalls_32Kx32K.png\\nSYMN: Launching SYCL kernel with # of iterations: 5\\ntime to subtract from total: 6.23342 s\\nsobelfilter - total time for whole calculation: 2.05353 s\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 21.336476591352433, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Sobel Filter\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench dl-mnist\", \"value\": 2.77, \"command\": [\"/home/test-user/ur_bench_workdir/dl-mnist/dl-mnist-sycl\", \"-conv_algo\", \"ONEDNN_AUTO\"], \"env\": {\"NEOReadDebugKeys\": \"1\", \"DisableScratchPages\": \"0\"}, \"stdout\": \"\\n\\t\\tWelcome to DL-MNIST workload: SYCL version.\\n\\n=======================================================================\\nSYCL: SYCL Queue initialization successful\\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.32961)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.32961)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\n=======================================================================\\n\\nWL PARAMS: \\n\\nWL PARAMS: ==================================================\\nWL PARAMS: User input parameters:\\nWL PARAMS: Trace:                             notrace\\nWL PARAMS: Tensor management policy:          per_layer\\nWL PARAMS: Convolution algorithm:             ONEDNN_AUTO\\nWL PARAMS: Dataset reader format:             NCHW\\nWL PARAMS: Dry run:                           YES\\nWL PARAMS: OneDNN Conv PD memory format:      ONEDNN_CONVPD_ANY\\nWL PARAMS: No of iterations for inference:    400\\nWL PARAMS: ==================================================\\nWL PARAMS: \\n\\ndl-mnist - total time for whole calculation: 2.77 s\\n\", \"passed\": true, \"unit\": \"s\", \"explicit_group\": \"\", \"stddev\": 0.03785938897200194, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench dl-mnist\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench svm\", \"value\": 0.3518, \"command\": [\"/home/test-user/ur_bench_workdir/svm/svm_sycl\", \"/home/test-user/ur_bench_workdir/velocity-bench-repo/svm/SYCL/a9a\", \"/home/test-user/ur_bench_workdir/velocity-bench-repo/svm/SYCL/a.m\"], \"env\": {}, \"stdout\": \"Number of args 3\\nUsing cuSVM (Carpenter)...\\n\\nBuffering input text file (6989624 B).\\nLoad Done \\nStarting Training \\n_C 1.000000\\nWorkgroup Size: 1024\\nnbrCtas 80 \\nelemsPerCta 1248 \\nthreadsPerCta 128 \\nTotal run time: 0.287332 seconds\\nIter:100\\nM:97683\\nN:123\\nTrain done. Calulate Vector counts \\nTraining done \\n\\nLoading    elapsed time : 0.0577 s\\nProcessing elapsed time : 0.2915 s\\nStoring    elapsed time : 0.0026 s\\nTotal      elapsed time : 0.3518 s\\nResult's are correct: 0.0551 \\n\", \"passed\": true, \"unit\": \"s\", \"explicit_group\": \"\", \"stddev\": 0.004635730794599687, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench svm\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_SingleTask\", \"value\": 180.886, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_SingleTask\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.193383\", \"0.180886\", \"0.179046\", \"0.179046 0.180886 0.220216\", \"0.023257\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.7323603358808866, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_SingleTask\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"value\": 180.147, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.179882\", \"0.180147\", \"0.178654\", \"0.178654 0.180147 0.180844\", \"0.001119\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.6199196184452682, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"value\": 180.71300000000002, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.180595\", \"0.180713\", \"0.179948\", \"0.179948 0.180713 0.181124\", \"0.000597\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.34013085717117497, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"value\": 176.179, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.176458\", \"0.176179\", \"0.175516\", \"0.175516 0.176179 0.177681\", \"0.001109\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.3935255180205509, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_SingleTask\", \"value\": 978.952, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_SingleTask\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"0.978404\", \"0.978952\", \"0.975870\", \"0.975870 0.978952 0.980390\", \"0.002309\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 11.436517928693679, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_SingleTask\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_BasicParallelFor\", \"value\": 1006.29, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_BasicParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"1.008160\", \"1.006290\", \"1.002933\", \"1.002933 1.006290 1.015255\", \"0.006370\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 8.727840588217337, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_BasicParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"value\": 1015.568, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"1.016206\", \"1.015568\", \"1.014061\", \"1.014061 1.015568 1.018989\", \"0.002525\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 8.119208520539383, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"value\": 978.637, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"0.979634\", \"0.978637\", \"0.973013\", \"0.973013 0.978637 0.987251\", \"0.007171\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 18.19629668366624, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"value\": 21.323, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.022341\", \"0.021323\", \"0.021287\", \"0.021287 0.021323 0.024415\", \"0.001796\", \"5.872157\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.3931712236559426, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"value\": 21.329, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021340\", \"0.021329\", \"0.021104\", \"0.021104 0.021329 0.021588\", \"0.000242\", \"5.923060\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2788301952403609, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"value\": 21.584, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021732\", \"0.021584\", \"0.021092\", \"0.021092 0.021584 0.022520\", \"0.000725\", \"5.926371\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.18005961975597543, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"value\": 17.685, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.017655\", \"0.017685\", \"0.017532\", \"0.017532 0.017685 0.017747\", \"0.000111\", \"7.129712\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.06738998971869496, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"value\": 20.035, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.020133\", \"0.020035\", \"0.019887\", \"0.019887 0.020035 0.020477\", \"0.000307\", \"6.285555\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.3202120824981117, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"value\": 19.997999999999998, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019973\", \"0.019998\", \"0.019912\", \"0.019912 0.019998 0.020010\", \"0.000054\", \"6.277750\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2511628669096725, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"value\": 22.495, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.022384\", \"0.022495\", \"0.022070\", \"0.022070 0.022495 0.022586\", \"0.000275\", \"5.663832\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.42003604342696255, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"value\": 21.279, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021133\", \"0.021279\", \"0.020840\", \"0.020840 0.021279 0.021281\", \"0.000254\", \"5.998035\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.24207333599552008, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"value\": 21.683, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021664\", \"0.021683\", \"0.021520\", \"0.021520 0.021683 0.021788\", \"0.000135\", \"5.808477\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.34631091521925833, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"value\": 17.862, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.017999\", \"0.017862\", \"0.017842\", \"0.017842 0.017862 0.018293\", \"0.000254\", \"7.005821\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.30224415259484816, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"value\": 19.932, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019921\", \"0.019932\", \"0.019867\", \"0.019867 0.019932 0.019964\", \"0.000049\", \"6.291772\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.0640679048242668, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"value\": 19.933, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019942\", \"0.019933\", \"0.019896\", \"0.019896 0.019933 0.019996\", \"0.000051\", \"6.282800\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.032972715993681255, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_int32_4096\", \"value\": 85.18199999999999, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/local_mem\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/LocalMem_multi.csv\", \"--size=10240000\"], \"env\": {}, \"stdout\": [\"MicroBench_LocalMem_int32_4096\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"10240000\", \"0.085206\", \"0.085182\", \"0.085054\", \"0.085054 0.085182 0.085381\", \"0.000165\", \"3668.274460\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"312.000000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.07076015828133993, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_int32_4096\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_fp32_4096\", \"value\": 85.231, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/local_mem\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/LocalMem_multi.csv\", \"--size=10240000\"], \"env\": {}, \"stdout\": [\"MicroBench_LocalMem_fp32_4096\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"10240000\", \"0.085126\", \"0.085231\", \"0.084896\", \"0.084896 0.085231 0.085251\", \"0.000199\", \"3675.068620\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"312.000000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.05828664798504786, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_fp32_4096\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int32\", \"value\": 6.698, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.007369\", \"0.006698\", \"0.005555\", \"0.005555 0.006698 0.009855\", \"0.002227\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.8901829567165233, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int64\", \"value\": 9.134, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.008575\", \"0.009134\", \"0.006038\", \"0.006038 0.009134 0.010555\", \"0.002309\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.3818171464632427, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_fp32\", \"value\": 13.657, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.013341\", \"0.013657\", \"0.011190\", \"0.011190 0.013657 0.015177\", \"0.002012\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.0372346873712344, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int32\", \"value\": 20.668, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.026553\", \"0.020668\", \"0.014726\", \"0.014726 0.020668 0.044263\", \"0.015623\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 3.023097252818705, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int64\", \"value\": 32.717999999999996, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.032130\", \"0.032718\", \"0.025315\", \"0.025315 0.032718 0.038358\", \"0.006541\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 4.583823929666345, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_fp32\", \"value\": 52.657000000000004, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.051655\", \"0.052657\", \"0.049557\", \"0.049557 0.052657 0.052753\", \"0.001818\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 19.314854853914326, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int16\", \"value\": 13.837, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int16\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.014262\", \"0.013837\", \"0.012890\", \"0.012890 0.013837 0.016060\", \"0.001627\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.06621537729618544, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int16\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int32\", \"value\": 6.098, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.006916\", \"0.006098\", \"0.004726\", \"0.004726 0.006098 0.009923\", \"0.002693\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.3425103661921327, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int64\", \"value\": 14.859, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.015640\", \"0.014859\", \"0.011758\", \"0.011758 0.014859 0.020301\", \"0.004325\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.909325185153257, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_fp32\", \"value\": 18.351, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.018363\", \"0.018351\", \"0.018350\", \"0.018350 0.018351 0.018386\", \"0.000020\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.007300684899378071, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int16\", \"value\": 40.658, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int16\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.058926\", \"0.040658\", \"0.026204\", \"0.026204 0.040658 0.109916\", \"0.044746\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.5554463938388414, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int16\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int32\", \"value\": 18.868, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.020523\", \"0.018868\", \"0.017883\", \"0.017883 0.018868 0.024817\", \"0.003751\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.5385680677837891, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int64\", \"value\": 57.498, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.056686\", \"0.057498\", \"0.041048\", \"0.041048 0.057498 0.071513\", \"0.015249\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 7.308171965548016, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_fp32\", \"value\": 100.245, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.101506\", \"0.100245\", \"0.100243\", \"0.100243 0.100245 0.104029\", \"0.002185\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.06389015871753964, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_device\", \"value\": 35.301, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_device\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.034795\", \"0.035301\", \"0.033749\", \"0.033749 0.035301 0.035334\", \"0.000906\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.1825650738315225, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_device\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_host\", \"value\": 306.379, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_host\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.306383\", \"0.306379\", \"0.306241\", \"0.306241 0.306379 0.306531\", \"0.000145\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2368956596719765, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_host\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_shared\", \"value\": 306.24800000000005, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_shared\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.306369\", \"0.306248\", \"0.306103\", \"0.306103 0.306248 0.306756\", \"0.000343\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.4088074759357448, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_shared\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_int32\", \"value\": 3.1020000000000003, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.003097\", \"0.003102\", \"0.003066\", \"0.003066 0.003102 0.003122\", \"0.000029\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.058913334249395106, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_int64\", \"value\": 4.1419999999999995, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.004189\", \"0.004142\", \"0.004065\", \"0.004065 0.004142 0.004360\", \"0.000153\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.04249201605680098, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_fp32\", \"value\": 5.322, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.005128\", \"0.005322\", \"0.004372\", \"0.004372 0.005322 0.005690\", \"0.000680\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.7300619777827895, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench 2mm Polybench_2mm\", \"value\": 8.471, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/2mm\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/2mm.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"Polybench_2mm\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.008492\", \"0.008471\", \"0.008447\", \"0.008447 0.008471 0.008558\", \"0.000059\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.015692354826475026, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench 2mm Polybench_2mm\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench 3mm Polybench_3mm\", \"value\": 11.063, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/3mm\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/3mm.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"Polybench_3mm\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.010927\", \"0.011063\", \"0.010376\", \"0.010376 0.011063 0.011342\", \"0.000497\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.762759027041525, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench 3mm Polybench_3mm\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Atax Polybench_Atax\", \"value\": 10.127, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/atax\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Atax.csv\", \"--size=8192\"], \"env\": {}, \"stdout\": [\"Polybench_Atax\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"8192\", \"0.010157\", \"0.010127\", \"0.009719\", \"0.009719 0.010127 0.010624\", \"0.000453\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.830612807231502, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Atax Polybench_Atax\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench MolecularDynamics MolecularDynamics\", \"value\": 0.027, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/mol_dyn\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/MolecularDynamics.csv\", \"--size=8196\"], \"env\": {}, \"stdout\": [\"MolecularDynamics\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"8196\", \"0.000037\", \"0.000027\", \"0.000026\", \"0.000026 0.000027 0.000058\", \"0.000018\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.003484660262185848, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench MolecularDynamics MolecularDynamics\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Prompt Processing Batched 2048\", \"value\": 3341.07529, \"command\": [\"/home/test-user/ur_bench_workdir/llamacpp-build/bin/llama-bench\", \"--output\", \"csv\", \"-n\", \"128\", \"-p\", \"512\", \"-pg\", \"0,0\", \"-sm\", \"none\", \"-ngl\", \"99\", \"--numa\", \"isolate\", \"-t\", \"8\", \"--mmap\", \"0\", \"--model\", \"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\"], \"env\": {}, \"stdout\": \"build_commit,build_number,cpu_info,gpu_info,backends,model_filename,model_type,model_size,model_n_params,n_batch,n_ubatch,n_threads,cpu_mask,cpu_strict,poll,type_k,type_v,n_gpu_layers,split_mode,main_gpu,no_kv_offload,flash_attn,tensor_split,use_mmap,embeddings,n_prompt,n_gen,test_time,avg_ns,stddev_ns,avg_ts,stddev_ts\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"512\\\",\\\"0\\\",\\\"2025-04-13T01:29:57Z\\\",\\\"153244172\\\",\\\"135127\\\",\\\"3341.075290\\\",\\\"2.938581\\\"\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"128\\\",\\\"2025-04-13T01:29:58Z\\\",\\\"1019052246\\\",\\\"27183170\\\",\\\"125.676371\\\",\\\"3.255454\\\"\\n\", \"passed\": true, \"unit\": \"token/s\", \"explicit_group\": \"\", \"stddev\": 0.42926374274150536, \"git_url\": \"https://github.com/ggerganov/llama.cpp\", \"git_hash\": \"916c83bfe7f8b08ada609c3b8e583cf5301e594b\", \"name\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Prompt Processing Batched 2048\", \"lower_is_better\": false, \"suite\": \"llama.cpp bench\"}, {\"label\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Text Generation Batched 2048\", \"value\": 125.390203, \"command\": [\"/home/test-user/ur_bench_workdir/llamacpp-build/bin/llama-bench\", \"--output\", \"csv\", \"-n\", \"128\", \"-p\", \"512\", \"-pg\", \"0,0\", \"-sm\", \"none\", \"-ngl\", \"99\", \"--numa\", \"isolate\", \"-t\", \"8\", \"--mmap\", \"0\", \"--model\", \"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\"], \"env\": {}, \"stdout\": \"build_commit,build_number,cpu_info,gpu_info,backends,model_filename,model_type,model_size,model_n_params,n_batch,n_ubatch,n_threads,cpu_mask,cpu_strict,poll,type_k,type_v,n_gpu_layers,split_mode,main_gpu,no_kv_offload,flash_attn,tensor_split,use_mmap,embeddings,n_prompt,n_gen,test_time,avg_ns,stddev_ns,avg_ts,stddev_ts\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"512\\\",\\\"0\\\",\\\"2025-04-13T01:29:43Z\\\",\\\"153242662\\\",\\\"290763\\\",\\\"3341.115701\\\",\\\"6.316879\\\"\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"128\\\",\\\"2025-04-13T01:29:44Z\\\",\\\"1021784691\\\",\\\"35663567\\\",\\\"125.390203\\\",\\\"4.269425\\\"\\n\", \"passed\": true, \"unit\": \"token/s\", \"explicit_group\": \"\", \"stddev\": 1.859659790991981, \"git_url\": \"https://github.com/ggerganov/llama.cpp\", \"git_hash\": \"916c83bfe7f8b08ada609c3b8e583cf5301e594b\", \"name\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Text Generation Batched 2048\", \"lower_is_better\": false, \"suite\": \"llama.cpp bench\"}], \"name\": \"Baseline_BMG_L0v2\", \"hostname\": \"sdp\", \"git_hash\": \"92121c9d5b\", \"github_repo\": \"intel/llvm\", \"date\": \"2025-04-13T01:30:05.086722+00:00\", \"compute_runtime\": \"25.09.32961.8\"}"