// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "01/19/2025 00:02:02"

// 
// Device: Altera EP4CGX30CF23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CYY_final (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	set,
	f_com,
	a,
	b,
	cop,
	sno,
	rr,
	priznak,
	sko,
	RA,
	CK,
	RK,
	s_out,
	data_in_OP,
	address_OP,
	wr_en_OP,
	data_out_OP,
	address_a_RP,
	wr_en_a_RP,
	address_b_RP,
	q_a,
	q_b);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	set;
output 	[1:0] f_com;
output 	[7:0] a;
output 	[7:0] b;
output 	cop;
output 	sno;
output 	[15:0] rr;
output 	[1:0] priznak;
output 	sko;
output 	[7:0] RA;
output 	[7:0] CK;
output 	[7:0] RK;
output 	[2:0] s_out;
output 	[7:0] data_in_OP;
output 	[7:0] address_OP;
output 	wr_en_OP;
output 	[7:0] data_out_OP;
output 	[2:0] address_a_RP;
output 	wr_en_a_RP;
output 	[2:0] address_b_RP;
output 	[7:0] q_a;
output 	[7:0] q_b;

// Design Ports Information
// f_com[0]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f_com[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[7]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cop	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sno	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[0]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[3]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[4]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[5]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[6]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[9]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[10]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[11]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[12]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[13]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[14]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr[15]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// priznak[0]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// priznak[1]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sko	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[1]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[2]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[4]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[5]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[6]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[7]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CK[0]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CK[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CK[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CK[3]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CK[4]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CK[5]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CK[6]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CK[7]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RK[0]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RK[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RK[2]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RK[3]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RK[4]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RK[5]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RK[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RK[7]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_out[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_out[1]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_out[2]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_OP[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_OP[1]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_OP[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_OP[3]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_OP[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_OP[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_OP[6]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_OP[7]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_OP[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_OP[1]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_OP[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_OP[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_OP[4]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_OP[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_OP[6]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_OP[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_en_OP	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_OP[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_OP[1]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_OP[2]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_OP[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_OP[4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_OP[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_OP[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_OP[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a_RP[0]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a_RP[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a_RP[2]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_en_a_RP	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b_RP[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b_RP[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b_RP[2]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[0]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[3]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[4]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[0]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[3]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[7]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// set	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ;
wire \~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~6_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \wr_en_a_RP~2_combout ;
wire \address_OP~1_combout ;
wire \Add0~5_combout ;
wire \Add0~4_combout ;
wire \Add0~3_combout ;
wire \Add0~1_combout ;
wire \CK[0]~9 ;
wire \CK[1]~11_combout ;
wire \set~input_o ;
wire \set~inputclkctrl_outclk ;
wire \CK[6]~10_combout ;
wire \CK[1]~reg0_q ;
wire \CK[1]~12 ;
wire \CK[2]~14 ;
wire \CK[3]~15_combout ;
wire \CK[3]~reg0_q ;
wire \CK[3]~16 ;
wire \CK[4]~17_combout ;
wire \CK[4]~reg0_q ;
wire \CK[4]~18 ;
wire \CK[5]~19_combout ;
wire \CK[5]~reg0_q ;
wire \a~3_combout ;
wire \Comp_AY|Selector1~2_combout ;
wire \Comp_AY|Mux12~0_combout ;
wire \Comp_AY|q[3]~13_combout ;
wire \Comp_AY|q[2]~14_combout ;
wire \Comp_AY|q[1]~15_combout ;
wire \a~4_combout ;
wire \Comp_AY|Mux11~0_combout ;
wire \Comp_AY|q[4]~12_combout ;
wire \Comp_AY|Add1~7 ;
wire \Comp_AY|Add1~8_combout ;
wire \Comp_AY|q[5]~11_combout ;
wire \a~5_combout ;
wire \Comp_AY|Mux10~0_combout ;
wire \Comp_AY|Add1~9 ;
wire \Comp_AY|Add1~10_combout ;
wire \Comp_AY|rr[4]~27 ;
wire \Comp_AY|rr[5]~28_combout ;
wire \Comp_AY|Equal4~1_combout ;
wire \Comp_AY|q[6]~10_combout ;
wire \Comp_AY|q[7]~9_combout ;
wire \a~7_combout ;
wire \Comp_AY|Mux0~0_combout ;
wire \Comp_AY|Add1~11 ;
wire \Comp_AY|Add1~13 ;
wire \Comp_AY|Add1~14_combout ;
wire \Comp_AY|rr[5]~29 ;
wire \Comp_AY|rr[6]~31 ;
wire \Comp_AY|rr[7]~32_combout ;
wire \Comp_AY|rr[15]~18_combout ;
wire \Comp_AY|Selector4~1_combout ;
wire \Comp_AY|rr[15]~19_combout ;
wire \a~6_combout ;
wire \Comp_AY|Mux9~0_combout ;
wire \Comp_AY|Add1~12_combout ;
wire \Comp_AY|rr[6]~30_combout ;
wire \Comp_AY|q[8]~8_combout ;
wire \Comp_AY|Add1~15 ;
wire \Comp_AY|Add1~16_combout ;
wire \Comp_AY|rr[7]~33 ;
wire \Comp_AY|rr[8]~34_combout ;
wire \Comp_AY|Equal4~0_combout ;
wire \Comp_AY|Equal4~2_combout ;
wire \Comp_AY|Selector4~0_combout ;
wire \a~0_combout ;
wire \Comp_AY|Mux15~0_combout ;
wire \Comp_AY|Add1~0_combout ;
wire \Comp_AY|rr[0]~17 ;
wire \Comp_AY|rr[1]~21 ;
wire \Comp_AY|rr[2]~23 ;
wire \Comp_AY|rr[3]~25 ;
wire \Comp_AY|rr[4]~26_combout ;
wire \Comp_AY|RB~1_combout ;
wire \Comp_AY|q[0]~0_combout ;
wire \Comp_AY|Add1~1 ;
wire \Comp_AY|Add1~3 ;
wire \Comp_AY|Add1~5 ;
wire \Comp_AY|Add1~6_combout ;
wire \Comp_AY|rr[3]~24_combout ;
wire \Comp_AY|RB~6_combout ;
wire \Comp_AY|RB~5_combout ;
wire \Comp_AY|RB~4_combout ;
wire \Comp_AY|RB~3_combout ;
wire \Comp_AY|RB~2_combout ;
wire \Comp_AY|RB~0_combout ;
wire \Comp_AY|y[4]~0_combout ;
wire \a~2_combout ;
wire \Comp_AY|Mux13~0_combout ;
wire \Comp_AY|Add1~4_combout ;
wire \Comp_AY|rr[2]~22_combout ;
wire \IA[0]~1 ;
wire \IA[1]~3 ;
wire \IA[2]~5 ;
wire \IA[3]~7 ;
wire \IA[4]~9 ;
wire \IA[5]~10_combout ;
wire \RA[0]~8_combout ;
wire \IA[0]~0_combout ;
wire \RA[6]~10_combout ;
wire \RA[0]~reg0_q ;
wire \RA[0]~9 ;
wire \RA[1]~11_combout ;
wire \RA[1]~reg0_q ;
wire \RA[1]~12 ;
wire \RA[2]~13_combout ;
wire \IA[2]~4_combout ;
wire \RA[2]~reg0_q ;
wire \RA[2]~14 ;
wire \RA[3]~15_combout ;
wire \RA[3]~reg0_q ;
wire \RA[3]~16 ;
wire \RA[4]~17_combout ;
wire \RA[4]~reg0_q ;
wire \RA[4]~18 ;
wire \RA[5]~19_combout ;
wire \RA[5]~reg0_q ;
wire \address_OP~11_combout ;
wire \address_OP~12_combout ;
wire \IA[5]~11 ;
wire \IA[6]~12_combout ;
wire \RA[5]~20 ;
wire \RA[6]~21_combout ;
wire \RA[6]~reg0_q ;
wire \address_OP~13_combout ;
wire \CK[5]~20 ;
wire \CK[6]~21_combout ;
wire \CK[6]~reg0_q ;
wire \address_OP~14_combout ;
wire \IA[6]~13 ;
wire \IA[7]~14_combout ;
wire \RA[6]~22 ;
wire \RA[7]~23_combout ;
wire \RA[7]~reg0_q ;
wire \address_OP~15_combout ;
wire \CK[6]~22 ;
wire \CK[7]~23_combout ;
wire \CK[7]~reg0_q ;
wire \address_OP~16_combout ;
wire \Comp_AY|q[9]~7_combout ;
wire \Comp_AY|Add1~17 ;
wire \Comp_AY|Add1~18_combout ;
wire \Comp_AY|rr[8]~35 ;
wire \Comp_AY|rr[9]~36_combout ;
wire \data_in_OP~1_combout ;
wire \Comp_AY|q[10]~6_combout ;
wire \Comp_AY|Add1~19 ;
wire \Comp_AY|Add1~20_combout ;
wire \Comp_AY|rr[9]~37 ;
wire \Comp_AY|rr[10]~38_combout ;
wire \data_in_OP~2_combout ;
wire \Comp_AY|q[11]~5_combout ;
wire \Comp_AY|Add1~21 ;
wire \Comp_AY|Add1~22_combout ;
wire \Comp_AY|rr[10]~39 ;
wire \Comp_AY|rr[11]~40_combout ;
wire \data_in_OP~3_combout ;
wire \Comp_AY|q[12]~4_combout ;
wire \Comp_AY|Add1~23 ;
wire \Comp_AY|Add1~24_combout ;
wire \Comp_AY|rr[11]~41 ;
wire \Comp_AY|rr[12]~42_combout ;
wire \data_in_OP~4_combout ;
wire \Comp_AY|q[13]~3_combout ;
wire \Comp_AY|Add1~25 ;
wire \Comp_AY|Add1~26_combout ;
wire \Comp_AY|rr[12]~43 ;
wire \Comp_AY|rr[13]~44_combout ;
wire \data_in_OP~5_combout ;
wire \Comp_AY|q[14]~2_combout ;
wire \Comp_AY|Add1~27 ;
wire \Comp_AY|Add1~28_combout ;
wire \Comp_AY|rr[13]~45 ;
wire \Comp_AY|rr[14]~46_combout ;
wire \data_in_OP~6_combout ;
wire \Comp_AY|Add1~29 ;
wire \Comp_AY|Add1~30_combout ;
wire \Comp_AY|rr[14]~47 ;
wire \Comp_AY|rr[15]~48_combout ;
wire \data_in_OP~7_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \RK[1]~reg0_q ;
wire \IA[4]~8_combout ;
wire \address_OP~9_combout ;
wire \address_OP~10_combout ;
wire \RK[5]~reg0_q ;
wire \IA[3]~6_combout ;
wire \address_OP~7_combout ;
wire \address_OP~8_combout ;
wire \RK[2]~reg0_q ;
wire \Add0~2_combout ;
wire \CK[2]~13_combout ;
wire \CK[2]~reg0_q ;
wire \address_OP~5_combout ;
wire \address_OP~6_combout ;
wire \RK[4]~reg0_q ;
wire \IA[1]~2_combout ;
wire \address_OP~3_combout ;
wire \address_OP~4_combout ;
wire \RK[0]~reg0_q ;
wire \Add0~0_combout ;
wire \CK[0]~8_combout ;
wire \CK[0]~reg0_q ;
wire \address_OP~0_combout ;
wire \address_OP~2_combout ;
wire \RK[3]~reg0_q ;
wire \Comp_AY|Mux14~0_combout ;
wire \a~1_combout ;
wire \Comp_AY|Mux14~1_combout ;
wire \Comp_AY|Add1~2_combout ;
wire \Comp_AY|rr[1]~20_combout ;
wire \Comp_AY|pr[1]~0_combout ;
wire \Comp_AY|Equal3~1_combout ;
wire \Comp_AY|pr[1]~1_combout ;
wire \Comp_AY|state.s3~q ;
wire \Comp_AY|Selector2~1_combout ;
wire \Comp_AY|Equal3~0_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \state.s6~q ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~2_combout ;
wire \state.s0~q ;
wire \state.s1~0_combout ;
wire \state.s1~q ;
wire \incr_CK~0_combout ;
wire \state.s2~q ;
wire \Selector1~0_combout ;
wire \state.s3~q ;
wire \Comp_AY|Selector0~0_combout ;
wire \Comp_AY|state.s0~q ;
wire \Comp_AY|Selector1~3_combout ;
wire \Comp_AY|state.s1~q ;
wire \Comp_AY|q[15]~1_combout ;
wire \Comp_AY|Add1~31 ;
wire \Comp_AY|Add1~32_combout ;
wire \Comp_AY|rr[0]~16_combout ;
wire \data_in_OP~0_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \RK[6]~reg0_q ;
wire \Comp_AY|i[2]~0_combout ;
wire \state.s3~clkctrl_outclk ;
wire \Comp_AY|state.s2~q ;
wire \Comp_AY|i[1]~1_combout ;
wire \Comp_AY|Selector2~0_combout ;
wire \Comp_AY|i[0]~2_combout ;
wire \Comp_AY|Equal2~0_combout ;
wire \Comp_AY|state.s4~q ;
wire \Comp_AY|sko~0_combout ;
wire \Selector2~0_combout ;
wire \state.s4~q ;
wire \wr_en_OP~0_combout ;
wire \state.s5~q ;
wire \wr_en_OP~1_combout ;
wire \RK[7]~reg0_q ;
wire \Equal4~0_combout ;
wire \s_out~0_combout ;
wire \s_out~1_combout ;
wire \s_out~2_combout ;
wire \s_out~3_combout ;
wire \s_out~4_combout ;
wire \altera_internal_jtag~TDO ;
wire [7:0] \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [1:0] \Comp_AY|priznak ;
wire [7:0] \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [3:0] \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [7:0] \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [2:0] \Comp_AY|i ;
wire [7:0] \Comp_RP|altsyncram_component|auto_generated|q_a ;
wire [15:0] \Comp_AY|rr ;
wire [7:0] \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \Comp_RP|altsyncram_component|auto_generated|q_b ;
wire [7:0] \Comp_AY|RB ;
wire [3:0] \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [7:0] \Comp_AY|RA ;
wire [3:0] \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;

wire [17:0] \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;

assign \Comp_RP|altsyncram_component|auto_generated|q_a [0] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \Comp_RP|altsyncram_component|auto_generated|q_a [1] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \Comp_RP|altsyncram_component|auto_generated|q_a [2] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \Comp_RP|altsyncram_component|auto_generated|q_a [3] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \Comp_RP|altsyncram_component|auto_generated|q_a [4] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \Comp_RP|altsyncram_component|auto_generated|q_a [5] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \Comp_RP|altsyncram_component|auto_generated|q_a [6] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \Comp_RP|altsyncram_component|auto_generated|q_a [7] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \Comp_RP|altsyncram_component|auto_generated|q_b [0] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Comp_RP|altsyncram_component|auto_generated|q_b [1] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Comp_RP|altsyncram_component|auto_generated|q_b [2] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Comp_RP|altsyncram_component|auto_generated|q_b [3] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Comp_RP|altsyncram_component|auto_generated|q_b [4] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Comp_RP|altsyncram_component|auto_generated|q_b [5] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Comp_RP|altsyncram_component|auto_generated|q_b [6] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Comp_RP|altsyncram_component|auto_generated|q_b [7] = \Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];

assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X70_Y67_N2
cycloneiv_io_obuf \f_com[0]~output (
	.i(!\Equal4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(f_com[0]),
	.obar());
// synopsys translate_off
defparam \f_com[0]~output .bus_hold = "false";
defparam \f_com[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y67_N2
cycloneiv_io_obuf \f_com[1]~output (
	.i(\RK[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(f_com[1]),
	.obar());
// synopsys translate_off
defparam \f_com[1]~output .bus_hold = "false";
defparam \f_com[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y67_N2
cycloneiv_io_obuf \a[0]~output (
	.i(\a~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a[0]),
	.obar());
// synopsys translate_off
defparam \a[0]~output .bus_hold = "false";
defparam \a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y67_N9
cycloneiv_io_obuf \a[1]~output (
	.i(\a~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a[1]),
	.obar());
// synopsys translate_off
defparam \a[1]~output .bus_hold = "false";
defparam \a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneiv_io_obuf \a[2]~output (
	.i(\a~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a[2]),
	.obar());
// synopsys translate_off
defparam \a[2]~output .bus_hold = "false";
defparam \a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y67_N16
cycloneiv_io_obuf \a[3]~output (
	.i(\a~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a[3]),
	.obar());
// synopsys translate_off
defparam \a[3]~output .bus_hold = "false";
defparam \a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y52_N2
cycloneiv_io_obuf \a[4]~output (
	.i(\a~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a[4]),
	.obar());
// synopsys translate_off
defparam \a[4]~output .bus_hold = "false";
defparam \a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y67_N9
cycloneiv_io_obuf \a[5]~output (
	.i(\a~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a[5]),
	.obar());
// synopsys translate_off
defparam \a[5]~output .bus_hold = "false";
defparam \a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y67_N16
cycloneiv_io_obuf \a[6]~output (
	.i(\a~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a[6]),
	.obar());
// synopsys translate_off
defparam \a[6]~output .bus_hold = "false";
defparam \a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y55_N9
cycloneiv_io_obuf \a[7]~output (
	.i(\a~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a[7]),
	.obar());
// synopsys translate_off
defparam \a[7]~output .bus_hold = "false";
defparam \a[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
cycloneiv_io_obuf \b[0]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[0]),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y63_N2
cycloneiv_io_obuf \b[1]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[1]),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N16
cycloneiv_io_obuf \b[2]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[2]),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y67_N9
cycloneiv_io_obuf \b[3]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[3]),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N9
cycloneiv_io_obuf \b[4]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[4]),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N9
cycloneiv_io_obuf \b[5]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[5]),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N23
cycloneiv_io_obuf \b[6]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[6]),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y67_N2
cycloneiv_io_obuf \b[7]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[7]),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y59_N2
cycloneiv_io_obuf \cop~output (
	.i(\RK[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cop),
	.obar());
// synopsys translate_off
defparam \cop~output .bus_hold = "false";
defparam \cop~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y67_N2
cycloneiv_io_obuf \sno~output (
	.i(\state.s3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sno),
	.obar());
// synopsys translate_off
defparam \sno~output .bus_hold = "false";
defparam \sno~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y52_N9
cycloneiv_io_obuf \rr[0]~output (
	.i(\Comp_AY|rr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[0]),
	.obar());
// synopsys translate_off
defparam \rr[0]~output .bus_hold = "false";
defparam \rr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y50_N2
cycloneiv_io_obuf \rr[1]~output (
	.i(\Comp_AY|rr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[1]),
	.obar());
// synopsys translate_off
defparam \rr[1]~output .bus_hold = "false";
defparam \rr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y49_N9
cycloneiv_io_obuf \rr[2]~output (
	.i(\Comp_AY|rr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[2]),
	.obar());
// synopsys translate_off
defparam \rr[2]~output .bus_hold = "false";
defparam \rr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y49_N2
cycloneiv_io_obuf \rr[3]~output (
	.i(\Comp_AY|rr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[3]),
	.obar());
// synopsys translate_off
defparam \rr[3]~output .bus_hold = "false";
defparam \rr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y53_N9
cycloneiv_io_obuf \rr[4]~output (
	.i(\Comp_AY|rr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[4]),
	.obar());
// synopsys translate_off
defparam \rr[4]~output .bus_hold = "false";
defparam \rr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y49_N16
cycloneiv_io_obuf \rr[5]~output (
	.i(\Comp_AY|rr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[5]),
	.obar());
// synopsys translate_off
defparam \rr[5]~output .bus_hold = "false";
defparam \rr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y67_N2
cycloneiv_io_obuf \rr[6]~output (
	.i(\Comp_AY|rr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[6]),
	.obar());
// synopsys translate_off
defparam \rr[6]~output .bus_hold = "false";
defparam \rr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y67_N9
cycloneiv_io_obuf \rr[7]~output (
	.i(\Comp_AY|rr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[7]),
	.obar());
// synopsys translate_off
defparam \rr[7]~output .bus_hold = "false";
defparam \rr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y67_N9
cycloneiv_io_obuf \rr[8]~output (
	.i(\Comp_AY|rr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[8]),
	.obar());
// synopsys translate_off
defparam \rr[8]~output .bus_hold = "false";
defparam \rr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y67_N23
cycloneiv_io_obuf \rr[9]~output (
	.i(\Comp_AY|rr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[9]),
	.obar());
// synopsys translate_off
defparam \rr[9]~output .bus_hold = "false";
defparam \rr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y47_N2
cycloneiv_io_obuf \rr[10]~output (
	.i(\Comp_AY|rr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[10]),
	.obar());
// synopsys translate_off
defparam \rr[10]~output .bus_hold = "false";
defparam \rr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y67_N23
cycloneiv_io_obuf \rr[11]~output (
	.i(\Comp_AY|rr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[11]),
	.obar());
// synopsys translate_off
defparam \rr[11]~output .bus_hold = "false";
defparam \rr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y67_N16
cycloneiv_io_obuf \rr[12]~output (
	.i(\Comp_AY|rr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[12]),
	.obar());
// synopsys translate_off
defparam \rr[12]~output .bus_hold = "false";
defparam \rr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y46_N16
cycloneiv_io_obuf \rr[13]~output (
	.i(\Comp_AY|rr [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[13]),
	.obar());
// synopsys translate_off
defparam \rr[13]~output .bus_hold = "false";
defparam \rr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y67_N9
cycloneiv_io_obuf \rr[14]~output (
	.i(\Comp_AY|rr [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[14]),
	.obar());
// synopsys translate_off
defparam \rr[14]~output .bus_hold = "false";
defparam \rr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y67_N2
cycloneiv_io_obuf \rr[15]~output (
	.i(\Comp_AY|rr [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rr[15]),
	.obar());
// synopsys translate_off
defparam \rr[15]~output .bus_hold = "false";
defparam \rr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y47_N9
cycloneiv_io_obuf \priznak[0]~output (
	.i(\Comp_AY|priznak [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(priznak[0]),
	.obar());
// synopsys translate_off
defparam \priznak[0]~output .bus_hold = "false";
defparam \priznak[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y55_N2
cycloneiv_io_obuf \priznak[1]~output (
	.i(\Comp_AY|priznak [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(priznak[1]),
	.obar());
// synopsys translate_off
defparam \priznak[1]~output .bus_hold = "false";
defparam \priznak[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y53_N2
cycloneiv_io_obuf \sko~output (
	.i(!\Comp_AY|sko~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sko),
	.obar());
// synopsys translate_off
defparam \sko~output .bus_hold = "false";
defparam \sko~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N9
cycloneiv_io_obuf \RA[0]~output (
	.i(\RA[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA[0]),
	.obar());
// synopsys translate_off
defparam \RA[0]~output .bus_hold = "false";
defparam \RA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y44_N9
cycloneiv_io_obuf \RA[1]~output (
	.i(\RA[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA[1]),
	.obar());
// synopsys translate_off
defparam \RA[1]~output .bus_hold = "false";
defparam \RA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y21_N2
cycloneiv_io_obuf \RA[2]~output (
	.i(\RA[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA[2]),
	.obar());
// synopsys translate_off
defparam \RA[2]~output .bus_hold = "false";
defparam \RA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y23_N9
cycloneiv_io_obuf \RA[3]~output (
	.i(\RA[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA[3]),
	.obar());
// synopsys translate_off
defparam \RA[3]~output .bus_hold = "false";
defparam \RA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y26_N2
cycloneiv_io_obuf \RA[4]~output (
	.i(\RA[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA[4]),
	.obar());
// synopsys translate_off
defparam \RA[4]~output .bus_hold = "false";
defparam \RA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y26_N9
cycloneiv_io_obuf \RA[5]~output (
	.i(\RA[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA[5]),
	.obar());
// synopsys translate_off
defparam \RA[5]~output .bus_hold = "false";
defparam \RA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y20_N9
cycloneiv_io_obuf \RA[6]~output (
	.i(\RA[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA[6]),
	.obar());
// synopsys translate_off
defparam \RA[6]~output .bus_hold = "false";
defparam \RA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y20_N2
cycloneiv_io_obuf \RA[7]~output (
	.i(\RA[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RA[7]),
	.obar());
// synopsys translate_off
defparam \RA[7]~output .bus_hold = "false";
defparam \RA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y50_N9
cycloneiv_io_obuf \CK[0]~output (
	.i(\CK[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CK[0]),
	.obar());
// synopsys translate_off
defparam \CK[0]~output .bus_hold = "false";
defparam \CK[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N16
cycloneiv_io_obuf \CK[1]~output (
	.i(\CK[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CK[1]),
	.obar());
// synopsys translate_off
defparam \CK[1]~output .bus_hold = "false";
defparam \CK[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N9
cycloneiv_io_obuf \CK[2]~output (
	.i(\CK[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CK[2]),
	.obar());
// synopsys translate_off
defparam \CK[2]~output .bus_hold = "false";
defparam \CK[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y43_N2
cycloneiv_io_obuf \CK[3]~output (
	.i(\CK[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CK[3]),
	.obar());
// synopsys translate_off
defparam \CK[3]~output .bus_hold = "false";
defparam \CK[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y58_N9
cycloneiv_io_obuf \CK[4]~output (
	.i(\CK[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CK[4]),
	.obar());
// synopsys translate_off
defparam \CK[4]~output .bus_hold = "false";
defparam \CK[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y39_N9
cycloneiv_io_obuf \CK[5]~output (
	.i(\CK[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CK[5]),
	.obar());
// synopsys translate_off
defparam \CK[5]~output .bus_hold = "false";
defparam \CK[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y56_N2
cycloneiv_io_obuf \CK[6]~output (
	.i(\CK[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CK[6]),
	.obar());
// synopsys translate_off
defparam \CK[6]~output .bus_hold = "false";
defparam \CK[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N16
cycloneiv_io_obuf \CK[7]~output (
	.i(\CK[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CK[7]),
	.obar());
// synopsys translate_off
defparam \CK[7]~output .bus_hold = "false";
defparam \CK[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneiv_io_obuf \RK[0]~output (
	.i(\RK[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RK[0]),
	.obar());
// synopsys translate_off
defparam \RK[0]~output .bus_hold = "false";
defparam \RK[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y61_N9
cycloneiv_io_obuf \RK[1]~output (
	.i(\RK[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RK[1]),
	.obar());
// synopsys translate_off
defparam \RK[1]~output .bus_hold = "false";
defparam \RK[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y16_N9
cycloneiv_io_obuf \RK[2]~output (
	.i(\RK[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RK[2]),
	.obar());
// synopsys translate_off
defparam \RK[2]~output .bus_hold = "false";
defparam \RK[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y19_N9
cycloneiv_io_obuf \RK[3]~output (
	.i(\RK[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RK[3]),
	.obar());
// synopsys translate_off
defparam \RK[3]~output .bus_hold = "false";
defparam \RK[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y16_N2
cycloneiv_io_obuf \RK[4]~output (
	.i(\RK[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RK[4]),
	.obar());
// synopsys translate_off
defparam \RK[4]~output .bus_hold = "false";
defparam \RK[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y65_N16
cycloneiv_io_obuf \RK[5]~output (
	.i(\RK[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RK[5]),
	.obar());
// synopsys translate_off
defparam \RK[5]~output .bus_hold = "false";
defparam \RK[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y59_N9
cycloneiv_io_obuf \RK[6]~output (
	.i(\RK[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RK[6]),
	.obar());
// synopsys translate_off
defparam \RK[6]~output .bus_hold = "false";
defparam \RK[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y67_N2
cycloneiv_io_obuf \RK[7]~output (
	.i(\RK[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RK[7]),
	.obar());
// synopsys translate_off
defparam \RK[7]~output .bus_hold = "false";
defparam \RK[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y67_N23
cycloneiv_io_obuf \s_out[0]~output (
	.i(\s_out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_out[0]),
	.obar());
// synopsys translate_off
defparam \s_out[0]~output .bus_hold = "false";
defparam \s_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N23
cycloneiv_io_obuf \s_out[1]~output (
	.i(\s_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_out[1]),
	.obar());
// synopsys translate_off
defparam \s_out[1]~output .bus_hold = "false";
defparam \s_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N9
cycloneiv_io_obuf \s_out[2]~output (
	.i(!\s_out~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_out[2]),
	.obar());
// synopsys translate_off
defparam \s_out[2]~output .bus_hold = "false";
defparam \s_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N23
cycloneiv_io_obuf \data_in_OP[0]~output (
	.i(\data_in_OP~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_OP[0]),
	.obar());
// synopsys translate_off
defparam \data_in_OP[0]~output .bus_hold = "false";
defparam \data_in_OP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y17_N2
cycloneiv_io_obuf \data_in_OP[1]~output (
	.i(\data_in_OP~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_OP[1]),
	.obar());
// synopsys translate_off
defparam \data_in_OP[1]~output .bus_hold = "false";
defparam \data_in_OP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y67_N9
cycloneiv_io_obuf \data_in_OP[2]~output (
	.i(\data_in_OP~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_OP[2]),
	.obar());
// synopsys translate_off
defparam \data_in_OP[2]~output .bus_hold = "false";
defparam \data_in_OP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y46_N2
cycloneiv_io_obuf \data_in_OP[3]~output (
	.i(\data_in_OP~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_OP[3]),
	.obar());
// synopsys translate_off
defparam \data_in_OP[3]~output .bus_hold = "false";
defparam \data_in_OP[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N16
cycloneiv_io_obuf \data_in_OP[4]~output (
	.i(\data_in_OP~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_OP[4]),
	.obar());
// synopsys translate_off
defparam \data_in_OP[4]~output .bus_hold = "false";
defparam \data_in_OP[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N2
cycloneiv_io_obuf \data_in_OP[5]~output (
	.i(\data_in_OP~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_OP[5]),
	.obar());
// synopsys translate_off
defparam \data_in_OP[5]~output .bus_hold = "false";
defparam \data_in_OP[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N23
cycloneiv_io_obuf \data_in_OP[6]~output (
	.i(\data_in_OP~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_OP[6]),
	.obar());
// synopsys translate_off
defparam \data_in_OP[6]~output .bus_hold = "false";
defparam \data_in_OP[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N2
cycloneiv_io_obuf \data_in_OP[7]~output (
	.i(\data_in_OP~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_OP[7]),
	.obar());
// synopsys translate_off
defparam \data_in_OP[7]~output .bus_hold = "false";
defparam \data_in_OP[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N2
cycloneiv_io_obuf \address_OP[0]~output (
	.i(\address_OP~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_OP[0]),
	.obar());
// synopsys translate_off
defparam \address_OP[0]~output .bus_hold = "false";
defparam \address_OP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y39_N2
cycloneiv_io_obuf \address_OP[1]~output (
	.i(\address_OP~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_OP[1]),
	.obar());
// synopsys translate_off
defparam \address_OP[1]~output .bus_hold = "false";
defparam \address_OP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y67_N2
cycloneiv_io_obuf \address_OP[2]~output (
	.i(\address_OP~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_OP[2]),
	.obar());
// synopsys translate_off
defparam \address_OP[2]~output .bus_hold = "false";
defparam \address_OP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y42_N2
cycloneiv_io_obuf \address_OP[3]~output (
	.i(\address_OP~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_OP[3]),
	.obar());
// synopsys translate_off
defparam \address_OP[3]~output .bus_hold = "false";
defparam \address_OP[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y21_N9
cycloneiv_io_obuf \address_OP[4]~output (
	.i(\address_OP~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_OP[4]),
	.obar());
// synopsys translate_off
defparam \address_OP[4]~output .bus_hold = "false";
defparam \address_OP[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y41_N2
cycloneiv_io_obuf \address_OP[5]~output (
	.i(\address_OP~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_OP[5]),
	.obar());
// synopsys translate_off
defparam \address_OP[5]~output .bus_hold = "false";
defparam \address_OP[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y42_N9
cycloneiv_io_obuf \address_OP[6]~output (
	.i(\address_OP~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_OP[6]),
	.obar());
// synopsys translate_off
defparam \address_OP[6]~output .bus_hold = "false";
defparam \address_OP[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y67_N23
cycloneiv_io_obuf \address_OP[7]~output (
	.i(\address_OP~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_OP[7]),
	.obar());
// synopsys translate_off
defparam \address_OP[7]~output .bus_hold = "false";
defparam \address_OP[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N9
cycloneiv_io_obuf \wr_en_OP~output (
	.i(\wr_en_OP~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_en_OP),
	.obar());
// synopsys translate_off
defparam \wr_en_OP~output .bus_hold = "false";
defparam \wr_en_OP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y67_N2
cycloneiv_io_obuf \data_out_OP[0]~output (
	.i(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out_OP[0]),
	.obar());
// synopsys translate_off
defparam \data_out_OP[0]~output .bus_hold = "false";
defparam \data_out_OP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N9
cycloneiv_io_obuf \data_out_OP[1]~output (
	.i(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out_OP[1]),
	.obar());
// synopsys translate_off
defparam \data_out_OP[1]~output .bus_hold = "false";
defparam \data_out_OP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y46_N9
cycloneiv_io_obuf \data_out_OP[2]~output (
	.i(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out_OP[2]),
	.obar());
// synopsys translate_off
defparam \data_out_OP[2]~output .bus_hold = "false";
defparam \data_out_OP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y67_N9
cycloneiv_io_obuf \data_out_OP[3]~output (
	.i(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out_OP[3]),
	.obar());
// synopsys translate_off
defparam \data_out_OP[3]~output .bus_hold = "false";
defparam \data_out_OP[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y59_N16
cycloneiv_io_obuf \data_out_OP[4]~output (
	.i(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out_OP[4]),
	.obar());
// synopsys translate_off
defparam \data_out_OP[4]~output .bus_hold = "false";
defparam \data_out_OP[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y44_N2
cycloneiv_io_obuf \data_out_OP[5]~output (
	.i(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out_OP[5]),
	.obar());
// synopsys translate_off
defparam \data_out_OP[5]~output .bus_hold = "false";
defparam \data_out_OP[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y67_N16
cycloneiv_io_obuf \data_out_OP[6]~output (
	.i(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out_OP[6]),
	.obar());
// synopsys translate_off
defparam \data_out_OP[6]~output .bus_hold = "false";
defparam \data_out_OP[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N16
cycloneiv_io_obuf \data_out_OP[7]~output (
	.i(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out_OP[7]),
	.obar());
// synopsys translate_off
defparam \data_out_OP[7]~output .bus_hold = "false";
defparam \data_out_OP[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y19_N2
cycloneiv_io_obuf \address_a_RP[0]~output (
	.i(\RK[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a_RP[0]),
	.obar());
// synopsys translate_off
defparam \address_a_RP[0]~output .bus_hold = "false";
defparam \address_a_RP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y17_N9
cycloneiv_io_obuf \address_a_RP[1]~output (
	.i(\RK[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a_RP[1]),
	.obar());
// synopsys translate_off
defparam \address_a_RP[1]~output .bus_hold = "false";
defparam \address_a_RP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y65_N23
cycloneiv_io_obuf \address_a_RP[2]~output (
	.i(\RK[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a_RP[2]),
	.obar());
// synopsys translate_off
defparam \address_a_RP[2]~output .bus_hold = "false";
defparam \address_a_RP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N16
cycloneiv_io_obuf \wr_en_a_RP~output (
	.i(\wr_en_a_RP~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_en_a_RP),
	.obar());
// synopsys translate_off
defparam \wr_en_a_RP~output .bus_hold = "false";
defparam \wr_en_a_RP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N9
cycloneiv_io_obuf \address_b_RP[0]~output (
	.i(\RK[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b_RP[0]),
	.obar());
// synopsys translate_off
defparam \address_b_RP[0]~output .bus_hold = "false";
defparam \address_b_RP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N2
cycloneiv_io_obuf \address_b_RP[1]~output (
	.i(\RK[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b_RP[1]),
	.obar());
// synopsys translate_off
defparam \address_b_RP[1]~output .bus_hold = "false";
defparam \address_b_RP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y14_N9
cycloneiv_io_obuf \address_b_RP[2]~output (
	.i(\RK[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b_RP[2]),
	.obar());
// synopsys translate_off
defparam \address_b_RP[2]~output .bus_hold = "false";
defparam \address_b_RP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y58_N2
cycloneiv_io_obuf \q_a[0]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[0]),
	.obar());
// synopsys translate_off
defparam \q_a[0]~output .bus_hold = "false";
defparam \q_a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y67_N2
cycloneiv_io_obuf \q_a[1]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[1]),
	.obar());
// synopsys translate_off
defparam \q_a[1]~output .bus_hold = "false";
defparam \q_a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y67_N16
cycloneiv_io_obuf \q_a[2]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[2]),
	.obar());
// synopsys translate_off
defparam \q_a[2]~output .bus_hold = "false";
defparam \q_a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y67_N2
cycloneiv_io_obuf \q_a[3]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[3]),
	.obar());
// synopsys translate_off
defparam \q_a[3]~output .bus_hold = "false";
defparam \q_a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y67_N23
cycloneiv_io_obuf \q_a[4]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[4]),
	.obar());
// synopsys translate_off
defparam \q_a[4]~output .bus_hold = "false";
defparam \q_a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y56_N9
cycloneiv_io_obuf \q_a[5]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[5]),
	.obar());
// synopsys translate_off
defparam \q_a[5]~output .bus_hold = "false";
defparam \q_a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y52_N16
cycloneiv_io_obuf \q_a[6]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[6]),
	.obar());
// synopsys translate_off
defparam \q_a[6]~output .bus_hold = "false";
defparam \q_a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y67_N9
cycloneiv_io_obuf \q_a[7]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[7]),
	.obar());
// synopsys translate_off
defparam \q_a[7]~output .bus_hold = "false";
defparam \q_a[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N9
cycloneiv_io_obuf \q_b[0]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[0]),
	.obar());
// synopsys translate_off
defparam \q_b[0]~output .bus_hold = "false";
defparam \q_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y65_N9
cycloneiv_io_obuf \q_b[1]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[1]),
	.obar());
// synopsys translate_off
defparam \q_b[1]~output .bus_hold = "false";
defparam \q_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N2
cycloneiv_io_obuf \q_b[2]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[2]),
	.obar());
// synopsys translate_off
defparam \q_b[2]~output .bus_hold = "false";
defparam \q_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y67_N16
cycloneiv_io_obuf \q_b[3]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[3]),
	.obar());
// synopsys translate_off
defparam \q_b[3]~output .bus_hold = "false";
defparam \q_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N16
cycloneiv_io_obuf \q_b[4]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[4]),
	.obar());
// synopsys translate_off
defparam \q_b[4]~output .bus_hold = "false";
defparam \q_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y61_N16
cycloneiv_io_obuf \q_b[5]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[5]),
	.obar());
// synopsys translate_off
defparam \q_b[5]~output .bus_hold = "false";
defparam \q_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N2
cycloneiv_io_obuf \q_b[6]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[6]),
	.obar());
// synopsys translate_off
defparam \q_b[6]~output .bus_hold = "false";
defparam \q_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y67_N16
cycloneiv_io_obuf \q_b[7]~output (
	.i(\Comp_RP|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[7]),
	.obar());
// synopsys translate_off
defparam \q_b[7]~output .bus_hold = "false";
defparam \q_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y67_N22
cycloneiv_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X1_Y67_N15
cycloneiv_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y67_N8
cycloneiv_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y67_N1
cycloneiv_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y66_N0
cycloneiv_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X41_Y46_N20
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N22
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N16
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N2
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N2
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y47_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N12
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y47_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N8
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y47_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N20
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N6
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y47_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N16
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N18
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N10
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N8
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N30
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h10FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N8
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N0
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N2
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N18
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N0
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N8
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N28
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y46_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N14
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y46_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y46_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y46_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y46_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y46_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N12
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y46_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N2
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y46_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N6
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N20
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y46_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N22
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y46_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N26
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N16
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y46_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N24
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N8
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h0A98;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N20
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'hB4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y47_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N18
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N2
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h22F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y46_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N30
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y46_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N16
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h3000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N14
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y47_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y45_N10
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y45_N20
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N2
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(gnd),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h33CC;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N24
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y45_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y45_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N12
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hCAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N6
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h002A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N24
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N10
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y46_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N18
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hDC88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N4
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'h88B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N20
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .lut_mask = 16'h2000;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N30
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h3000;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y45_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N28
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0800;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N16
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y45_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N22
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~6 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~6 .lut_mask = 16'h555F;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N0
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~6_combout ),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h34B4;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N1
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N18
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~6_combout ),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N19
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N20
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~6_combout ),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h25A5;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N21
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N4
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N26
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 .lut_mask = 16'hFFEC;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y45_N3
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N4
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(gnd),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h3C3F;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y45_N5
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N6
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(gnd),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hC30C;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N8
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(gnd),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h3C3F;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N10
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(gnd),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hC30C;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N12
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(gnd),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h3C3F;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N14
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(gnd),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hC30C;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N16
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .lut_mask = 16'h5A5A;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y45_N17
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y45_N15
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y45_N13
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y45_N11
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y45_N9
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y45_N7
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y45_N30
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N0
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y45_N31
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N26
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N4
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hAC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N22
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y45_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N14
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFAFA;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y45_N5
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y45_N16
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.datac(gnd),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N10
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y45_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y45_N11
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N12
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y45_N0
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y45_N1
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N6
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N0
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y45_N1
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N10
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N6
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N2
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'hA0A0;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N0
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .lut_mask = 16'h0440;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N8
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h5500;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N12
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 .lut_mask = 16'hFF08;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y45_N1
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N28
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h5AFF;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N20
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h00C2;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y45_N21
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N24
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 .lut_mask = 16'hFBFF;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N26
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h040C;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y45_N27
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N30
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h125A;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y45_N31
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N22
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0001;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N22
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hA0A0;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N14
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h00EC;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N2
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 16'hFFC8;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y45_N15
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N18
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h40C0;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y45_N19
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N4
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hF000;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N12
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h00CE;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y45_N13
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N16
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h1000;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N8
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h00AC;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y45_N9
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N26
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y45_N27
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N30
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N26
cycloneiv_lcell_comb \wr_en_a_RP~2 (
// Equation(s):
// \wr_en_a_RP~2_combout  = (\state.s4~q  & (!\Comp_AY|sko~0_combout  & (!\RK[7]~reg0_q  & !\RK[6]~reg0_q )))

	.dataa(\state.s4~q ),
	.datab(\Comp_AY|sko~0_combout ),
	.datac(\RK[7]~reg0_q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\wr_en_a_RP~2_combout ),
	.cout());
// synopsys translate_off
defparam \wr_en_a_RP~2 .lut_mask = 16'h0002;
defparam \wr_en_a_RP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N24
cycloneiv_lcell_comb \address_OP~1 (
// Equation(s):
// \address_OP~1_combout  = ((\state.s1~q ) # ((\state.s6~q ) # (!\state.s0~q ))) # (!\Equal4~0_combout )

	.dataa(\Equal4~0_combout ),
	.datab(\state.s1~q ),
	.datac(\state.s6~q ),
	.datad(\state.s0~q ),
	.cin(gnd),
	.combout(\address_OP~1_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~1 .lut_mask = 16'hFDFF;
defparam \address_OP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N26
cycloneiv_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (\state.s0~q  & (\RK[5]~reg0_q  & !\incr_CK~0_combout ))

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(\RK[5]~reg0_q ),
	.datad(\incr_CK~0_combout ),
	.cin(gnd),
	.combout(\Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'h00C0;
defparam \Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N24
cycloneiv_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\state.s0~q  & (\RK[4]~reg0_q  & !\incr_CK~0_combout ))

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(\RK[4]~reg0_q ),
	.datad(\incr_CK~0_combout ),
	.cin(gnd),
	.combout(\Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h00C0;
defparam \Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N22
cycloneiv_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (\state.s0~q  & (\RK[3]~reg0_q  & !\incr_CK~0_combout ))

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(\RK[3]~reg0_q ),
	.datad(\incr_CK~0_combout ),
	.cin(gnd),
	.combout(\Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'h00C0;
defparam \Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N2
cycloneiv_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_combout  = (\state.s0~q  & (\RK[1]~reg0_q  & !\incr_CK~0_combout ))

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(\RK[1]~reg0_q ),
	.datad(\incr_CK~0_combout ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'h00C0;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N6
cycloneiv_lcell_comb \CK[0]~8 (
// Equation(s):
// \CK[0]~8_combout  = (\CK[0]~reg0_q  & (\Add0~0_combout  $ (VCC))) # (!\CK[0]~reg0_q  & (\Add0~0_combout  & VCC))
// \CK[0]~9  = CARRY((\CK[0]~reg0_q  & \Add0~0_combout ))

	.dataa(\CK[0]~reg0_q ),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CK[0]~8_combout ),
	.cout(\CK[0]~9 ));
// synopsys translate_off
defparam \CK[0]~8 .lut_mask = 16'h6688;
defparam \CK[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N8
cycloneiv_lcell_comb \CK[1]~11 (
// Equation(s):
// \CK[1]~11_combout  = (\CK[1]~reg0_q  & ((\Add0~1_combout  & (\CK[0]~9  & VCC)) # (!\Add0~1_combout  & (!\CK[0]~9 )))) # (!\CK[1]~reg0_q  & ((\Add0~1_combout  & (!\CK[0]~9 )) # (!\Add0~1_combout  & ((\CK[0]~9 ) # (GND)))))
// \CK[1]~12  = CARRY((\CK[1]~reg0_q  & (!\Add0~1_combout  & !\CK[0]~9 )) # (!\CK[1]~reg0_q  & ((!\CK[0]~9 ) # (!\Add0~1_combout ))))

	.dataa(\CK[1]~reg0_q ),
	.datab(\Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CK[0]~9 ),
	.combout(\CK[1]~11_combout ),
	.cout(\CK[1]~12 ));
// synopsys translate_off
defparam \CK[1]~11 .lut_mask = 16'h9617;
defparam \CK[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
cycloneiv_io_ibuf \set~input (
	.i(set),
	.ibar(gnd),
	.o(\set~input_o ));
// synopsys translate_off
defparam \set~input .bus_hold = "false";
defparam \set~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \set~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\set~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\set~inputclkctrl_outclk ));
// synopsys translate_off
defparam \set~inputclkctrl .clock_type = "global clock";
defparam \set~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N30
cycloneiv_lcell_comb \CK[6]~10 (
// Equation(s):
// \CK[6]~10_combout  = (\incr_CK~0_combout ) # ((\Selector3~0_combout ) # (!\state.s0~q ))

	.dataa(gnd),
	.datab(\incr_CK~0_combout ),
	.datac(\state.s0~q ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\CK[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CK[6]~10 .lut_mask = 16'hFFCF;
defparam \CK[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N9
dffeas \CK[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CK[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CK[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CK[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CK[1]~reg0 .is_wysiwyg = "true";
defparam \CK[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N10
cycloneiv_lcell_comb \CK[2]~13 (
// Equation(s):
// \CK[2]~13_combout  = ((\CK[2]~reg0_q  $ (\Add0~2_combout  $ (!\CK[1]~12 )))) # (GND)
// \CK[2]~14  = CARRY((\CK[2]~reg0_q  & ((\Add0~2_combout ) # (!\CK[1]~12 ))) # (!\CK[2]~reg0_q  & (\Add0~2_combout  & !\CK[1]~12 )))

	.dataa(\CK[2]~reg0_q ),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CK[1]~12 ),
	.combout(\CK[2]~13_combout ),
	.cout(\CK[2]~14 ));
// synopsys translate_off
defparam \CK[2]~13 .lut_mask = 16'h698E;
defparam \CK[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N12
cycloneiv_lcell_comb \CK[3]~15 (
// Equation(s):
// \CK[3]~15_combout  = (\Add0~3_combout  & ((\CK[3]~reg0_q  & (\CK[2]~14  & VCC)) # (!\CK[3]~reg0_q  & (!\CK[2]~14 )))) # (!\Add0~3_combout  & ((\CK[3]~reg0_q  & (!\CK[2]~14 )) # (!\CK[3]~reg0_q  & ((\CK[2]~14 ) # (GND)))))
// \CK[3]~16  = CARRY((\Add0~3_combout  & (!\CK[3]~reg0_q  & !\CK[2]~14 )) # (!\Add0~3_combout  & ((!\CK[2]~14 ) # (!\CK[3]~reg0_q ))))

	.dataa(\Add0~3_combout ),
	.datab(\CK[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CK[2]~14 ),
	.combout(\CK[3]~15_combout ),
	.cout(\CK[3]~16 ));
// synopsys translate_off
defparam \CK[3]~15 .lut_mask = 16'h9617;
defparam \CK[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N13
dffeas \CK[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CK[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CK[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CK[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CK[3]~reg0 .is_wysiwyg = "true";
defparam \CK[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N14
cycloneiv_lcell_comb \CK[4]~17 (
// Equation(s):
// \CK[4]~17_combout  = ((\CK[4]~reg0_q  $ (\Add0~4_combout  $ (!\CK[3]~16 )))) # (GND)
// \CK[4]~18  = CARRY((\CK[4]~reg0_q  & ((\Add0~4_combout ) # (!\CK[3]~16 ))) # (!\CK[4]~reg0_q  & (\Add0~4_combout  & !\CK[3]~16 )))

	.dataa(\CK[4]~reg0_q ),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CK[3]~16 ),
	.combout(\CK[4]~17_combout ),
	.cout(\CK[4]~18 ));
// synopsys translate_off
defparam \CK[4]~17 .lut_mask = 16'h698E;
defparam \CK[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N15
dffeas \CK[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CK[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CK[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CK[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CK[4]~reg0 .is_wysiwyg = "true";
defparam \CK[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N16
cycloneiv_lcell_comb \CK[5]~19 (
// Equation(s):
// \CK[5]~19_combout  = (\Add0~5_combout  & ((\CK[5]~reg0_q  & (\CK[4]~18  & VCC)) # (!\CK[5]~reg0_q  & (!\CK[4]~18 )))) # (!\Add0~5_combout  & ((\CK[5]~reg0_q  & (!\CK[4]~18 )) # (!\CK[5]~reg0_q  & ((\CK[4]~18 ) # (GND)))))
// \CK[5]~20  = CARRY((\Add0~5_combout  & (!\CK[5]~reg0_q  & !\CK[4]~18 )) # (!\Add0~5_combout  & ((!\CK[4]~18 ) # (!\CK[5]~reg0_q ))))

	.dataa(\Add0~5_combout ),
	.datab(\CK[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CK[4]~18 ),
	.combout(\CK[5]~19_combout ),
	.cout(\CK[5]~20 ));
// synopsys translate_off
defparam \CK[5]~19 .lut_mask = 16'h9617;
defparam \CK[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N17
dffeas \CK[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CK[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CK[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CK[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CK[5]~reg0 .is_wysiwyg = "true";
defparam \CK[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N6
cycloneiv_lcell_comb \a~3 (
// Equation(s):
// \a~3_combout  = (\RK[7]~reg0_q  & (((\Comp_RP|altsyncram_component|auto_generated|q_a [3])))) # (!\RK[7]~reg0_q  & ((\RK[6]~reg0_q  & (\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\RK[6]~reg0_q  & 
// ((\Comp_RP|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\RK[7]~reg0_q ),
	.datac(\RK[6]~reg0_q ),
	.datad(\Comp_RP|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\a~3_combout ),
	.cout());
// synopsys translate_off
defparam \a~3 .lut_mask = 16'hEF20;
defparam \a~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N6
cycloneiv_lcell_comb \Comp_AY|Selector1~2 (
// Equation(s):
// \Comp_AY|Selector1~2_combout  = (\state.s3~q  & !\Comp_AY|state.s0~q )

	.dataa(gnd),
	.datab(\state.s3~q ),
	.datac(gnd),
	.datad(\Comp_AY|state.s0~q ),
	.cin(gnd),
	.combout(\Comp_AY|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Selector1~2 .lut_mask = 16'h00CC;
defparam \Comp_AY|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N7
dffeas \Comp_AY|RA[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RA[3] .is_wysiwyg = "true";
defparam \Comp_AY|RA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
cycloneiv_lcell_comb \Comp_AY|Mux12~0 (
// Equation(s):
// \Comp_AY|Mux12~0_combout  = (\Comp_AY|RA [3] & ((\Comp_AY|y[4]~0_combout ))) # (!\Comp_AY|RA [3] & (\Comp_AY|Mux14~0_combout ))

	.dataa(\Comp_AY|Mux14~0_combout ),
	.datab(gnd),
	.datac(\Comp_AY|RA [3]),
	.datad(\Comp_AY|y[4]~0_combout ),
	.cin(gnd),
	.combout(\Comp_AY|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Mux12~0 .lut_mask = 16'hFA0A;
defparam \Comp_AY|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N28
cycloneiv_lcell_comb \Comp_AY|q[3]~13 (
// Equation(s):
// \Comp_AY|q[3]~13_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & (\Comp_AY|rr [3])) # (!\RK[6]~reg0_q  & ((\Comp_AY|RB [3]))))) # (!\Comp_AY|state.s1~q  & (((\Comp_AY|RB [3]))))

	.dataa(\Comp_AY|rr [3]),
	.datab(\Comp_AY|RB [3]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[3]~13 .lut_mask = 16'hACCC;
defparam \Comp_AY|q[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N0
cycloneiv_lcell_comb \Comp_AY|q[2]~14 (
// Equation(s):
// \Comp_AY|q[2]~14_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & ((\Comp_AY|rr [2]))) # (!\RK[6]~reg0_q  & (\Comp_AY|RB [2])))) # (!\Comp_AY|state.s1~q  & (\Comp_AY|RB [2]))

	.dataa(\Comp_AY|RB [2]),
	.datab(\Comp_AY|rr [2]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[2]~14 .lut_mask = 16'hCAAA;
defparam \Comp_AY|q[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N12
cycloneiv_lcell_comb \Comp_AY|q[1]~15 (
// Equation(s):
// \Comp_AY|q[1]~15_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & ((\Comp_AY|rr [1]))) # (!\RK[6]~reg0_q  & (\Comp_AY|RB [1])))) # (!\Comp_AY|state.s1~q  & (\Comp_AY|RB [1]))

	.dataa(\Comp_AY|RB [1]),
	.datab(\Comp_AY|rr [1]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[1]~15 .lut_mask = 16'hCAAA;
defparam \Comp_AY|q[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N0
cycloneiv_lcell_comb \a~4 (
// Equation(s):
// \a~4_combout  = (\RK[7]~reg0_q  & (\Comp_RP|altsyncram_component|auto_generated|q_a [4])) # (!\RK[7]~reg0_q  & ((\RK[6]~reg0_q  & ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4]))) # (!\RK[6]~reg0_q  & 
// (\Comp_RP|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\Comp_RP|altsyncram_component|auto_generated|q_a [4]),
	.datab(\RK[7]~reg0_q ),
	.datac(\RK[6]~reg0_q ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\a~4_combout ),
	.cout());
// synopsys translate_off
defparam \a~4 .lut_mask = 16'hBA8A;
defparam \a~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N1
dffeas \Comp_AY|RA[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RA[4] .is_wysiwyg = "true";
defparam \Comp_AY|RA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
cycloneiv_lcell_comb \Comp_AY|Mux11~0 (
// Equation(s):
// \Comp_AY|Mux11~0_combout  = (\Comp_AY|RA [4] & ((\Comp_AY|y[4]~0_combout ))) # (!\Comp_AY|RA [4] & (\Comp_AY|Mux14~0_combout ))

	.dataa(\Comp_AY|Mux14~0_combout ),
	.datab(\Comp_AY|y[4]~0_combout ),
	.datac(gnd),
	.datad(\Comp_AY|RA [4]),
	.cin(gnd),
	.combout(\Comp_AY|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Mux11~0 .lut_mask = 16'hCCAA;
defparam \Comp_AY|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N24
cycloneiv_lcell_comb \Comp_AY|q[4]~12 (
// Equation(s):
// \Comp_AY|q[4]~12_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & ((\Comp_AY|rr [4]))) # (!\RK[6]~reg0_q  & (\Comp_AY|RB [4])))) # (!\Comp_AY|state.s1~q  & (\Comp_AY|RB [4]))

	.dataa(\Comp_AY|RB [4]),
	.datab(\Comp_AY|rr [4]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[4]~12 .lut_mask = 16'hCAAA;
defparam \Comp_AY|q[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
cycloneiv_lcell_comb \Comp_AY|Add1~6 (
// Equation(s):
// \Comp_AY|Add1~6_combout  = (\Comp_AY|Mux12~0_combout  & ((\Comp_AY|q[3]~13_combout  & (\Comp_AY|Add1~5  & VCC)) # (!\Comp_AY|q[3]~13_combout  & (!\Comp_AY|Add1~5 )))) # (!\Comp_AY|Mux12~0_combout  & ((\Comp_AY|q[3]~13_combout  & (!\Comp_AY|Add1~5 )) # 
// (!\Comp_AY|q[3]~13_combout  & ((\Comp_AY|Add1~5 ) # (GND)))))
// \Comp_AY|Add1~7  = CARRY((\Comp_AY|Mux12~0_combout  & (!\Comp_AY|q[3]~13_combout  & !\Comp_AY|Add1~5 )) # (!\Comp_AY|Mux12~0_combout  & ((!\Comp_AY|Add1~5 ) # (!\Comp_AY|q[3]~13_combout ))))

	.dataa(\Comp_AY|Mux12~0_combout ),
	.datab(\Comp_AY|q[3]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~5 ),
	.combout(\Comp_AY|Add1~6_combout ),
	.cout(\Comp_AY|Add1~7 ));
// synopsys translate_off
defparam \Comp_AY|Add1~6 .lut_mask = 16'h9617;
defparam \Comp_AY|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
cycloneiv_lcell_comb \Comp_AY|Add1~8 (
// Equation(s):
// \Comp_AY|Add1~8_combout  = ((\Comp_AY|Mux11~0_combout  $ (\Comp_AY|q[4]~12_combout  $ (!\Comp_AY|Add1~7 )))) # (GND)
// \Comp_AY|Add1~9  = CARRY((\Comp_AY|Mux11~0_combout  & ((\Comp_AY|q[4]~12_combout ) # (!\Comp_AY|Add1~7 ))) # (!\Comp_AY|Mux11~0_combout  & (\Comp_AY|q[4]~12_combout  & !\Comp_AY|Add1~7 )))

	.dataa(\Comp_AY|Mux11~0_combout ),
	.datab(\Comp_AY|q[4]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~7 ),
	.combout(\Comp_AY|Add1~8_combout ),
	.cout(\Comp_AY|Add1~9 ));
// synopsys translate_off
defparam \Comp_AY|Add1~8 .lut_mask = 16'h698E;
defparam \Comp_AY|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N20
cycloneiv_lcell_comb \Comp_AY|q[5]~11 (
// Equation(s):
// \Comp_AY|q[5]~11_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & ((\Comp_AY|rr [5]))) # (!\RK[6]~reg0_q  & (\Comp_AY|RB [5])))) # (!\Comp_AY|state.s1~q  & (\Comp_AY|RB [5]))

	.dataa(\Comp_AY|RB [5]),
	.datab(\Comp_AY|rr [5]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[5]~11 .lut_mask = 16'hCAAA;
defparam \Comp_AY|q[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N2
cycloneiv_lcell_comb \a~5 (
// Equation(s):
// \a~5_combout  = (\RK[7]~reg0_q  & (\Comp_RP|altsyncram_component|auto_generated|q_a [5])) # (!\RK[7]~reg0_q  & ((\RK[6]~reg0_q  & ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) # (!\RK[6]~reg0_q  & 
// (\Comp_RP|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\Comp_RP|altsyncram_component|auto_generated|q_a [5]),
	.datab(\RK[7]~reg0_q ),
	.datac(\RK[6]~reg0_q ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\a~5_combout ),
	.cout());
// synopsys translate_off
defparam \a~5 .lut_mask = 16'hBA8A;
defparam \a~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N3
dffeas \Comp_AY|RA[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RA[5] .is_wysiwyg = "true";
defparam \Comp_AY|RA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
cycloneiv_lcell_comb \Comp_AY|Mux10~0 (
// Equation(s):
// \Comp_AY|Mux10~0_combout  = (\Comp_AY|RA [5] & ((\Comp_AY|y[4]~0_combout ))) # (!\Comp_AY|RA [5] & (\Comp_AY|Mux14~0_combout ))

	.dataa(\Comp_AY|Mux14~0_combout ),
	.datab(\Comp_AY|RA [5]),
	.datac(gnd),
	.datad(\Comp_AY|y[4]~0_combout ),
	.cin(gnd),
	.combout(\Comp_AY|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Mux10~0 .lut_mask = 16'hEE22;
defparam \Comp_AY|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
cycloneiv_lcell_comb \Comp_AY|Add1~10 (
// Equation(s):
// \Comp_AY|Add1~10_combout  = (\Comp_AY|q[5]~11_combout  & ((\Comp_AY|Mux10~0_combout  & (\Comp_AY|Add1~9  & VCC)) # (!\Comp_AY|Mux10~0_combout  & (!\Comp_AY|Add1~9 )))) # (!\Comp_AY|q[5]~11_combout  & ((\Comp_AY|Mux10~0_combout  & (!\Comp_AY|Add1~9 )) # 
// (!\Comp_AY|Mux10~0_combout  & ((\Comp_AY|Add1~9 ) # (GND)))))
// \Comp_AY|Add1~11  = CARRY((\Comp_AY|q[5]~11_combout  & (!\Comp_AY|Mux10~0_combout  & !\Comp_AY|Add1~9 )) # (!\Comp_AY|q[5]~11_combout  & ((!\Comp_AY|Add1~9 ) # (!\Comp_AY|Mux10~0_combout ))))

	.dataa(\Comp_AY|q[5]~11_combout ),
	.datab(\Comp_AY|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~9 ),
	.combout(\Comp_AY|Add1~10_combout ),
	.cout(\Comp_AY|Add1~11 ));
// synopsys translate_off
defparam \Comp_AY|Add1~10 .lut_mask = 16'h9617;
defparam \Comp_AY|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N8
cycloneiv_lcell_comb \Comp_AY|rr[4]~26 (
// Equation(s):
// \Comp_AY|rr[4]~26_combout  = (\Comp_AY|Add1~8_combout  & (\Comp_AY|rr[3]~25  $ (GND))) # (!\Comp_AY|Add1~8_combout  & (!\Comp_AY|rr[3]~25  & VCC))
// \Comp_AY|rr[4]~27  = CARRY((\Comp_AY|Add1~8_combout  & !\Comp_AY|rr[3]~25 ))

	.dataa(gnd),
	.datab(\Comp_AY|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[3]~25 ),
	.combout(\Comp_AY|rr[4]~26_combout ),
	.cout(\Comp_AY|rr[4]~27 ));
// synopsys translate_off
defparam \Comp_AY|rr[4]~26 .lut_mask = 16'hC30C;
defparam \Comp_AY|rr[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N10
cycloneiv_lcell_comb \Comp_AY|rr[5]~28 (
// Equation(s):
// \Comp_AY|rr[5]~28_combout  = (\Comp_AY|Add1~10_combout  & (!\Comp_AY|rr[4]~27 )) # (!\Comp_AY|Add1~10_combout  & ((\Comp_AY|rr[4]~27 ) # (GND)))
// \Comp_AY|rr[5]~29  = CARRY((!\Comp_AY|rr[4]~27 ) # (!\Comp_AY|Add1~10_combout ))

	.dataa(\Comp_AY|Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[4]~27 ),
	.combout(\Comp_AY|rr[5]~28_combout ),
	.cout(\Comp_AY|rr[5]~29 ));
// synopsys translate_off
defparam \Comp_AY|rr[5]~28 .lut_mask = 16'h5A5F;
defparam \Comp_AY|rr[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N10
cycloneiv_lcell_comb \Comp_AY|Equal4~1 (
// Equation(s):
// \Comp_AY|Equal4~1_combout  = (\Comp_AY|rr [4] & (\Comp_AY|rr [5] & (\Comp_AY|rr [2] & \Comp_AY|rr [3])))

	.dataa(\Comp_AY|rr [4]),
	.datab(\Comp_AY|rr [5]),
	.datac(\Comp_AY|rr [2]),
	.datad(\Comp_AY|rr [3]),
	.cin(gnd),
	.combout(\Comp_AY|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Equal4~1 .lut_mask = 16'h8000;
defparam \Comp_AY|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N20
cycloneiv_lcell_comb \Comp_AY|q[6]~10 (
// Equation(s):
// \Comp_AY|q[6]~10_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & ((\Comp_AY|rr [6]))) # (!\RK[6]~reg0_q  & (\Comp_AY|RB [6])))) # (!\Comp_AY|state.s1~q  & (\Comp_AY|RB [6]))

	.dataa(\Comp_AY|state.s1~q ),
	.datab(\Comp_AY|RB [6]),
	.datac(\Comp_AY|rr [6]),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[6]~10 .lut_mask = 16'hE4CC;
defparam \Comp_AY|q[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N18
cycloneiv_lcell_comb \Comp_AY|q[7]~9 (
// Equation(s):
// \Comp_AY|q[7]~9_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & (\Comp_AY|rr [7])) # (!\RK[6]~reg0_q  & ((\Comp_AY|RB [7]))))) # (!\Comp_AY|state.s1~q  & (((\Comp_AY|RB [7]))))

	.dataa(\Comp_AY|rr [7]),
	.datab(\Comp_AY|state.s1~q ),
	.datac(\Comp_AY|RB [7]),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[7]~9 .lut_mask = 16'hB8F0;
defparam \Comp_AY|q[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X60_Y48_N0
cycloneiv_ram_block \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wr_en_a_RP~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Comp_AY|rr [7],\Comp_AY|rr [6],\Comp_AY|rr [5],\Comp_AY|rr [4],\Comp_AY|rr [3],\Comp_AY|rr [2],\Comp_AY|rr [1],\Comp_AY|rr [0]}),
	.portaaddr({\RK[5]~reg0_q ,\RK[4]~reg0_q ,\RK[3]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\RK[2]~reg0_q ,\RK[1]~reg0_q ,\RK[0]~reg0_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .init_file = "file_init_RP.mif";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RP2:Comp_RP|altsyncram:altsyncram_component|altsyncram_pct3:auto_generated|ALTSYNCRAM";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \Comp_RP|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 144'h001340043000280019000280005000080000;
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N30
cycloneiv_lcell_comb \a~7 (
// Equation(s):
// \a~7_combout  = (\RK[7]~reg0_q  & (((\Comp_RP|altsyncram_component|auto_generated|q_a [7])))) # (!\RK[7]~reg0_q  & ((\RK[6]~reg0_q  & (\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [7])) # (!\RK[6]~reg0_q  & 
// ((\Comp_RP|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\RK[7]~reg0_q ),
	.datac(\RK[6]~reg0_q ),
	.datad(\Comp_RP|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\a~7_combout ),
	.cout());
// synopsys translate_off
defparam \a~7 .lut_mask = 16'hEF20;
defparam \a~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N31
dffeas \Comp_AY|RA[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RA[7] .is_wysiwyg = "true";
defparam \Comp_AY|RA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
cycloneiv_lcell_comb \Comp_AY|Mux0~0 (
// Equation(s):
// \Comp_AY|Mux0~0_combout  = (\Comp_AY|RA [7] & ((\Comp_AY|y[4]~0_combout ))) # (!\Comp_AY|RA [7] & (\Comp_AY|Mux14~0_combout ))

	.dataa(\Comp_AY|Mux14~0_combout ),
	.datab(\Comp_AY|y[4]~0_combout ),
	.datac(gnd),
	.datad(\Comp_AY|RA [7]),
	.cin(gnd),
	.combout(\Comp_AY|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Mux0~0 .lut_mask = 16'hCCAA;
defparam \Comp_AY|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
cycloneiv_lcell_comb \Comp_AY|Add1~12 (
// Equation(s):
// \Comp_AY|Add1~12_combout  = ((\Comp_AY|q[6]~10_combout  $ (\Comp_AY|Mux9~0_combout  $ (!\Comp_AY|Add1~11 )))) # (GND)
// \Comp_AY|Add1~13  = CARRY((\Comp_AY|q[6]~10_combout  & ((\Comp_AY|Mux9~0_combout ) # (!\Comp_AY|Add1~11 ))) # (!\Comp_AY|q[6]~10_combout  & (\Comp_AY|Mux9~0_combout  & !\Comp_AY|Add1~11 )))

	.dataa(\Comp_AY|q[6]~10_combout ),
	.datab(\Comp_AY|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~11 ),
	.combout(\Comp_AY|Add1~12_combout ),
	.cout(\Comp_AY|Add1~13 ));
// synopsys translate_off
defparam \Comp_AY|Add1~12 .lut_mask = 16'h698E;
defparam \Comp_AY|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
cycloneiv_lcell_comb \Comp_AY|Add1~14 (
// Equation(s):
// \Comp_AY|Add1~14_combout  = (\Comp_AY|q[7]~9_combout  & ((\Comp_AY|Mux0~0_combout  & (\Comp_AY|Add1~13  & VCC)) # (!\Comp_AY|Mux0~0_combout  & (!\Comp_AY|Add1~13 )))) # (!\Comp_AY|q[7]~9_combout  & ((\Comp_AY|Mux0~0_combout  & (!\Comp_AY|Add1~13 )) # 
// (!\Comp_AY|Mux0~0_combout  & ((\Comp_AY|Add1~13 ) # (GND)))))
// \Comp_AY|Add1~15  = CARRY((\Comp_AY|q[7]~9_combout  & (!\Comp_AY|Mux0~0_combout  & !\Comp_AY|Add1~13 )) # (!\Comp_AY|q[7]~9_combout  & ((!\Comp_AY|Add1~13 ) # (!\Comp_AY|Mux0~0_combout ))))

	.dataa(\Comp_AY|q[7]~9_combout ),
	.datab(\Comp_AY|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~13 ),
	.combout(\Comp_AY|Add1~14_combout ),
	.cout(\Comp_AY|Add1~15 ));
// synopsys translate_off
defparam \Comp_AY|Add1~14 .lut_mask = 16'h9617;
defparam \Comp_AY|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N12
cycloneiv_lcell_comb \Comp_AY|rr[6]~30 (
// Equation(s):
// \Comp_AY|rr[6]~30_combout  = (\Comp_AY|Add1~12_combout  & (\Comp_AY|rr[5]~29  $ (GND))) # (!\Comp_AY|Add1~12_combout  & (!\Comp_AY|rr[5]~29  & VCC))
// \Comp_AY|rr[6]~31  = CARRY((\Comp_AY|Add1~12_combout  & !\Comp_AY|rr[5]~29 ))

	.dataa(gnd),
	.datab(\Comp_AY|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[5]~29 ),
	.combout(\Comp_AY|rr[6]~30_combout ),
	.cout(\Comp_AY|rr[6]~31 ));
// synopsys translate_off
defparam \Comp_AY|rr[6]~30 .lut_mask = 16'hC30C;
defparam \Comp_AY|rr[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N14
cycloneiv_lcell_comb \Comp_AY|rr[7]~32 (
// Equation(s):
// \Comp_AY|rr[7]~32_combout  = (\Comp_AY|Add1~14_combout  & (!\Comp_AY|rr[6]~31 )) # (!\Comp_AY|Add1~14_combout  & ((\Comp_AY|rr[6]~31 ) # (GND)))
// \Comp_AY|rr[7]~33  = CARRY((!\Comp_AY|rr[6]~31 ) # (!\Comp_AY|Add1~14_combout ))

	.dataa(gnd),
	.datab(\Comp_AY|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[6]~31 ),
	.combout(\Comp_AY|rr[7]~32_combout ),
	.cout(\Comp_AY|rr[7]~33 ));
// synopsys translate_off
defparam \Comp_AY|rr[7]~32 .lut_mask = 16'h3C3F;
defparam \Comp_AY|rr[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N28
cycloneiv_lcell_comb \Comp_AY|rr[15]~18 (
// Equation(s):
// \Comp_AY|rr[15]~18_combout  = (\Comp_AY|Selector2~0_combout  & ((\Comp_AY|Equal4~2_combout ) # (\RK[6]~reg0_q )))

	.dataa(gnd),
	.datab(\Comp_AY|Equal4~2_combout ),
	.datac(\Comp_AY|Selector2~0_combout ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|rr[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|rr[15]~18 .lut_mask = 16'hF0C0;
defparam \Comp_AY|rr[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N24
cycloneiv_lcell_comb \Comp_AY|Selector4~1 (
// Equation(s):
// \Comp_AY|Selector4~1_combout  = (\Comp_AY|Equal4~2_combout  & (\Comp_AY|Selector2~0_combout  & !\RK[6]~reg0_q ))

	.dataa(gnd),
	.datab(\Comp_AY|Equal4~2_combout ),
	.datac(\Comp_AY|Selector2~0_combout ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Selector4~1 .lut_mask = 16'h00C0;
defparam \Comp_AY|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N30
cycloneiv_lcell_comb \Comp_AY|rr[15]~19 (
// Equation(s):
// \Comp_AY|rr[15]~19_combout  = (\Comp_AY|rr[15]~18_combout ) # ((\Comp_AY|Selector4~1_combout ) # ((\Comp_AY|state.s1~q ) # (\Comp_AY|Selector1~2_combout )))

	.dataa(\Comp_AY|rr[15]~18_combout ),
	.datab(\Comp_AY|Selector4~1_combout ),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\Comp_AY|Selector1~2_combout ),
	.cin(gnd),
	.combout(\Comp_AY|rr[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|rr[15]~19 .lut_mask = 16'hFFFE;
defparam \Comp_AY|rr[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N15
dffeas \Comp_AY|rr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[7]~32_combout ),
	.asdata(\Comp_AY|rr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[7] .is_wysiwyg = "true";
defparam \Comp_AY|rr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N4
cycloneiv_lcell_comb \a~6 (
// Equation(s):
// \a~6_combout  = (\RK[7]~reg0_q  & (((\Comp_RP|altsyncram_component|auto_generated|q_a [6])))) # (!\RK[7]~reg0_q  & ((\RK[6]~reg0_q  & (\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6])) # (!\RK[6]~reg0_q  & 
// ((\Comp_RP|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\RK[7]~reg0_q ),
	.datac(\RK[6]~reg0_q ),
	.datad(\Comp_RP|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\a~6_combout ),
	.cout());
// synopsys translate_off
defparam \a~6 .lut_mask = 16'hEF20;
defparam \a~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N5
dffeas \Comp_AY|RA[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RA[6] .is_wysiwyg = "true";
defparam \Comp_AY|RA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
cycloneiv_lcell_comb \Comp_AY|Mux9~0 (
// Equation(s):
// \Comp_AY|Mux9~0_combout  = (\Comp_AY|RA [6] & ((\Comp_AY|y[4]~0_combout ))) # (!\Comp_AY|RA [6] & (\Comp_AY|Mux14~0_combout ))

	.dataa(\Comp_AY|Mux14~0_combout ),
	.datab(\Comp_AY|y[4]~0_combout ),
	.datac(gnd),
	.datad(\Comp_AY|RA [6]),
	.cin(gnd),
	.combout(\Comp_AY|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Mux9~0 .lut_mask = 16'hCCAA;
defparam \Comp_AY|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N13
dffeas \Comp_AY|rr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[6]~30_combout ),
	.asdata(\Comp_AY|rr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[6] .is_wysiwyg = "true";
defparam \Comp_AY|rr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N16
cycloneiv_lcell_comb \Comp_AY|q[8]~8 (
// Equation(s):
// \Comp_AY|q[8]~8_combout  = (\RK[6]~reg0_q  & ((\Comp_AY|state.s1~q  & (\Comp_AY|rr [8])) # (!\Comp_AY|state.s1~q  & ((\Comp_AY|RB [7]))))) # (!\RK[6]~reg0_q  & (((\Comp_AY|RB [7]))))

	.dataa(\RK[6]~reg0_q ),
	.datab(\Comp_AY|rr [8]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\Comp_AY|RB [7]),
	.cin(gnd),
	.combout(\Comp_AY|q[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[8]~8 .lut_mask = 16'hDF80;
defparam \Comp_AY|q[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N0
cycloneiv_lcell_comb \Comp_AY|Add1~16 (
// Equation(s):
// \Comp_AY|Add1~16_combout  = ((\Comp_AY|q[8]~8_combout  $ (\Comp_AY|Mux0~0_combout  $ (!\Comp_AY|Add1~15 )))) # (GND)
// \Comp_AY|Add1~17  = CARRY((\Comp_AY|q[8]~8_combout  & ((\Comp_AY|Mux0~0_combout ) # (!\Comp_AY|Add1~15 ))) # (!\Comp_AY|q[8]~8_combout  & (\Comp_AY|Mux0~0_combout  & !\Comp_AY|Add1~15 )))

	.dataa(\Comp_AY|q[8]~8_combout ),
	.datab(\Comp_AY|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~15 ),
	.combout(\Comp_AY|Add1~16_combout ),
	.cout(\Comp_AY|Add1~17 ));
// synopsys translate_off
defparam \Comp_AY|Add1~16 .lut_mask = 16'h698E;
defparam \Comp_AY|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N16
cycloneiv_lcell_comb \Comp_AY|rr[8]~34 (
// Equation(s):
// \Comp_AY|rr[8]~34_combout  = (\Comp_AY|Add1~16_combout  & (\Comp_AY|rr[7]~33  $ (GND))) # (!\Comp_AY|Add1~16_combout  & (!\Comp_AY|rr[7]~33  & VCC))
// \Comp_AY|rr[8]~35  = CARRY((\Comp_AY|Add1~16_combout  & !\Comp_AY|rr[7]~33 ))

	.dataa(\Comp_AY|Add1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[7]~33 ),
	.combout(\Comp_AY|rr[8]~34_combout ),
	.cout(\Comp_AY|rr[8]~35 ));
// synopsys translate_off
defparam \Comp_AY|rr[8]~34 .lut_mask = 16'hA50A;
defparam \Comp_AY|rr[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N17
dffeas \Comp_AY|rr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[8]~34_combout ),
	.asdata(\Comp_AY|rr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[8] .is_wysiwyg = "true";
defparam \Comp_AY|rr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N0
cycloneiv_lcell_comb \Comp_AY|Equal4~0 (
// Equation(s):
// \Comp_AY|Equal4~0_combout  = (\Comp_AY|rr [7] & (\Comp_AY|rr [8] & (\Comp_AY|rr [1] & \Comp_AY|rr [0])))

	.dataa(\Comp_AY|rr [7]),
	.datab(\Comp_AY|rr [8]),
	.datac(\Comp_AY|rr [1]),
	.datad(\Comp_AY|rr [0]),
	.cin(gnd),
	.combout(\Comp_AY|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Equal4~0 .lut_mask = 16'h8000;
defparam \Comp_AY|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N12
cycloneiv_lcell_comb \Comp_AY|Equal4~2 (
// Equation(s):
// \Comp_AY|Equal4~2_combout  = (\Comp_AY|Equal4~1_combout  & (\Comp_AY|rr [6] & \Comp_AY|Equal4~0_combout ))

	.dataa(\Comp_AY|Equal4~1_combout ),
	.datab(gnd),
	.datac(\Comp_AY|rr [6]),
	.datad(\Comp_AY|Equal4~0_combout ),
	.cin(gnd),
	.combout(\Comp_AY|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Equal4~2 .lut_mask = 16'hA000;
defparam \Comp_AY|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N26
cycloneiv_lcell_comb \Comp_AY|Selector4~0 (
// Equation(s):
// \Comp_AY|Selector4~0_combout  = (\Comp_AY|Selector1~2_combout ) # ((\Comp_AY|Equal4~2_combout  & (\Comp_AY|Selector2~0_combout  & !\RK[6]~reg0_q )))

	.dataa(\Comp_AY|Selector1~2_combout ),
	.datab(\Comp_AY|Equal4~2_combout ),
	.datac(\Comp_AY|Selector2~0_combout ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Selector4~0 .lut_mask = 16'hAAEA;
defparam \Comp_AY|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N11
dffeas \Comp_AY|rr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[5]~28_combout ),
	.asdata(\Comp_AY|rr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[5] .is_wysiwyg = "true";
defparam \Comp_AY|rr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N8
cycloneiv_lcell_comb \a~0 (
// Equation(s):
// \a~0_combout  = (\RK[7]~reg0_q  & (((\Comp_RP|altsyncram_component|auto_generated|q_a [0])))) # (!\RK[7]~reg0_q  & ((\RK[6]~reg0_q  & (\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\RK[6]~reg0_q  & 
// ((\Comp_RP|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\RK[7]~reg0_q ),
	.datac(\RK[6]~reg0_q ),
	.datad(\Comp_RP|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\a~0_combout ),
	.cout());
// synopsys translate_off
defparam \a~0 .lut_mask = 16'hEF20;
defparam \a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N9
dffeas \Comp_AY|RA[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RA[0] .is_wysiwyg = "true";
defparam \Comp_AY|RA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
cycloneiv_lcell_comb \Comp_AY|Mux15~0 (
// Equation(s):
// \Comp_AY|Mux15~0_combout  = (\Comp_AY|RA [0] & ((\Comp_AY|y[4]~0_combout ))) # (!\Comp_AY|RA [0] & (\Comp_AY|Mux14~0_combout ))

	.dataa(\Comp_AY|Mux14~0_combout ),
	.datab(\Comp_AY|RA [0]),
	.datac(gnd),
	.datad(\Comp_AY|y[4]~0_combout ),
	.cin(gnd),
	.combout(\Comp_AY|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Mux15~0 .lut_mask = 16'hEE22;
defparam \Comp_AY|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N16
cycloneiv_lcell_comb \Comp_AY|Add1~0 (
// Equation(s):
// \Comp_AY|Add1~0_combout  = (\Comp_AY|q[0]~0_combout  & (\Comp_AY|Mux15~0_combout  $ (VCC))) # (!\Comp_AY|q[0]~0_combout  & (\Comp_AY|Mux15~0_combout  & VCC))
// \Comp_AY|Add1~1  = CARRY((\Comp_AY|q[0]~0_combout  & \Comp_AY|Mux15~0_combout ))

	.dataa(\Comp_AY|q[0]~0_combout ),
	.datab(\Comp_AY|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Comp_AY|Add1~0_combout ),
	.cout(\Comp_AY|Add1~1 ));
// synopsys translate_off
defparam \Comp_AY|Add1~0 .lut_mask = 16'h6688;
defparam \Comp_AY|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N0
cycloneiv_lcell_comb \Comp_AY|rr[0]~16 (
// Equation(s):
// \Comp_AY|rr[0]~16_combout  = (\Comp_AY|Add1~32_combout  & (\Comp_AY|Add1~0_combout  $ (VCC))) # (!\Comp_AY|Add1~32_combout  & (\Comp_AY|Add1~0_combout  & VCC))
// \Comp_AY|rr[0]~17  = CARRY((\Comp_AY|Add1~32_combout  & \Comp_AY|Add1~0_combout ))

	.dataa(\Comp_AY|Add1~32_combout ),
	.datab(\Comp_AY|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Comp_AY|rr[0]~16_combout ),
	.cout(\Comp_AY|rr[0]~17 ));
// synopsys translate_off
defparam \Comp_AY|rr[0]~16 .lut_mask = 16'h6688;
defparam \Comp_AY|rr[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N2
cycloneiv_lcell_comb \Comp_AY|rr[1]~20 (
// Equation(s):
// \Comp_AY|rr[1]~20_combout  = (\Comp_AY|Add1~2_combout  & (!\Comp_AY|rr[0]~17 )) # (!\Comp_AY|Add1~2_combout  & ((\Comp_AY|rr[0]~17 ) # (GND)))
// \Comp_AY|rr[1]~21  = CARRY((!\Comp_AY|rr[0]~17 ) # (!\Comp_AY|Add1~2_combout ))

	.dataa(\Comp_AY|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[0]~17 ),
	.combout(\Comp_AY|rr[1]~20_combout ),
	.cout(\Comp_AY|rr[1]~21 ));
// synopsys translate_off
defparam \Comp_AY|rr[1]~20 .lut_mask = 16'h5A5F;
defparam \Comp_AY|rr[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N4
cycloneiv_lcell_comb \Comp_AY|rr[2]~22 (
// Equation(s):
// \Comp_AY|rr[2]~22_combout  = (\Comp_AY|Add1~4_combout  & (\Comp_AY|rr[1]~21  $ (GND))) # (!\Comp_AY|Add1~4_combout  & (!\Comp_AY|rr[1]~21  & VCC))
// \Comp_AY|rr[2]~23  = CARRY((\Comp_AY|Add1~4_combout  & !\Comp_AY|rr[1]~21 ))

	.dataa(gnd),
	.datab(\Comp_AY|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[1]~21 ),
	.combout(\Comp_AY|rr[2]~22_combout ),
	.cout(\Comp_AY|rr[2]~23 ));
// synopsys translate_off
defparam \Comp_AY|rr[2]~22 .lut_mask = 16'hC30C;
defparam \Comp_AY|rr[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N6
cycloneiv_lcell_comb \Comp_AY|rr[3]~24 (
// Equation(s):
// \Comp_AY|rr[3]~24_combout  = (\Comp_AY|Add1~6_combout  & (!\Comp_AY|rr[2]~23 )) # (!\Comp_AY|Add1~6_combout  & ((\Comp_AY|rr[2]~23 ) # (GND)))
// \Comp_AY|rr[3]~25  = CARRY((!\Comp_AY|rr[2]~23 ) # (!\Comp_AY|Add1~6_combout ))

	.dataa(gnd),
	.datab(\Comp_AY|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[2]~23 ),
	.combout(\Comp_AY|rr[3]~24_combout ),
	.cout(\Comp_AY|rr[3]~25 ));
// synopsys translate_off
defparam \Comp_AY|rr[3]~24 .lut_mask = 16'h3C3F;
defparam \Comp_AY|rr[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N9
dffeas \Comp_AY|rr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[4]~26_combout ),
	.asdata(\Comp_AY|rr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[4] .is_wysiwyg = "true";
defparam \Comp_AY|rr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N4
cycloneiv_lcell_comb \Comp_AY|RB~1 (
// Equation(s):
// \Comp_AY|RB~1_combout  = (\state.s3~q  & (!\Comp_AY|state.s0~q  & \Comp_RP|altsyncram_component|auto_generated|q_b [0]))

	.dataa(gnd),
	.datab(\state.s3~q ),
	.datac(\Comp_AY|state.s0~q ),
	.datad(\Comp_RP|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\Comp_AY|RB~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|RB~1 .lut_mask = 16'h0C00;
defparam \Comp_AY|RB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N5
dffeas \Comp_AY|RB[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|RB~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RB[0] .is_wysiwyg = "true";
defparam \Comp_AY|RB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N6
cycloneiv_lcell_comb \Comp_AY|q[0]~0 (
// Equation(s):
// \Comp_AY|q[0]~0_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & (\Comp_AY|rr [0])) # (!\RK[6]~reg0_q  & ((\Comp_AY|RB [0]))))) # (!\Comp_AY|state.s1~q  & (((\Comp_AY|RB [0]))))

	.dataa(\Comp_AY|state.s1~q ),
	.datab(\Comp_AY|rr [0]),
	.datac(\Comp_AY|RB [0]),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[0]~0 .lut_mask = 16'hD8F0;
defparam \Comp_AY|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
cycloneiv_lcell_comb \Comp_AY|Add1~2 (
// Equation(s):
// \Comp_AY|Add1~2_combout  = (\Comp_AY|Mux14~1_combout  & ((\Comp_AY|q[1]~15_combout  & (\Comp_AY|Add1~1  & VCC)) # (!\Comp_AY|q[1]~15_combout  & (!\Comp_AY|Add1~1 )))) # (!\Comp_AY|Mux14~1_combout  & ((\Comp_AY|q[1]~15_combout  & (!\Comp_AY|Add1~1 )) # 
// (!\Comp_AY|q[1]~15_combout  & ((\Comp_AY|Add1~1 ) # (GND)))))
// \Comp_AY|Add1~3  = CARRY((\Comp_AY|Mux14~1_combout  & (!\Comp_AY|q[1]~15_combout  & !\Comp_AY|Add1~1 )) # (!\Comp_AY|Mux14~1_combout  & ((!\Comp_AY|Add1~1 ) # (!\Comp_AY|q[1]~15_combout ))))

	.dataa(\Comp_AY|Mux14~1_combout ),
	.datab(\Comp_AY|q[1]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~1 ),
	.combout(\Comp_AY|Add1~2_combout ),
	.cout(\Comp_AY|Add1~3 ));
// synopsys translate_off
defparam \Comp_AY|Add1~2 .lut_mask = 16'h9617;
defparam \Comp_AY|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
cycloneiv_lcell_comb \Comp_AY|Add1~4 (
// Equation(s):
// \Comp_AY|Add1~4_combout  = ((\Comp_AY|Mux13~0_combout  $ (\Comp_AY|q[2]~14_combout  $ (!\Comp_AY|Add1~3 )))) # (GND)
// \Comp_AY|Add1~5  = CARRY((\Comp_AY|Mux13~0_combout  & ((\Comp_AY|q[2]~14_combout ) # (!\Comp_AY|Add1~3 ))) # (!\Comp_AY|Mux13~0_combout  & (\Comp_AY|q[2]~14_combout  & !\Comp_AY|Add1~3 )))

	.dataa(\Comp_AY|Mux13~0_combout ),
	.datab(\Comp_AY|q[2]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~3 ),
	.combout(\Comp_AY|Add1~4_combout ),
	.cout(\Comp_AY|Add1~5 ));
// synopsys translate_off
defparam \Comp_AY|Add1~4 .lut_mask = 16'h698E;
defparam \Comp_AY|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N7
dffeas \Comp_AY|rr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[3]~24_combout ),
	.asdata(\Comp_AY|rr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[3] .is_wysiwyg = "true";
defparam \Comp_AY|rr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N10
cycloneiv_lcell_comb \Comp_AY|RB~6 (
// Equation(s):
// \Comp_AY|RB~6_combout  = (\Comp_AY|state.s0~q  & (((\Comp_AY|RB [0])))) # (!\Comp_AY|state.s0~q  & ((\state.s3~q  & (\Comp_RP|altsyncram_component|auto_generated|q_b [1])) # (!\state.s3~q  & ((\Comp_AY|RB [0])))))

	.dataa(\Comp_RP|altsyncram_component|auto_generated|q_b [1]),
	.datab(\Comp_AY|RB [0]),
	.datac(\Comp_AY|state.s0~q ),
	.datad(\state.s3~q ),
	.cin(gnd),
	.combout(\Comp_AY|RB~6_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|RB~6 .lut_mask = 16'hCACC;
defparam \Comp_AY|RB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N11
dffeas \Comp_AY|RB[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|RB~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RB[1] .is_wysiwyg = "true";
defparam \Comp_AY|RB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N30
cycloneiv_lcell_comb \Comp_AY|RB~5 (
// Equation(s):
// \Comp_AY|RB~5_combout  = (\Comp_AY|state.s0~q  & (\Comp_AY|RB [1])) # (!\Comp_AY|state.s0~q  & ((\state.s3~q  & ((\Comp_RP|altsyncram_component|auto_generated|q_b [2]))) # (!\state.s3~q  & (\Comp_AY|RB [1]))))

	.dataa(\Comp_AY|RB [1]),
	.datab(\Comp_AY|state.s0~q ),
	.datac(\Comp_RP|altsyncram_component|auto_generated|q_b [2]),
	.datad(\state.s3~q ),
	.cin(gnd),
	.combout(\Comp_AY|RB~5_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|RB~5 .lut_mask = 16'hB8AA;
defparam \Comp_AY|RB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N31
dffeas \Comp_AY|RB[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|RB~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RB[2] .is_wysiwyg = "true";
defparam \Comp_AY|RB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N18
cycloneiv_lcell_comb \Comp_AY|RB~4 (
// Equation(s):
// \Comp_AY|RB~4_combout  = (\Comp_AY|state.s0~q  & (\Comp_AY|RB [2])) # (!\Comp_AY|state.s0~q  & ((\state.s3~q  & ((\Comp_RP|altsyncram_component|auto_generated|q_b [3]))) # (!\state.s3~q  & (\Comp_AY|RB [2]))))

	.dataa(\Comp_AY|RB [2]),
	.datab(\Comp_AY|state.s0~q ),
	.datac(\Comp_RP|altsyncram_component|auto_generated|q_b [3]),
	.datad(\state.s3~q ),
	.cin(gnd),
	.combout(\Comp_AY|RB~4_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|RB~4 .lut_mask = 16'hB8AA;
defparam \Comp_AY|RB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N19
dffeas \Comp_AY|RB[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|RB~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RB[3] .is_wysiwyg = "true";
defparam \Comp_AY|RB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N22
cycloneiv_lcell_comb \Comp_AY|RB~3 (
// Equation(s):
// \Comp_AY|RB~3_combout  = (\Comp_AY|state.s0~q  & (\Comp_AY|RB [3])) # (!\Comp_AY|state.s0~q  & ((\state.s3~q  & ((\Comp_RP|altsyncram_component|auto_generated|q_b [4]))) # (!\state.s3~q  & (\Comp_AY|RB [3]))))

	.dataa(\Comp_AY|RB [3]),
	.datab(\Comp_AY|state.s0~q ),
	.datac(\Comp_RP|altsyncram_component|auto_generated|q_b [4]),
	.datad(\state.s3~q ),
	.cin(gnd),
	.combout(\Comp_AY|RB~3_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|RB~3 .lut_mask = 16'hB8AA;
defparam \Comp_AY|RB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N23
dffeas \Comp_AY|RB[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|RB~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RB[4] .is_wysiwyg = "true";
defparam \Comp_AY|RB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N26
cycloneiv_lcell_comb \Comp_AY|RB~2 (
// Equation(s):
// \Comp_AY|RB~2_combout  = (\state.s3~q  & ((\Comp_AY|state.s0~q  & (\Comp_AY|RB [4])) # (!\Comp_AY|state.s0~q  & ((\Comp_RP|altsyncram_component|auto_generated|q_b [5]))))) # (!\state.s3~q  & (\Comp_AY|RB [4]))

	.dataa(\Comp_AY|RB [4]),
	.datab(\state.s3~q ),
	.datac(\Comp_AY|state.s0~q ),
	.datad(\Comp_RP|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\Comp_AY|RB~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|RB~2 .lut_mask = 16'hAEA2;
defparam \Comp_AY|RB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N27
dffeas \Comp_AY|RB[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|RB~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RB[5] .is_wysiwyg = "true";
defparam \Comp_AY|RB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N8
cycloneiv_lcell_comb \Comp_AY|RB~0 (
// Equation(s):
// \Comp_AY|RB~0_combout  = (\state.s3~q  & ((\Comp_AY|state.s0~q  & (\Comp_AY|RB [5])) # (!\Comp_AY|state.s0~q  & ((\Comp_RP|altsyncram_component|auto_generated|q_b [6]))))) # (!\state.s3~q  & (\Comp_AY|RB [5]))

	.dataa(\Comp_AY|RB [5]),
	.datab(\state.s3~q ),
	.datac(\Comp_AY|state.s0~q ),
	.datad(\Comp_RP|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\Comp_AY|RB~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|RB~0 .lut_mask = 16'hAEA2;
defparam \Comp_AY|RB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N9
dffeas \Comp_AY|RB[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|RB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RB[6] .is_wysiwyg = "true";
defparam \Comp_AY|RB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N8
cycloneiv_lcell_comb \Comp_AY|y[4]~0 (
// Equation(s):
// \Comp_AY|y[4]~0_combout  = (\Comp_AY|state.s1~q  & (((\Comp_AY|RB [6] & !\Comp_AY|RB [7])) # (!\RK[6]~reg0_q )))

	.dataa(\RK[6]~reg0_q ),
	.datab(\Comp_AY|RB [6]),
	.datac(\Comp_AY|RB [7]),
	.datad(\Comp_AY|state.s1~q ),
	.cin(gnd),
	.combout(\Comp_AY|y[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|y[4]~0 .lut_mask = 16'h5D00;
defparam \Comp_AY|y[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N12
cycloneiv_lcell_comb \a~2 (
// Equation(s):
// \a~2_combout  = (\RK[7]~reg0_q  & (\Comp_RP|altsyncram_component|auto_generated|q_a [2])) # (!\RK[7]~reg0_q  & ((\RK[6]~reg0_q  & ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2]))) # (!\RK[6]~reg0_q  & 
// (\Comp_RP|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\Comp_RP|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RK[7]~reg0_q ),
	.datac(\RK[6]~reg0_q ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\a~2_combout ),
	.cout());
// synopsys translate_off
defparam \a~2 .lut_mask = 16'hBA8A;
defparam \a~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N13
dffeas \Comp_AY|RA[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RA[2] .is_wysiwyg = "true";
defparam \Comp_AY|RA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
cycloneiv_lcell_comb \Comp_AY|Mux13~0 (
// Equation(s):
// \Comp_AY|Mux13~0_combout  = (\Comp_AY|RA [2] & ((\Comp_AY|y[4]~0_combout ))) # (!\Comp_AY|RA [2] & (\Comp_AY|Mux14~0_combout ))

	.dataa(\Comp_AY|Mux14~0_combout ),
	.datab(\Comp_AY|y[4]~0_combout ),
	.datac(gnd),
	.datad(\Comp_AY|RA [2]),
	.cin(gnd),
	.combout(\Comp_AY|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Mux13~0 .lut_mask = 16'hCCAA;
defparam \Comp_AY|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N5
dffeas \Comp_AY|rr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[2]~22_combout ),
	.asdata(\Comp_AY|rr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[2] .is_wysiwyg = "true";
defparam \Comp_AY|rr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N14
cycloneiv_lcell_comb \IA[0]~0 (
// Equation(s):
// \IA[0]~0_combout  = (\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\Comp_RP|altsyncram_component|auto_generated|q_a [0] $ (VCC))) # (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// (\Comp_RP|altsyncram_component|auto_generated|q_a [0] & VCC))
// \IA[0]~1  = CARRY((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \Comp_RP|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\Comp_RP|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IA[0]~0_combout ),
	.cout(\IA[0]~1 ));
// synopsys translate_off
defparam \IA[0]~0 .lut_mask = 16'h6688;
defparam \IA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N16
cycloneiv_lcell_comb \IA[1]~2 (
// Equation(s):
// \IA[1]~2_combout  = (\Comp_RP|altsyncram_component|auto_generated|q_a [1] & ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\IA[0]~1  & VCC)) # (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\IA[0]~1 )))) # 
// (!\Comp_RP|altsyncram_component|auto_generated|q_a [1] & ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\IA[0]~1 )) # (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\IA[0]~1 ) # (GND)))))
// \IA[1]~3  = CARRY((\Comp_RP|altsyncram_component|auto_generated|q_a [1] & (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1] & !\IA[0]~1 )) # (!\Comp_RP|altsyncram_component|auto_generated|q_a [1] & ((!\IA[0]~1 ) # 
// (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\Comp_RP|altsyncram_component|auto_generated|q_a [1]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IA[0]~1 ),
	.combout(\IA[1]~2_combout ),
	.cout(\IA[1]~3 ));
// synopsys translate_off
defparam \IA[1]~2 .lut_mask = 16'h9617;
defparam \IA[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N18
cycloneiv_lcell_comb \IA[2]~4 (
// Equation(s):
// \IA[2]~4_combout  = ((\Comp_RP|altsyncram_component|auto_generated|q_a [2] $ (\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2] $ (!\IA[1]~3 )))) # (GND)
// \IA[2]~5  = CARRY((\Comp_RP|altsyncram_component|auto_generated|q_a [2] & ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (!\IA[1]~3 ))) # (!\Comp_RP|altsyncram_component|auto_generated|q_a [2] & 
// (\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2] & !\IA[1]~3 )))

	.dataa(\Comp_RP|altsyncram_component|auto_generated|q_a [2]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IA[1]~3 ),
	.combout(\IA[2]~4_combout ),
	.cout(\IA[2]~5 ));
// synopsys translate_off
defparam \IA[2]~4 .lut_mask = 16'h698E;
defparam \IA[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N20
cycloneiv_lcell_comb \IA[3]~6 (
// Equation(s):
// \IA[3]~6_combout  = (\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\Comp_RP|altsyncram_component|auto_generated|q_a [3] & (\IA[2]~5  & VCC)) # (!\Comp_RP|altsyncram_component|auto_generated|q_a [3] & (!\IA[2]~5 )))) # 
// (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\Comp_RP|altsyncram_component|auto_generated|q_a [3] & (!\IA[2]~5 )) # (!\Comp_RP|altsyncram_component|auto_generated|q_a [3] & ((\IA[2]~5 ) # (GND)))))
// \IA[3]~7  = CARRY((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (!\Comp_RP|altsyncram_component|auto_generated|q_a [3] & !\IA[2]~5 )) # (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((!\IA[2]~5 ) # 
// (!\Comp_RP|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\Comp_RP|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IA[2]~5 ),
	.combout(\IA[3]~6_combout ),
	.cout(\IA[3]~7 ));
// synopsys translate_off
defparam \IA[3]~6 .lut_mask = 16'h9617;
defparam \IA[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N22
cycloneiv_lcell_comb \IA[4]~8 (
// Equation(s):
// \IA[4]~8_combout  = ((\Comp_RP|altsyncram_component|auto_generated|q_a [4] $ (\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4] $ (!\IA[3]~7 )))) # (GND)
// \IA[4]~9  = CARRY((\Comp_RP|altsyncram_component|auto_generated|q_a [4] & ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4]) # (!\IA[3]~7 ))) # (!\Comp_RP|altsyncram_component|auto_generated|q_a [4] & 
// (\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4] & !\IA[3]~7 )))

	.dataa(\Comp_RP|altsyncram_component|auto_generated|q_a [4]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IA[3]~7 ),
	.combout(\IA[4]~8_combout ),
	.cout(\IA[4]~9 ));
// synopsys translate_off
defparam \IA[4]~8 .lut_mask = 16'h698E;
defparam \IA[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N24
cycloneiv_lcell_comb \IA[5]~10 (
// Equation(s):
// \IA[5]~10_combout  = (\Comp_RP|altsyncram_component|auto_generated|q_a [5] & ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\IA[4]~9  & VCC)) # (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\IA[4]~9 )))) # 
// (!\Comp_RP|altsyncram_component|auto_generated|q_a [5] & ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\IA[4]~9 )) # (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\IA[4]~9 ) # (GND)))))
// \IA[5]~11  = CARRY((\Comp_RP|altsyncram_component|auto_generated|q_a [5] & (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5] & !\IA[4]~9 )) # (!\Comp_RP|altsyncram_component|auto_generated|q_a [5] & ((!\IA[4]~9 ) # 
// (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5]))))

	.dataa(\Comp_RP|altsyncram_component|auto_generated|q_a [5]),
	.datab(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IA[4]~9 ),
	.combout(\IA[5]~10_combout ),
	.cout(\IA[5]~11 ));
// synopsys translate_off
defparam \IA[5]~10 .lut_mask = 16'h9617;
defparam \IA[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N12
cycloneiv_lcell_comb \RA[0]~8 (
// Equation(s):
// \RA[0]~8_combout  = \RA[0]~reg0_q  $ (VCC)
// \RA[0]~9  = CARRY(\RA[0]~reg0_q )

	.dataa(\RA[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RA[0]~8_combout ),
	.cout(\RA[0]~9 ));
// synopsys translate_off
defparam \RA[0]~8 .lut_mask = 16'h55AA;
defparam \RA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N18
cycloneiv_lcell_comb \RA[6]~10 (
// Equation(s):
// \RA[6]~10_combout  = (\state.s2~q ) # ((\state.s4~q  & !\Comp_AY|sko~0_combout ))

	.dataa(\state.s4~q ),
	.datab(\Comp_AY|sko~0_combout ),
	.datac(gnd),
	.datad(\state.s2~q ),
	.cin(gnd),
	.combout(\RA[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RA[6]~10 .lut_mask = 16'hFF22;
defparam \RA[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N13
dffeas \RA[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RA[0]~8_combout ),
	.asdata(\IA[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s2~q ),
	.ena(\RA[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RA[0]~reg0 .is_wysiwyg = "true";
defparam \RA[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N14
cycloneiv_lcell_comb \RA[1]~11 (
// Equation(s):
// \RA[1]~11_combout  = (\RA[1]~reg0_q  & (!\RA[0]~9 )) # (!\RA[1]~reg0_q  & ((\RA[0]~9 ) # (GND)))
// \RA[1]~12  = CARRY((!\RA[0]~9 ) # (!\RA[1]~reg0_q ))

	.dataa(gnd),
	.datab(\RA[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RA[0]~9 ),
	.combout(\RA[1]~11_combout ),
	.cout(\RA[1]~12 ));
// synopsys translate_off
defparam \RA[1]~11 .lut_mask = 16'h3C3F;
defparam \RA[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N15
dffeas \RA[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RA[1]~11_combout ),
	.asdata(\IA[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s2~q ),
	.ena(\RA[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RA[1]~reg0 .is_wysiwyg = "true";
defparam \RA[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
cycloneiv_lcell_comb \RA[2]~13 (
// Equation(s):
// \RA[2]~13_combout  = (\RA[2]~reg0_q  & (\RA[1]~12  $ (GND))) # (!\RA[2]~reg0_q  & (!\RA[1]~12  & VCC))
// \RA[2]~14  = CARRY((\RA[2]~reg0_q  & !\RA[1]~12 ))

	.dataa(gnd),
	.datab(\RA[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RA[1]~12 ),
	.combout(\RA[2]~13_combout ),
	.cout(\RA[2]~14 ));
// synopsys translate_off
defparam \RA[2]~13 .lut_mask = 16'hC30C;
defparam \RA[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N17
dffeas \RA[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RA[2]~13_combout ),
	.asdata(\IA[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s2~q ),
	.ena(\RA[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RA[2]~reg0 .is_wysiwyg = "true";
defparam \RA[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N18
cycloneiv_lcell_comb \RA[3]~15 (
// Equation(s):
// \RA[3]~15_combout  = (\RA[3]~reg0_q  & (!\RA[2]~14 )) # (!\RA[3]~reg0_q  & ((\RA[2]~14 ) # (GND)))
// \RA[3]~16  = CARRY((!\RA[2]~14 ) # (!\RA[3]~reg0_q ))

	.dataa(gnd),
	.datab(\RA[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RA[2]~14 ),
	.combout(\RA[3]~15_combout ),
	.cout(\RA[3]~16 ));
// synopsys translate_off
defparam \RA[3]~15 .lut_mask = 16'h3C3F;
defparam \RA[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N19
dffeas \RA[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RA[3]~15_combout ),
	.asdata(\IA[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s2~q ),
	.ena(\RA[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RA[3]~reg0 .is_wysiwyg = "true";
defparam \RA[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N20
cycloneiv_lcell_comb \RA[4]~17 (
// Equation(s):
// \RA[4]~17_combout  = (\RA[4]~reg0_q  & (\RA[3]~16  $ (GND))) # (!\RA[4]~reg0_q  & (!\RA[3]~16  & VCC))
// \RA[4]~18  = CARRY((\RA[4]~reg0_q  & !\RA[3]~16 ))

	.dataa(gnd),
	.datab(\RA[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RA[3]~16 ),
	.combout(\RA[4]~17_combout ),
	.cout(\RA[4]~18 ));
// synopsys translate_off
defparam \RA[4]~17 .lut_mask = 16'hC30C;
defparam \RA[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N21
dffeas \RA[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RA[4]~17_combout ),
	.asdata(\IA[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s2~q ),
	.ena(\RA[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RA[4]~reg0 .is_wysiwyg = "true";
defparam \RA[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N22
cycloneiv_lcell_comb \RA[5]~19 (
// Equation(s):
// \RA[5]~19_combout  = (\RA[5]~reg0_q  & (!\RA[4]~18 )) # (!\RA[5]~reg0_q  & ((\RA[4]~18 ) # (GND)))
// \RA[5]~20  = CARRY((!\RA[4]~18 ) # (!\RA[5]~reg0_q ))

	.dataa(\RA[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RA[4]~18 ),
	.combout(\RA[5]~19_combout ),
	.cout(\RA[5]~20 ));
// synopsys translate_off
defparam \RA[5]~19 .lut_mask = 16'h5A5F;
defparam \RA[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N23
dffeas \RA[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RA[5]~19_combout ),
	.asdata(\IA[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s2~q ),
	.ena(\RA[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RA[5]~reg0 .is_wysiwyg = "true";
defparam \RA[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N10
cycloneiv_lcell_comb \address_OP~11 (
// Equation(s):
// \address_OP~11_combout  = (\state.s2~q  & (\IA[5]~10_combout )) # (!\state.s2~q  & ((\RA[5]~reg0_q )))

	.dataa(\IA[5]~10_combout ),
	.datab(gnd),
	.datac(\RA[5]~reg0_q ),
	.datad(\state.s2~q ),
	.cin(gnd),
	.combout(\address_OP~11_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~11 .lut_mask = 16'hAAF0;
defparam \address_OP~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N26
cycloneiv_lcell_comb \address_OP~12 (
// Equation(s):
// \address_OP~12_combout  = (\address_OP~1_combout  & (\CK[5]~reg0_q )) # (!\address_OP~1_combout  & ((\address_OP~11_combout )))

	.dataa(gnd),
	.datab(\address_OP~1_combout ),
	.datac(\CK[5]~reg0_q ),
	.datad(\address_OP~11_combout ),
	.cin(gnd),
	.combout(\address_OP~12_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~12 .lut_mask = 16'hF3C0;
defparam \address_OP~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
cycloneiv_lcell_comb \IA[6]~12 (
// Equation(s):
// \IA[6]~12_combout  = ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6] $ (\Comp_RP|altsyncram_component|auto_generated|q_a [6] $ (!\IA[5]~11 )))) # (GND)
// \IA[6]~13  = CARRY((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ((\Comp_RP|altsyncram_component|auto_generated|q_a [6]) # (!\IA[5]~11 ))) # (!\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\Comp_RP|altsyncram_component|auto_generated|q_a [6] & !\IA[5]~11 )))

	.dataa(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\Comp_RP|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IA[5]~11 ),
	.combout(\IA[6]~12_combout ),
	.cout(\IA[6]~13 ));
// synopsys translate_off
defparam \IA[6]~12 .lut_mask = 16'h698E;
defparam \IA[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N24
cycloneiv_lcell_comb \RA[6]~21 (
// Equation(s):
// \RA[6]~21_combout  = (\RA[6]~reg0_q  & (\RA[5]~20  $ (GND))) # (!\RA[6]~reg0_q  & (!\RA[5]~20  & VCC))
// \RA[6]~22  = CARRY((\RA[6]~reg0_q  & !\RA[5]~20 ))

	.dataa(gnd),
	.datab(\RA[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RA[5]~20 ),
	.combout(\RA[6]~21_combout ),
	.cout(\RA[6]~22 ));
// synopsys translate_off
defparam \RA[6]~21 .lut_mask = 16'hC30C;
defparam \RA[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N25
dffeas \RA[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RA[6]~21_combout ),
	.asdata(\IA[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s2~q ),
	.ena(\RA[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RA[6]~reg0 .is_wysiwyg = "true";
defparam \RA[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N4
cycloneiv_lcell_comb \address_OP~13 (
// Equation(s):
// \address_OP~13_combout  = (\state.s2~q  & (\IA[6]~12_combout )) # (!\state.s2~q  & ((\RA[6]~reg0_q )))

	.dataa(gnd),
	.datab(\state.s2~q ),
	.datac(\IA[6]~12_combout ),
	.datad(\RA[6]~reg0_q ),
	.cin(gnd),
	.combout(\address_OP~13_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~13 .lut_mask = 16'hF3C0;
defparam \address_OP~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N18
cycloneiv_lcell_comb \CK[6]~21 (
// Equation(s):
// \CK[6]~21_combout  = ((\Add0~5_combout  $ (\CK[6]~reg0_q  $ (!\CK[5]~20 )))) # (GND)
// \CK[6]~22  = CARRY((\Add0~5_combout  & ((\CK[6]~reg0_q ) # (!\CK[5]~20 ))) # (!\Add0~5_combout  & (\CK[6]~reg0_q  & !\CK[5]~20 )))

	.dataa(\Add0~5_combout ),
	.datab(\CK[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CK[5]~20 ),
	.combout(\CK[6]~21_combout ),
	.cout(\CK[6]~22 ));
// synopsys translate_off
defparam \CK[6]~21 .lut_mask = 16'h698E;
defparam \CK[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N19
dffeas \CK[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CK[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CK[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CK[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CK[6]~reg0 .is_wysiwyg = "true";
defparam \CK[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N20
cycloneiv_lcell_comb \address_OP~14 (
// Equation(s):
// \address_OP~14_combout  = (\address_OP~1_combout  & ((\CK[6]~reg0_q ))) # (!\address_OP~1_combout  & (\address_OP~13_combout ))

	.dataa(gnd),
	.datab(\address_OP~1_combout ),
	.datac(\address_OP~13_combout ),
	.datad(\CK[6]~reg0_q ),
	.cin(gnd),
	.combout(\address_OP~14_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~14 .lut_mask = 16'hFC30;
defparam \address_OP~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N28
cycloneiv_lcell_comb \IA[7]~14 (
// Equation(s):
// \IA[7]~14_combout  = \Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [7] $ (\IA[6]~13  $ (\Comp_RP|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Comp_RP|altsyncram_component|auto_generated|q_a [7]),
	.cin(\IA[6]~13 ),
	.combout(\IA[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IA[7]~14 .lut_mask = 16'hA55A;
defparam \IA[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N26
cycloneiv_lcell_comb \RA[7]~23 (
// Equation(s):
// \RA[7]~23_combout  = \RA[7]~reg0_q  $ (\RA[6]~22 )

	.dataa(\RA[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\RA[6]~22 ),
	.combout(\RA[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RA[7]~23 .lut_mask = 16'h5A5A;
defparam \RA[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N27
dffeas \RA[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RA[7]~23_combout ),
	.asdata(\IA[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state.s2~q ),
	.ena(\RA[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RA[7]~reg0 .is_wysiwyg = "true";
defparam \RA[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N30
cycloneiv_lcell_comb \address_OP~15 (
// Equation(s):
// \address_OP~15_combout  = (\state.s2~q  & (\IA[7]~14_combout )) # (!\state.s2~q  & ((\RA[7]~reg0_q )))

	.dataa(\IA[7]~14_combout ),
	.datab(gnd),
	.datac(\RA[7]~reg0_q ),
	.datad(\state.s2~q ),
	.cin(gnd),
	.combout(\address_OP~15_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~15 .lut_mask = 16'hAAF0;
defparam \address_OP~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N20
cycloneiv_lcell_comb \CK[7]~23 (
// Equation(s):
// \CK[7]~23_combout  = \Add0~5_combout  $ (\CK[6]~22  $ (\CK[7]~reg0_q ))

	.dataa(\Add0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CK[7]~reg0_q ),
	.cin(\CK[6]~22 ),
	.combout(\CK[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CK[7]~23 .lut_mask = 16'hA55A;
defparam \CK[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y47_N21
dffeas \CK[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CK[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CK[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CK[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CK[7]~reg0 .is_wysiwyg = "true";
defparam \CK[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N22
cycloneiv_lcell_comb \address_OP~16 (
// Equation(s):
// \address_OP~16_combout  = (\address_OP~1_combout  & ((\CK[7]~reg0_q ))) # (!\address_OP~1_combout  & (\address_OP~15_combout ))

	.dataa(gnd),
	.datab(\address_OP~15_combout ),
	.datac(\address_OP~1_combout ),
	.datad(\CK[7]~reg0_q ),
	.cin(gnd),
	.combout(\address_OP~16_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~16 .lut_mask = 16'hFC0C;
defparam \address_OP~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneiv_lcell_comb \Comp_AY|q[9]~7 (
// Equation(s):
// \Comp_AY|q[9]~7_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & ((\Comp_AY|rr [9]))) # (!\RK[6]~reg0_q  & (\Comp_AY|RB [7])))) # (!\Comp_AY|state.s1~q  & (\Comp_AY|RB [7]))

	.dataa(\Comp_AY|RB [7]),
	.datab(\Comp_AY|rr [9]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[9]~7 .lut_mask = 16'hCAAA;
defparam \Comp_AY|q[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
cycloneiv_lcell_comb \Comp_AY|Add1~18 (
// Equation(s):
// \Comp_AY|Add1~18_combout  = (\Comp_AY|q[9]~7_combout  & ((\Comp_AY|Mux0~0_combout  & (\Comp_AY|Add1~17  & VCC)) # (!\Comp_AY|Mux0~0_combout  & (!\Comp_AY|Add1~17 )))) # (!\Comp_AY|q[9]~7_combout  & ((\Comp_AY|Mux0~0_combout  & (!\Comp_AY|Add1~17 )) # 
// (!\Comp_AY|Mux0~0_combout  & ((\Comp_AY|Add1~17 ) # (GND)))))
// \Comp_AY|Add1~19  = CARRY((\Comp_AY|q[9]~7_combout  & (!\Comp_AY|Mux0~0_combout  & !\Comp_AY|Add1~17 )) # (!\Comp_AY|q[9]~7_combout  & ((!\Comp_AY|Add1~17 ) # (!\Comp_AY|Mux0~0_combout ))))

	.dataa(\Comp_AY|q[9]~7_combout ),
	.datab(\Comp_AY|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~17 ),
	.combout(\Comp_AY|Add1~18_combout ),
	.cout(\Comp_AY|Add1~19 ));
// synopsys translate_off
defparam \Comp_AY|Add1~18 .lut_mask = 16'h9617;
defparam \Comp_AY|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N18
cycloneiv_lcell_comb \Comp_AY|rr[9]~36 (
// Equation(s):
// \Comp_AY|rr[9]~36_combout  = (\Comp_AY|Add1~18_combout  & (!\Comp_AY|rr[8]~35 )) # (!\Comp_AY|Add1~18_combout  & ((\Comp_AY|rr[8]~35 ) # (GND)))
// \Comp_AY|rr[9]~37  = CARRY((!\Comp_AY|rr[8]~35 ) # (!\Comp_AY|Add1~18_combout ))

	.dataa(\Comp_AY|Add1~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[8]~35 ),
	.combout(\Comp_AY|rr[9]~36_combout ),
	.cout(\Comp_AY|rr[9]~37 ));
// synopsys translate_off
defparam \Comp_AY|rr[9]~36 .lut_mask = 16'h5A5F;
defparam \Comp_AY|rr[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N19
dffeas \Comp_AY|rr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[9]~36_combout ),
	.asdata(\Comp_AY|rr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[9] .is_wysiwyg = "true";
defparam \Comp_AY|rr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N16
cycloneiv_lcell_comb \data_in_OP~1 (
// Equation(s):
// \data_in_OP~1_combout  = (\state.s5~q  & (\Comp_AY|rr [9])) # (!\state.s5~q  & ((\Comp_AY|rr [1])))

	.dataa(\Comp_AY|rr [9]),
	.datab(\Comp_AY|rr [1]),
	.datac(\state.s5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_in_OP~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_OP~1 .lut_mask = 16'hACAC;
defparam \data_in_OP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
cycloneiv_lcell_comb \Comp_AY|q[10]~6 (
// Equation(s):
// \Comp_AY|q[10]~6_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & (\Comp_AY|rr [10])) # (!\RK[6]~reg0_q  & ((\Comp_AY|RB [7]))))) # (!\Comp_AY|state.s1~q  & (((\Comp_AY|RB [7]))))

	.dataa(\Comp_AY|state.s1~q ),
	.datab(\RK[6]~reg0_q ),
	.datac(\Comp_AY|rr [10]),
	.datad(\Comp_AY|RB [7]),
	.cin(gnd),
	.combout(\Comp_AY|q[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[10]~6 .lut_mask = 16'hF780;
defparam \Comp_AY|q[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
cycloneiv_lcell_comb \Comp_AY|Add1~20 (
// Equation(s):
// \Comp_AY|Add1~20_combout  = ((\Comp_AY|q[10]~6_combout  $ (\Comp_AY|Mux0~0_combout  $ (!\Comp_AY|Add1~19 )))) # (GND)
// \Comp_AY|Add1~21  = CARRY((\Comp_AY|q[10]~6_combout  & ((\Comp_AY|Mux0~0_combout ) # (!\Comp_AY|Add1~19 ))) # (!\Comp_AY|q[10]~6_combout  & (\Comp_AY|Mux0~0_combout  & !\Comp_AY|Add1~19 )))

	.dataa(\Comp_AY|q[10]~6_combout ),
	.datab(\Comp_AY|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~19 ),
	.combout(\Comp_AY|Add1~20_combout ),
	.cout(\Comp_AY|Add1~21 ));
// synopsys translate_off
defparam \Comp_AY|Add1~20 .lut_mask = 16'h698E;
defparam \Comp_AY|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N20
cycloneiv_lcell_comb \Comp_AY|rr[10]~38 (
// Equation(s):
// \Comp_AY|rr[10]~38_combout  = (\Comp_AY|Add1~20_combout  & (\Comp_AY|rr[9]~37  $ (GND))) # (!\Comp_AY|Add1~20_combout  & (!\Comp_AY|rr[9]~37  & VCC))
// \Comp_AY|rr[10]~39  = CARRY((\Comp_AY|Add1~20_combout  & !\Comp_AY|rr[9]~37 ))

	.dataa(gnd),
	.datab(\Comp_AY|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[9]~37 ),
	.combout(\Comp_AY|rr[10]~38_combout ),
	.cout(\Comp_AY|rr[10]~39 ));
// synopsys translate_off
defparam \Comp_AY|rr[10]~38 .lut_mask = 16'hC30C;
defparam \Comp_AY|rr[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N21
dffeas \Comp_AY|rr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[10]~38_combout ),
	.asdata(\Comp_AY|rr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[10] .is_wysiwyg = "true";
defparam \Comp_AY|rr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N26
cycloneiv_lcell_comb \data_in_OP~2 (
// Equation(s):
// \data_in_OP~2_combout  = (\state.s5~q  & (\Comp_AY|rr [10])) # (!\state.s5~q  & ((\Comp_AY|rr [2])))

	.dataa(\Comp_AY|rr [10]),
	.datab(\Comp_AY|rr [2]),
	.datac(\state.s5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_in_OP~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_OP~2 .lut_mask = 16'hACAC;
defparam \data_in_OP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N26
cycloneiv_lcell_comb \Comp_AY|q[11]~5 (
// Equation(s):
// \Comp_AY|q[11]~5_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & ((\Comp_AY|rr [11]))) # (!\RK[6]~reg0_q  & (\Comp_AY|RB [7])))) # (!\Comp_AY|state.s1~q  & (\Comp_AY|RB [7]))

	.dataa(\Comp_AY|RB [7]),
	.datab(\Comp_AY|rr [11]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[11]~5 .lut_mask = 16'hCAAA;
defparam \Comp_AY|q[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
cycloneiv_lcell_comb \Comp_AY|Add1~22 (
// Equation(s):
// \Comp_AY|Add1~22_combout  = (\Comp_AY|q[11]~5_combout  & ((\Comp_AY|Mux0~0_combout  & (\Comp_AY|Add1~21  & VCC)) # (!\Comp_AY|Mux0~0_combout  & (!\Comp_AY|Add1~21 )))) # (!\Comp_AY|q[11]~5_combout  & ((\Comp_AY|Mux0~0_combout  & (!\Comp_AY|Add1~21 )) # 
// (!\Comp_AY|Mux0~0_combout  & ((\Comp_AY|Add1~21 ) # (GND)))))
// \Comp_AY|Add1~23  = CARRY((\Comp_AY|q[11]~5_combout  & (!\Comp_AY|Mux0~0_combout  & !\Comp_AY|Add1~21 )) # (!\Comp_AY|q[11]~5_combout  & ((!\Comp_AY|Add1~21 ) # (!\Comp_AY|Mux0~0_combout ))))

	.dataa(\Comp_AY|q[11]~5_combout ),
	.datab(\Comp_AY|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~21 ),
	.combout(\Comp_AY|Add1~22_combout ),
	.cout(\Comp_AY|Add1~23 ));
// synopsys translate_off
defparam \Comp_AY|Add1~22 .lut_mask = 16'h9617;
defparam \Comp_AY|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N22
cycloneiv_lcell_comb \Comp_AY|rr[11]~40 (
// Equation(s):
// \Comp_AY|rr[11]~40_combout  = (\Comp_AY|Add1~22_combout  & (!\Comp_AY|rr[10]~39 )) # (!\Comp_AY|Add1~22_combout  & ((\Comp_AY|rr[10]~39 ) # (GND)))
// \Comp_AY|rr[11]~41  = CARRY((!\Comp_AY|rr[10]~39 ) # (!\Comp_AY|Add1~22_combout ))

	.dataa(\Comp_AY|Add1~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[10]~39 ),
	.combout(\Comp_AY|rr[11]~40_combout ),
	.cout(\Comp_AY|rr[11]~41 ));
// synopsys translate_off
defparam \Comp_AY|rr[11]~40 .lut_mask = 16'h5A5F;
defparam \Comp_AY|rr[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N23
dffeas \Comp_AY|rr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[11]~40_combout ),
	.asdata(\Comp_AY|rr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[11] .is_wysiwyg = "true";
defparam \Comp_AY|rr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
cycloneiv_lcell_comb \data_in_OP~3 (
// Equation(s):
// \data_in_OP~3_combout  = (\state.s5~q  & ((\Comp_AY|rr [11]))) # (!\state.s5~q  & (\Comp_AY|rr [3]))

	.dataa(\Comp_AY|rr [3]),
	.datab(\Comp_AY|rr [11]),
	.datac(\state.s5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_in_OP~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_OP~3 .lut_mask = 16'hCACA;
defparam \data_in_OP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneiv_lcell_comb \Comp_AY|q[12]~4 (
// Equation(s):
// \Comp_AY|q[12]~4_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & ((\Comp_AY|rr [12]))) # (!\RK[6]~reg0_q  & (\Comp_AY|RB [7])))) # (!\Comp_AY|state.s1~q  & (\Comp_AY|RB [7]))

	.dataa(\Comp_AY|RB [7]),
	.datab(\Comp_AY|rr [12]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[12]~4 .lut_mask = 16'hCAAA;
defparam \Comp_AY|q[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneiv_lcell_comb \Comp_AY|Add1~24 (
// Equation(s):
// \Comp_AY|Add1~24_combout  = ((\Comp_AY|q[12]~4_combout  $ (\Comp_AY|Mux0~0_combout  $ (!\Comp_AY|Add1~23 )))) # (GND)
// \Comp_AY|Add1~25  = CARRY((\Comp_AY|q[12]~4_combout  & ((\Comp_AY|Mux0~0_combout ) # (!\Comp_AY|Add1~23 ))) # (!\Comp_AY|q[12]~4_combout  & (\Comp_AY|Mux0~0_combout  & !\Comp_AY|Add1~23 )))

	.dataa(\Comp_AY|q[12]~4_combout ),
	.datab(\Comp_AY|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~23 ),
	.combout(\Comp_AY|Add1~24_combout ),
	.cout(\Comp_AY|Add1~25 ));
// synopsys translate_off
defparam \Comp_AY|Add1~24 .lut_mask = 16'h698E;
defparam \Comp_AY|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N24
cycloneiv_lcell_comb \Comp_AY|rr[12]~42 (
// Equation(s):
// \Comp_AY|rr[12]~42_combout  = (\Comp_AY|Add1~24_combout  & (\Comp_AY|rr[11]~41  $ (GND))) # (!\Comp_AY|Add1~24_combout  & (!\Comp_AY|rr[11]~41  & VCC))
// \Comp_AY|rr[12]~43  = CARRY((\Comp_AY|Add1~24_combout  & !\Comp_AY|rr[11]~41 ))

	.dataa(\Comp_AY|Add1~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[11]~41 ),
	.combout(\Comp_AY|rr[12]~42_combout ),
	.cout(\Comp_AY|rr[12]~43 ));
// synopsys translate_off
defparam \Comp_AY|rr[12]~42 .lut_mask = 16'hA50A;
defparam \Comp_AY|rr[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N25
dffeas \Comp_AY|rr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[12]~42_combout ),
	.asdata(\Comp_AY|rr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[12] .is_wysiwyg = "true";
defparam \Comp_AY|rr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N30
cycloneiv_lcell_comb \data_in_OP~4 (
// Equation(s):
// \data_in_OP~4_combout  = (\state.s5~q  & ((\Comp_AY|rr [12]))) # (!\state.s5~q  & (\Comp_AY|rr [4]))

	.dataa(\Comp_AY|rr [4]),
	.datab(\Comp_AY|rr [12]),
	.datac(\state.s5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_in_OP~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_OP~4 .lut_mask = 16'hCACA;
defparam \data_in_OP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneiv_lcell_comb \Comp_AY|q[13]~3 (
// Equation(s):
// \Comp_AY|q[13]~3_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & ((\Comp_AY|rr [13]))) # (!\RK[6]~reg0_q  & (\Comp_AY|RB [7])))) # (!\Comp_AY|state.s1~q  & (\Comp_AY|RB [7]))

	.dataa(\Comp_AY|RB [7]),
	.datab(\Comp_AY|rr [13]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[13]~3 .lut_mask = 16'hCAAA;
defparam \Comp_AY|q[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N10
cycloneiv_lcell_comb \Comp_AY|Add1~26 (
// Equation(s):
// \Comp_AY|Add1~26_combout  = (\Comp_AY|q[13]~3_combout  & ((\Comp_AY|Mux0~0_combout  & (\Comp_AY|Add1~25  & VCC)) # (!\Comp_AY|Mux0~0_combout  & (!\Comp_AY|Add1~25 )))) # (!\Comp_AY|q[13]~3_combout  & ((\Comp_AY|Mux0~0_combout  & (!\Comp_AY|Add1~25 )) # 
// (!\Comp_AY|Mux0~0_combout  & ((\Comp_AY|Add1~25 ) # (GND)))))
// \Comp_AY|Add1~27  = CARRY((\Comp_AY|q[13]~3_combout  & (!\Comp_AY|Mux0~0_combout  & !\Comp_AY|Add1~25 )) # (!\Comp_AY|q[13]~3_combout  & ((!\Comp_AY|Add1~25 ) # (!\Comp_AY|Mux0~0_combout ))))

	.dataa(\Comp_AY|q[13]~3_combout ),
	.datab(\Comp_AY|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~25 ),
	.combout(\Comp_AY|Add1~26_combout ),
	.cout(\Comp_AY|Add1~27 ));
// synopsys translate_off
defparam \Comp_AY|Add1~26 .lut_mask = 16'h9617;
defparam \Comp_AY|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N26
cycloneiv_lcell_comb \Comp_AY|rr[13]~44 (
// Equation(s):
// \Comp_AY|rr[13]~44_combout  = (\Comp_AY|Add1~26_combout  & (!\Comp_AY|rr[12]~43 )) # (!\Comp_AY|Add1~26_combout  & ((\Comp_AY|rr[12]~43 ) # (GND)))
// \Comp_AY|rr[13]~45  = CARRY((!\Comp_AY|rr[12]~43 ) # (!\Comp_AY|Add1~26_combout ))

	.dataa(\Comp_AY|Add1~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[12]~43 ),
	.combout(\Comp_AY|rr[13]~44_combout ),
	.cout(\Comp_AY|rr[13]~45 ));
// synopsys translate_off
defparam \Comp_AY|rr[13]~44 .lut_mask = 16'h5A5F;
defparam \Comp_AY|rr[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N27
dffeas \Comp_AY|rr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[13]~44_combout ),
	.asdata(\Comp_AY|rr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[13] .is_wysiwyg = "true";
defparam \Comp_AY|rr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N8
cycloneiv_lcell_comb \data_in_OP~5 (
// Equation(s):
// \data_in_OP~5_combout  = (\state.s5~q  & (\Comp_AY|rr [13])) # (!\state.s5~q  & ((\Comp_AY|rr [5])))

	.dataa(\state.s5~q ),
	.datab(\Comp_AY|rr [13]),
	.datac(\Comp_AY|rr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_in_OP~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_OP~5 .lut_mask = 16'hD8D8;
defparam \data_in_OP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneiv_lcell_comb \Comp_AY|q[14]~2 (
// Equation(s):
// \Comp_AY|q[14]~2_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & ((\Comp_AY|rr [14]))) # (!\RK[6]~reg0_q  & (\Comp_AY|RB [7])))) # (!\Comp_AY|state.s1~q  & (\Comp_AY|RB [7]))

	.dataa(\Comp_AY|RB [7]),
	.datab(\Comp_AY|rr [14]),
	.datac(\Comp_AY|state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|q[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[14]~2 .lut_mask = 16'hCAAA;
defparam \Comp_AY|q[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N12
cycloneiv_lcell_comb \Comp_AY|Add1~28 (
// Equation(s):
// \Comp_AY|Add1~28_combout  = ((\Comp_AY|q[14]~2_combout  $ (\Comp_AY|Mux0~0_combout  $ (!\Comp_AY|Add1~27 )))) # (GND)
// \Comp_AY|Add1~29  = CARRY((\Comp_AY|q[14]~2_combout  & ((\Comp_AY|Mux0~0_combout ) # (!\Comp_AY|Add1~27 ))) # (!\Comp_AY|q[14]~2_combout  & (\Comp_AY|Mux0~0_combout  & !\Comp_AY|Add1~27 )))

	.dataa(\Comp_AY|q[14]~2_combout ),
	.datab(\Comp_AY|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~27 ),
	.combout(\Comp_AY|Add1~28_combout ),
	.cout(\Comp_AY|Add1~29 ));
// synopsys translate_off
defparam \Comp_AY|Add1~28 .lut_mask = 16'h698E;
defparam \Comp_AY|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N28
cycloneiv_lcell_comb \Comp_AY|rr[14]~46 (
// Equation(s):
// \Comp_AY|rr[14]~46_combout  = (\Comp_AY|Add1~28_combout  & (\Comp_AY|rr[13]~45  $ (GND))) # (!\Comp_AY|Add1~28_combout  & (!\Comp_AY|rr[13]~45  & VCC))
// \Comp_AY|rr[14]~47  = CARRY((\Comp_AY|Add1~28_combout  & !\Comp_AY|rr[13]~45 ))

	.dataa(\Comp_AY|Add1~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|rr[13]~45 ),
	.combout(\Comp_AY|rr[14]~46_combout ),
	.cout(\Comp_AY|rr[14]~47 ));
// synopsys translate_off
defparam \Comp_AY|rr[14]~46 .lut_mask = 16'hA50A;
defparam \Comp_AY|rr[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N29
dffeas \Comp_AY|rr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[14]~46_combout ),
	.asdata(\Comp_AY|rr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[14] .is_wysiwyg = "true";
defparam \Comp_AY|rr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N2
cycloneiv_lcell_comb \data_in_OP~6 (
// Equation(s):
// \data_in_OP~6_combout  = (\state.s5~q  & (\Comp_AY|rr [14])) # (!\state.s5~q  & ((\Comp_AY|rr [6])))

	.dataa(\state.s5~q ),
	.datab(\Comp_AY|rr [14]),
	.datac(\Comp_AY|rr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_in_OP~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_OP~6 .lut_mask = 16'hD8D8;
defparam \data_in_OP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneiv_lcell_comb \Comp_AY|Add1~30 (
// Equation(s):
// \Comp_AY|Add1~30_combout  = (\Comp_AY|q[15]~1_combout  & ((\Comp_AY|Mux0~0_combout  & (\Comp_AY|Add1~29  & VCC)) # (!\Comp_AY|Mux0~0_combout  & (!\Comp_AY|Add1~29 )))) # (!\Comp_AY|q[15]~1_combout  & ((\Comp_AY|Mux0~0_combout  & (!\Comp_AY|Add1~29 )) # 
// (!\Comp_AY|Mux0~0_combout  & ((\Comp_AY|Add1~29 ) # (GND)))))
// \Comp_AY|Add1~31  = CARRY((\Comp_AY|q[15]~1_combout  & (!\Comp_AY|Mux0~0_combout  & !\Comp_AY|Add1~29 )) # (!\Comp_AY|q[15]~1_combout  & ((!\Comp_AY|Add1~29 ) # (!\Comp_AY|Mux0~0_combout ))))

	.dataa(\Comp_AY|q[15]~1_combout ),
	.datab(\Comp_AY|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Comp_AY|Add1~29 ),
	.combout(\Comp_AY|Add1~30_combout ),
	.cout(\Comp_AY|Add1~31 ));
// synopsys translate_off
defparam \Comp_AY|Add1~30 .lut_mask = 16'h9617;
defparam \Comp_AY|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N30
cycloneiv_lcell_comb \Comp_AY|rr[15]~48 (
// Equation(s):
// \Comp_AY|rr[15]~48_combout  = \Comp_AY|rr[14]~47  $ (\Comp_AY|Add1~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Comp_AY|Add1~30_combout ),
	.cin(\Comp_AY|rr[14]~47 ),
	.combout(\Comp_AY|rr[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|rr[15]~48 .lut_mask = 16'h0FF0;
defparam \Comp_AY|rr[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N31
dffeas \Comp_AY|rr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[15]~48_combout ),
	.asdata(\Comp_AY|rr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[15] .is_wysiwyg = "true";
defparam \Comp_AY|rr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N20
cycloneiv_lcell_comb \data_in_OP~7 (
// Equation(s):
// \data_in_OP~7_combout  = (\state.s5~q  & ((\Comp_AY|rr [15]))) # (!\state.s5~q  & (\Comp_AY|rr [7]))

	.dataa(\Comp_AY|rr [7]),
	.datab(gnd),
	.datac(\state.s5~q ),
	.datad(\Comp_AY|rr [15]),
	.cin(gnd),
	.combout(\data_in_OP~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_OP~7 .lut_mask = 16'hFA0A;
defparam \data_in_OP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y45_N0
cycloneiv_ram_block \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\wr_en_OP~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\data_in_OP~7_combout ,\data_in_OP~6_combout ,\data_in_OP~5_combout ,\data_in_OP~4_combout ,\data_in_OP~3_combout ,\data_in_OP~2_combout ,\data_in_OP~1_combout ,\data_in_OP~0_combout }),
	.portaaddr({\address_OP~16_combout ,\address_OP~14_combout ,\address_OP~12_combout ,\address_OP~10_combout ,\address_OP~8_combout ,\address_OP~6_combout ,\address_OP~4_combout ,\address_OP~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "prog_for_test.mif";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_ftu3:auto_generated|altsyncram_g8s2:altsyncram1|ALTSYNCRAM";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 8;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 255;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 256;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 8;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 255;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 256;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 512'h003FC00FE003F400FC003EC00FA003E400F8003DC00F6003D400F4003CC00F2003C400F0003BC00EE003B400EC003AC00EA003A400E80039C00E60039400E400;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h38C00E20038400E00037C00DE0037400DC0036C00DA0036400D80035C00D60035400D40034C00D20034400D00033C00CE0033400CC0032C00CA0032400C80031C00C60031400C40030C00C20030400C0002FC00BE002F400BC002EC00BA002E400B8002DC00B6002D400B4002CC00B2002C400B0002BC00AE002B400AC002AC00AA002A400A80029C00A60029400A40028C00A20028400A00027C009E00274009C0026C009A0026400980025C00960025400940024C00920024400900023C008E00234008C0022C008A0022400880021C00860021400840020C0082002040080001FC007E001F4007C001EC007A001E40078001DC0076001D40074001CC00720;
defparam \Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h01C40070001BC006E001B4006C001AC006A001A400680019C00660019400640018C00620018400600017C005E00174005C0016C005A0016400580015C00560015400540014C00520014400500013C004E00134004C0012C004A0012400480011C00460011400440010C0042001040040000FC003E000F4003C000EC003A000E40038000DC0036000D40034000CC0032000C40030000BC002E000B4002C000AC002A000A400280009C00260009400240008C00220008400200007C001E00074001C0006C001A0006400180005C00160005400140004C0012000FC0036000B400240006C0012000240000002F800050002C0059003EC0062003EC0062000280059;
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N14
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hABA8;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N24
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h000F;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N26
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .lut_mask = 16'hEEFE;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N15
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N28
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFE10;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N29
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N10
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF1E0;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N11
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N8
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFE02;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N9
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N3
dffeas \RK[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\state.s0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RK[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RK[1]~reg0 .is_wysiwyg = "true";
defparam \RK[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N0
cycloneiv_lcell_comb \address_OP~9 (
// Equation(s):
// \address_OP~9_combout  = (\state.s2~q  & (\IA[4]~8_combout )) # (!\state.s2~q  & ((\RA[4]~reg0_q )))

	.dataa(gnd),
	.datab(\state.s2~q ),
	.datac(\IA[4]~8_combout ),
	.datad(\RA[4]~reg0_q ),
	.cin(gnd),
	.combout(\address_OP~9_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~9 .lut_mask = 16'hF3C0;
defparam \address_OP~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N16
cycloneiv_lcell_comb \address_OP~10 (
// Equation(s):
// \address_OP~10_combout  = (\address_OP~1_combout  & ((\CK[4]~reg0_q ))) # (!\address_OP~1_combout  & (\address_OP~9_combout ))

	.dataa(gnd),
	.datab(\address_OP~1_combout ),
	.datac(\address_OP~9_combout ),
	.datad(\CK[4]~reg0_q ),
	.cin(gnd),
	.combout(\address_OP~10_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~10 .lut_mask = 16'hFC30;
defparam \address_OP~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N27
dffeas \RK[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\state.s0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RK[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RK[5]~reg0 .is_wysiwyg = "true";
defparam \RK[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N6
cycloneiv_lcell_comb \address_OP~7 (
// Equation(s):
// \address_OP~7_combout  = (\state.s2~q  & (\IA[3]~6_combout )) # (!\state.s2~q  & ((\RA[3]~reg0_q )))

	.dataa(gnd),
	.datab(\state.s2~q ),
	.datac(\IA[3]~6_combout ),
	.datad(\RA[3]~reg0_q ),
	.cin(gnd),
	.combout(\address_OP~7_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~7 .lut_mask = 16'hF3C0;
defparam \address_OP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N30
cycloneiv_lcell_comb \address_OP~8 (
// Equation(s):
// \address_OP~8_combout  = (\address_OP~1_combout  & ((\CK[3]~reg0_q ))) # (!\address_OP~1_combout  & (\address_OP~7_combout ))

	.dataa(gnd),
	.datab(\address_OP~1_combout ),
	.datac(\address_OP~7_combout ),
	.datad(\CK[3]~reg0_q ),
	.cin(gnd),
	.combout(\address_OP~8_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~8 .lut_mask = 16'hFC30;
defparam \address_OP~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N29
dffeas \RK[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\state.s0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RK[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RK[2]~reg0 .is_wysiwyg = "true";
defparam \RK[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N28
cycloneiv_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\state.s0~q  & (\RK[2]~reg0_q  & !\incr_CK~0_combout ))

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(\RK[2]~reg0_q ),
	.datad(\incr_CK~0_combout ),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h00C0;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N11
dffeas \CK[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CK[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CK[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CK[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CK[2]~reg0 .is_wysiwyg = "true";
defparam \CK[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N28
cycloneiv_lcell_comb \address_OP~5 (
// Equation(s):
// \address_OP~5_combout  = (\state.s2~q  & (\IA[2]~4_combout )) # (!\state.s2~q  & ((\RA[2]~reg0_q )))

	.dataa(gnd),
	.datab(\state.s2~q ),
	.datac(\IA[2]~4_combout ),
	.datad(\RA[2]~reg0_q ),
	.cin(gnd),
	.combout(\address_OP~5_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~5 .lut_mask = 16'hF3C0;
defparam \address_OP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N12
cycloneiv_lcell_comb \address_OP~6 (
// Equation(s):
// \address_OP~6_combout  = (\address_OP~1_combout  & (\CK[2]~reg0_q )) # (!\address_OP~1_combout  & ((\address_OP~5_combout )))

	.dataa(gnd),
	.datab(\address_OP~1_combout ),
	.datac(\CK[2]~reg0_q ),
	.datad(\address_OP~5_combout ),
	.cin(gnd),
	.combout(\address_OP~6_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~6 .lut_mask = 16'hF3C0;
defparam \address_OP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N25
dffeas \RK[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\state.s0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RK[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RK[4]~reg0 .is_wysiwyg = "true";
defparam \RK[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N2
cycloneiv_lcell_comb \address_OP~3 (
// Equation(s):
// \address_OP~3_combout  = (\state.s2~q  & (\IA[1]~2_combout )) # (!\state.s2~q  & ((\RA[1]~reg0_q )))

	.dataa(\IA[1]~2_combout ),
	.datab(gnd),
	.datac(\RA[1]~reg0_q ),
	.datad(\state.s2~q ),
	.cin(gnd),
	.combout(\address_OP~3_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~3 .lut_mask = 16'hAAF0;
defparam \address_OP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N10
cycloneiv_lcell_comb \address_OP~4 (
// Equation(s):
// \address_OP~4_combout  = (\address_OP~1_combout  & ((\CK[1]~reg0_q ))) # (!\address_OP~1_combout  & (\address_OP~3_combout ))

	.dataa(\address_OP~3_combout ),
	.datab(\address_OP~1_combout ),
	.datac(gnd),
	.datad(\CK[1]~reg0_q ),
	.cin(gnd),
	.combout(\address_OP~4_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~4 .lut_mask = 16'hEE22;
defparam \address_OP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N1
dffeas \RK[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\state.s0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RK[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RK[0]~reg0 .is_wysiwyg = "true";
defparam \RK[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N0
cycloneiv_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = ((\RK[0]~reg0_q ) # (\incr_CK~0_combout )) # (!\state.s0~q )

	.dataa(gnd),
	.datab(\state.s0~q ),
	.datac(\RK[0]~reg0_q ),
	.datad(\incr_CK~0_combout ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hFFF3;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N7
dffeas \CK[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CK[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CK[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CK[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CK[0]~reg0 .is_wysiwyg = "true";
defparam \CK[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N8
cycloneiv_lcell_comb \address_OP~0 (
// Equation(s):
// \address_OP~0_combout  = (\state.s2~q  & (\IA[0]~0_combout )) # (!\state.s2~q  & ((\RA[0]~reg0_q )))

	.dataa(gnd),
	.datab(\state.s2~q ),
	.datac(\IA[0]~0_combout ),
	.datad(\RA[0]~reg0_q ),
	.cin(gnd),
	.combout(\address_OP~0_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~0 .lut_mask = 16'hF3C0;
defparam \address_OP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N24
cycloneiv_lcell_comb \address_OP~2 (
// Equation(s):
// \address_OP~2_combout  = (\address_OP~1_combout  & (\CK[0]~reg0_q )) # (!\address_OP~1_combout  & ((\address_OP~0_combout )))

	.dataa(gnd),
	.datab(\address_OP~1_combout ),
	.datac(\CK[0]~reg0_q ),
	.datad(\address_OP~0_combout ),
	.cin(gnd),
	.combout(\address_OP~2_combout ),
	.cout());
// synopsys translate_off
defparam \address_OP~2 .lut_mask = 16'hF3C0;
defparam \address_OP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N23
dffeas \RK[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\state.s0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RK[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RK[3]~reg0 .is_wysiwyg = "true";
defparam \RK[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N19
dffeas \Comp_AY|RB[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_RP|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Comp_AY|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RB[7] .is_wysiwyg = "true";
defparam \Comp_AY|RB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N2
cycloneiv_lcell_comb \Comp_AY|Mux14~0 (
// Equation(s):
// \Comp_AY|Mux14~0_combout  = (\Comp_AY|state.s1~q  & (\Comp_AY|RB [7] & (!\Comp_AY|RB [6] & \RK[6]~reg0_q )))

	.dataa(\Comp_AY|state.s1~q ),
	.datab(\Comp_AY|RB [7]),
	.datac(\Comp_AY|RB [6]),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Mux14~0 .lut_mask = 16'h0800;
defparam \Comp_AY|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N10
cycloneiv_lcell_comb \a~1 (
// Equation(s):
// \a~1_combout  = (\RK[7]~reg0_q  & (\Comp_RP|altsyncram_component|auto_generated|q_a [1])) # (!\RK[7]~reg0_q  & ((\RK[6]~reg0_q  & ((\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1]))) # (!\RK[6]~reg0_q  & 
// (\Comp_RP|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\Comp_RP|altsyncram_component|auto_generated|q_a [1]),
	.datab(\RK[7]~reg0_q ),
	.datac(\RK[6]~reg0_q ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\a~1_combout ),
	.cout());
// synopsys translate_off
defparam \a~1 .lut_mask = 16'hBA8A;
defparam \a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N11
dffeas \Comp_AY|RA[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|RA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|RA[1] .is_wysiwyg = "true";
defparam \Comp_AY|RA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
cycloneiv_lcell_comb \Comp_AY|Mux14~1 (
// Equation(s):
// \Comp_AY|Mux14~1_combout  = (\Comp_AY|RA [1] & ((\Comp_AY|y[4]~0_combout ))) # (!\Comp_AY|RA [1] & (\Comp_AY|Mux14~0_combout ))

	.dataa(\Comp_AY|Mux14~0_combout ),
	.datab(\Comp_AY|y[4]~0_combout ),
	.datac(gnd),
	.datad(\Comp_AY|RA [1]),
	.cin(gnd),
	.combout(\Comp_AY|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Mux14~1 .lut_mask = 16'hCCAA;
defparam \Comp_AY|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N3
dffeas \Comp_AY|rr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[1]~20_combout ),
	.asdata(\Comp_AY|rr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[1] .is_wysiwyg = "true";
defparam \Comp_AY|rr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N6
cycloneiv_lcell_comb \Comp_AY|pr[1]~0 (
// Equation(s):
// \Comp_AY|pr[1]~0_combout  = (\Comp_AY|rr [1]) # ((\Comp_AY|rr [6]) # (\Comp_AY|rr [0]))

	.dataa(gnd),
	.datab(\Comp_AY|rr [1]),
	.datac(\Comp_AY|rr [6]),
	.datad(\Comp_AY|rr [0]),
	.cin(gnd),
	.combout(\Comp_AY|pr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|pr[1]~0 .lut_mask = 16'hFFFC;
defparam \Comp_AY|pr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N12
cycloneiv_lcell_comb \Comp_AY|Equal3~1 (
// Equation(s):
// \Comp_AY|Equal3~1_combout  = (!\Comp_AY|rr [4] & (!\Comp_AY|rr [5] & (!\Comp_AY|rr [2] & !\Comp_AY|rr [3])))

	.dataa(\Comp_AY|rr [4]),
	.datab(\Comp_AY|rr [5]),
	.datac(\Comp_AY|rr [2]),
	.datad(\Comp_AY|rr [3]),
	.cin(gnd),
	.combout(\Comp_AY|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Equal3~1 .lut_mask = 16'h0001;
defparam \Comp_AY|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N18
cycloneiv_lcell_comb \Comp_AY|pr[1]~1 (
// Equation(s):
// \Comp_AY|pr[1]~1_combout  = (\Comp_AY|rr [8] & (((!\Comp_AY|rr [7])))) # (!\Comp_AY|rr [8] & ((\Comp_AY|pr[1]~0_combout ) # ((\Comp_AY|rr [7]) # (!\Comp_AY|Equal3~1_combout ))))

	.dataa(\Comp_AY|pr[1]~0_combout ),
	.datab(\Comp_AY|rr [8]),
	.datac(\Comp_AY|rr [7]),
	.datad(\Comp_AY|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Comp_AY|pr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|pr[1]~1 .lut_mask = 16'h3E3F;
defparam \Comp_AY|pr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N25
dffeas \Comp_AY|state.s3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|state.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|state.s3 .is_wysiwyg = "true";
defparam \Comp_AY|state.s3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N10
cycloneiv_lcell_comb \Comp_AY|Selector2~1 (
// Equation(s):
// \Comp_AY|Selector2~1_combout  = (\Comp_AY|state.s3~q ) # ((!\Comp_AY|Equal4~2_combout  & (\Comp_AY|Selector2~0_combout  & !\RK[6]~reg0_q )))

	.dataa(\Comp_AY|state.s3~q ),
	.datab(\Comp_AY|Equal4~2_combout ),
	.datac(\Comp_AY|Selector2~0_combout ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Selector2~1 .lut_mask = 16'hAABA;
defparam \Comp_AY|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N19
dffeas \Comp_AY|priznak[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|pr[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|priznak [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|priznak[1] .is_wysiwyg = "true";
defparam \Comp_AY|priznak[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N24
cycloneiv_lcell_comb \Comp_AY|Equal3~0 (
// Equation(s):
// \Comp_AY|Equal3~0_combout  = (\Comp_AY|rr [8]) # (\Comp_AY|rr [7])

	.dataa(gnd),
	.datab(\Comp_AY|rr [8]),
	.datac(gnd),
	.datad(\Comp_AY|rr [7]),
	.cin(gnd),
	.combout(\Comp_AY|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Equal3~0 .lut_mask = 16'hFFCC;
defparam \Comp_AY|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N25
dffeas \Comp_AY|priznak[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|Equal3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_AY|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|priznak [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|priznak[0] .is_wysiwyg = "true";
defparam \Comp_AY|priznak[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N28
cycloneiv_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\RK[7]~reg0_q  & (\Comp_AY|priznak [1] & (\state.s1~q  & !\Comp_AY|priznak [0])))

	.dataa(\RK[7]~reg0_q ),
	.datab(\Comp_AY|priznak [1]),
	.datac(\state.s1~q ),
	.datad(\Comp_AY|priznak [0]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0080;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N14
cycloneiv_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout ) # (\state.s5~q )

	.dataa(gnd),
	.datab(\Selector3~0_combout ),
	.datac(gnd),
	.datad(\state.s5~q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFFCC;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N15
dffeas \state.s6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s6 .is_wysiwyg = "true";
defparam \state.s6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N16
cycloneiv_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\RK[7]~reg0_q  & (((\Comp_AY|priznak [0])) # (!\Comp_AY|priznak [1]))) # (!\RK[7]~reg0_q  & (\RK[6]~reg0_q  & ((\Comp_AY|priznak [0]) # (!\Comp_AY|priznak [1]))))

	.dataa(\RK[7]~reg0_q ),
	.datab(\Comp_AY|priznak [1]),
	.datac(\RK[6]~reg0_q ),
	.datad(\Comp_AY|priznak [0]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hFA32;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N22
cycloneiv_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\state.s4~q  & (((\Selector0~0_combout  & \state.s1~q )) # (!\Comp_AY|sko~0_combout ))) # (!\state.s4~q  & (\Selector0~0_combout  & (\state.s1~q )))

	.dataa(\state.s4~q ),
	.datab(\Selector0~0_combout ),
	.datac(\state.s1~q ),
	.datad(\Comp_AY|sko~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hC0EA;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N6
cycloneiv_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (!\state.s6~q  & (((!\RK[7]~reg0_q  & \RK[6]~reg0_q )) # (!\Selector0~1_combout )))

	.dataa(\RK[7]~reg0_q ),
	.datab(\state.s6~q ),
	.datac(\Selector0~1_combout ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'h1303;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N7
dffeas \state.s0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s0 .is_wysiwyg = "true";
defparam \state.s0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N8
cycloneiv_lcell_comb \state.s1~0 (
// Equation(s):
// \state.s1~0_combout  = !\state.s0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.s0~q ),
	.cin(gnd),
	.combout(\state.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.s1~0 .lut_mask = 16'h00FF;
defparam \state.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N9
dffeas \state.s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.s1~0_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s1 .is_wysiwyg = "true";
defparam \state.s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N20
cycloneiv_lcell_comb \incr_CK~0 (
// Equation(s):
// \incr_CK~0_combout  = (!\RK[7]~reg0_q  & (\state.s1~q  & \RK[6]~reg0_q ))

	.dataa(\RK[7]~reg0_q ),
	.datab(gnd),
	.datac(\state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\incr_CK~0_combout ),
	.cout());
// synopsys translate_off
defparam \incr_CK~0 .lut_mask = 16'h5000;
defparam \incr_CK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N21
dffeas \state.s2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\incr_CK~0_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s2 .is_wysiwyg = "true";
defparam \state.s2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N12
cycloneiv_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\state.s2~q ) # ((!\RK[7]~reg0_q  & (\state.s1~q  & !\RK[6]~reg0_q )))

	.dataa(\RK[7]~reg0_q ),
	.datab(\state.s2~q ),
	.datac(\state.s1~q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hCCDC;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N13
dffeas \state.s3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s3 .is_wysiwyg = "true";
defparam \state.s3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N14
cycloneiv_lcell_comb \Comp_AY|Selector0~0 (
// Equation(s):
// \Comp_AY|Selector0~0_combout  = (\Comp_AY|sko~0_combout  & ((\state.s3~q ) # (\Comp_AY|state.s0~q )))

	.dataa(gnd),
	.datab(\state.s3~q ),
	.datac(\Comp_AY|state.s0~q ),
	.datad(\Comp_AY|sko~0_combout ),
	.cin(gnd),
	.combout(\Comp_AY|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Selector0~0 .lut_mask = 16'hFC00;
defparam \Comp_AY|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N15
dffeas \Comp_AY|state.s0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|state.s0 .is_wysiwyg = "true";
defparam \Comp_AY|state.s0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N2
cycloneiv_lcell_comb \Comp_AY|Selector1~3 (
// Equation(s):
// \Comp_AY|Selector1~3_combout  = (\Comp_AY|state.s0~q  & (((\Comp_AY|Selector2~0_combout  & \RK[6]~reg0_q )))) # (!\Comp_AY|state.s0~q  & ((\state.s3~q ) # ((\Comp_AY|Selector2~0_combout  & \RK[6]~reg0_q ))))

	.dataa(\Comp_AY|state.s0~q ),
	.datab(\state.s3~q ),
	.datac(\Comp_AY|Selector2~0_combout ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Selector1~3 .lut_mask = 16'hF444;
defparam \Comp_AY|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N3
dffeas \Comp_AY|state.s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|state.s1 .is_wysiwyg = "true";
defparam \Comp_AY|state.s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
cycloneiv_lcell_comb \Comp_AY|q[15]~1 (
// Equation(s):
// \Comp_AY|q[15]~1_combout  = (\Comp_AY|state.s1~q  & ((\RK[6]~reg0_q  & (\Comp_AY|rr [15])) # (!\RK[6]~reg0_q  & ((\Comp_AY|RB [7]))))) # (!\Comp_AY|state.s1~q  & (((\Comp_AY|RB [7]))))

	.dataa(\Comp_AY|state.s1~q ),
	.datab(\RK[6]~reg0_q ),
	.datac(\Comp_AY|rr [15]),
	.datad(\Comp_AY|RB [7]),
	.cin(gnd),
	.combout(\Comp_AY|q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|q[15]~1 .lut_mask = 16'hF780;
defparam \Comp_AY|q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
cycloneiv_lcell_comb \Comp_AY|Add1~32 (
// Equation(s):
// \Comp_AY|Add1~32_combout  = !\Comp_AY|Add1~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Comp_AY|Add1~31 ),
	.combout(\Comp_AY|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Add1~32 .lut_mask = 16'h0F0F;
defparam \Comp_AY|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y47_N1
dffeas \Comp_AY|rr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|rr[0]~16_combout ),
	.asdata(\Comp_AY|rr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Comp_AY|Selector4~0_combout ),
	.sload(!\Comp_AY|state.s1~q ),
	.ena(\Comp_AY|rr[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|rr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|rr[0] .is_wysiwyg = "true";
defparam \Comp_AY|rr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N14
cycloneiv_lcell_comb \data_in_OP~0 (
// Equation(s):
// \data_in_OP~0_combout  = (\state.s5~q  & ((\Comp_AY|rr [8]))) # (!\state.s5~q  & (\Comp_AY|rr [0]))

	.dataa(\Comp_AY|rr [0]),
	.datab(\Comp_AY|rr [8]),
	.datac(\state.s5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_in_OP~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_OP~0 .lut_mask = 16'hCACA;
defparam \data_in_OP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N6
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF1E0;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N7
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N12
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFE02;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N13
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N2
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFE02;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N3
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N16
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFE02;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N17
dffeas \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N20
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE10;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N10
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF3C0;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N12
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N14
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N16
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N18
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N14
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N30
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hFF40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N20
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y49_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N22
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y49_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N4
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N28
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hCE0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N8
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'hC001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N2
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N10
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h0504;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N0
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h5540;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N20
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .lut_mask = 16'hFAF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N26
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hCCCD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N12
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N6
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFF40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N24
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hA0AC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N0
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h3F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y49_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N28
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hAEAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y49_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N14
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N26
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N28
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N0
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N24
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N2
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hF2C2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N22
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y47_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N0
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hABA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N10
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N30
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hAEA4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N20
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N24
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N26
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N6
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y49_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N6
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .lut_mask = 16'h0005;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N28
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y49_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N0
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .lut_mask = 16'hF0F2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y49_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N22
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y49_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y49_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N16
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N10
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'h0497;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N6
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N28
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N26
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N2
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N22
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y47_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N16
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N6
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N12
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N12
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N16
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N2
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h0124;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N14
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h02AB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N8
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N30
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h9B95;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N8
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h10F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N24
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N26
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y47_N12
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y47_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N18
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h45DB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y49_N4
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h028B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N22
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N10
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h3F3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N4
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y49_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y49_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y49_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y49_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N24
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h2767;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y47_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N22
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneiv_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N28
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N24
cycloneiv_lcell_comb \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_OP|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \Comp_OP|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N17
dffeas \RK[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\state.s0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RK[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RK[6]~reg0 .is_wysiwyg = "true";
defparam \RK[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N18
cycloneiv_lcell_comb \Comp_AY|i[2]~0 (
// Equation(s):
// \Comp_AY|i[2]~0_combout  = (\Comp_AY|i [2]) # ((\Comp_AY|Equal2~0_combout  & (\Comp_AY|Selector2~0_combout  & \RK[6]~reg0_q )))

	.dataa(\Comp_AY|Equal2~0_combout ),
	.datab(\Comp_AY|Selector2~0_combout ),
	.datac(\Comp_AY|i [2]),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|i[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|i[2]~0 .lut_mask = 16'hF8F0;
defparam \Comp_AY|i[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneiv_clkctrl \state.s3~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\state.s3~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\state.s3~clkctrl_outclk ));
// synopsys translate_off
defparam \state.s3~clkctrl .clock_type = "global clock";
defparam \state.s3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X61_Y48_N19
dffeas \Comp_AY|i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|i[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\state.s3~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|i[2] .is_wysiwyg = "true";
defparam \Comp_AY|i[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y48_N15
dffeas \Comp_AY|state.s2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_AY|state.s1~q ),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|state.s2 .is_wysiwyg = "true";
defparam \Comp_AY|state.s2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N16
cycloneiv_lcell_comb \Comp_AY|i[1]~1 (
// Equation(s):
// \Comp_AY|i[1]~1_combout  = \Comp_AY|i [1] $ (((!\Comp_AY|i [0] & (\Comp_AY|Selector2~0_combout  & \RK[6]~reg0_q ))))

	.dataa(\Comp_AY|i [0]),
	.datab(\Comp_AY|Selector2~0_combout ),
	.datac(\Comp_AY|i [1]),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|i[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|i[1]~1 .lut_mask = 16'hB4F0;
defparam \Comp_AY|i[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N17
dffeas \Comp_AY|i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|i[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\state.s3~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|i[1] .is_wysiwyg = "true";
defparam \Comp_AY|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N14
cycloneiv_lcell_comb \Comp_AY|Selector2~0 (
// Equation(s):
// \Comp_AY|Selector2~0_combout  = (\Comp_AY|state.s2~q  & (((\Comp_AY|i [0]) # (!\Comp_AY|i [1])) # (!\Comp_AY|i [2])))

	.dataa(\Comp_AY|i [2]),
	.datab(\Comp_AY|i [0]),
	.datac(\Comp_AY|state.s2~q ),
	.datad(\Comp_AY|i [1]),
	.cin(gnd),
	.combout(\Comp_AY|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Selector2~0 .lut_mask = 16'hD0F0;
defparam \Comp_AY|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N4
cycloneiv_lcell_comb \Comp_AY|i[0]~2 (
// Equation(s):
// \Comp_AY|i[0]~2_combout  = \Comp_AY|i [0] $ (((\Comp_AY|Selector2~0_combout  & \RK[6]~reg0_q )))

	.dataa(gnd),
	.datab(\Comp_AY|Selector2~0_combout ),
	.datac(\Comp_AY|i [0]),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Comp_AY|i[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|i[0]~2 .lut_mask = 16'h3CF0;
defparam \Comp_AY|i[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N5
dffeas \Comp_AY|i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|i[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\state.s3~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|i[0] .is_wysiwyg = "true";
defparam \Comp_AY|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N22
cycloneiv_lcell_comb \Comp_AY|Equal2~0 (
// Equation(s):
// \Comp_AY|Equal2~0_combout  = (!\Comp_AY|i [0] & \Comp_AY|i [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Comp_AY|i [0]),
	.datad(\Comp_AY|i [1]),
	.cin(gnd),
	.combout(\Comp_AY|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|Equal2~0 .lut_mask = 16'h0F00;
defparam \Comp_AY|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N11
dffeas \Comp_AY|state.s4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Comp_AY|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Comp_AY|state.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Comp_AY|state.s4 .is_wysiwyg = "true";
defparam \Comp_AY|state.s4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N0
cycloneiv_lcell_comb \Comp_AY|sko~0 (
// Equation(s):
// \Comp_AY|sko~0_combout  = (!\Comp_AY|state.s4~q  & (((!\Comp_AY|i [2]) # (!\Comp_AY|state.s2~q )) # (!\Comp_AY|Equal2~0_combout )))

	.dataa(\Comp_AY|Equal2~0_combout ),
	.datab(\Comp_AY|state.s2~q ),
	.datac(\Comp_AY|i [2]),
	.datad(\Comp_AY|state.s4~q ),
	.cin(gnd),
	.combout(\Comp_AY|sko~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comp_AY|sko~0 .lut_mask = 16'h007F;
defparam \Comp_AY|sko~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N30
cycloneiv_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.s3~q ) # ((\Comp_AY|sko~0_combout  & \state.s4~q ))

	.dataa(gnd),
	.datab(\Comp_AY|sko~0_combout ),
	.datac(\state.s4~q ),
	.datad(\state.s3~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hFFC0;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N31
dffeas \state.s4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s4 .is_wysiwyg = "true";
defparam \state.s4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N10
cycloneiv_lcell_comb \wr_en_OP~0 (
// Equation(s):
// \wr_en_OP~0_combout  = (\state.s4~q  & (!\Comp_AY|sko~0_combout  & (!\RK[7]~reg0_q  & \RK[6]~reg0_q )))

	.dataa(\state.s4~q ),
	.datab(\Comp_AY|sko~0_combout ),
	.datac(\RK[7]~reg0_q ),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\wr_en_OP~0_combout ),
	.cout());
// synopsys translate_off
defparam \wr_en_OP~0 .lut_mask = 16'h0200;
defparam \wr_en_OP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N11
dffeas \state.s5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_en_OP~0_combout ),
	.asdata(vcc),
	.clrn(!\set~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s5 .is_wysiwyg = "true";
defparam \state.s5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N22
cycloneiv_lcell_comb \wr_en_OP~1 (
// Equation(s):
// \wr_en_OP~1_combout  = (\state.s5~q ) # (\wr_en_OP~0_combout )

	.dataa(\state.s5~q ),
	.datab(gnd),
	.datac(\wr_en_OP~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\wr_en_OP~1_combout ),
	.cout());
// synopsys translate_off
defparam \wr_en_OP~1 .lut_mask = 16'hFAFA;
defparam \wr_en_OP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N27
dffeas \RK[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\state.s0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RK[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RK[7]~reg0 .is_wysiwyg = "true";
defparam \RK[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N24
cycloneiv_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (\RK[7]~reg0_q ) # (\RK[6]~reg0_q )

	.dataa(\RK[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RK[6]~reg0_q ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'hFFAA;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N0
cycloneiv_lcell_comb \s_out~0 (
// Equation(s):
// \s_out~0_combout  = (\state.s1~q ) # ((!\state.s2~q  & (!\state.s4~q  & \state.s5~q )))

	.dataa(\state.s2~q ),
	.datab(\state.s1~q ),
	.datac(\state.s4~q ),
	.datad(\state.s5~q ),
	.cin(gnd),
	.combout(\s_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \s_out~0 .lut_mask = 16'hCDCC;
defparam \s_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N28
cycloneiv_lcell_comb \s_out~1 (
// Equation(s):
// \s_out~1_combout  = (\state.s0~q  & ((\state.s3~q ) # (\s_out~0_combout )))

	.dataa(\state.s0~q ),
	.datab(\state.s3~q ),
	.datac(\s_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\s_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \s_out~1 .lut_mask = 16'hA8A8;
defparam \s_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N2
cycloneiv_lcell_comb \s_out~2 (
// Equation(s):
// \s_out~2_combout  = (!\state.s1~q  & (!\state.s4~q  & !\state.s5~q ))

	.dataa(gnd),
	.datab(\state.s1~q ),
	.datac(\state.s4~q ),
	.datad(\state.s5~q ),
	.cin(gnd),
	.combout(\s_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \s_out~2 .lut_mask = 16'h0003;
defparam \s_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N4
cycloneiv_lcell_comb \s_out~3 (
// Equation(s):
// \s_out~3_combout  = (\state.s0~q  & ((\state.s3~q ) # ((\state.s2~q ) # (\s_out~2_combout ))))

	.dataa(\state.s3~q ),
	.datab(\state.s2~q ),
	.datac(\state.s0~q ),
	.datad(\s_out~2_combout ),
	.cin(gnd),
	.combout(\s_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \s_out~3 .lut_mask = 16'hF0E0;
defparam \s_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N4
cycloneiv_lcell_comb \s_out~4 (
// Equation(s):
// \s_out~4_combout  = (\state.s3~q ) # ((\state.s2~q ) # ((\state.s1~q ) # (!\state.s0~q )))

	.dataa(\state.s3~q ),
	.datab(\state.s2~q ),
	.datac(\state.s1~q ),
	.datad(\state.s0~q ),
	.cin(gnd),
	.combout(\s_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \s_out~4 .lut_mask = 16'hFEFF;
defparam \s_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N0
cycloneiv_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N4
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N0
cycloneiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
