

================================================================
== Vivado HLS Report for 'k2c_affine_matmul_1'
================================================================
* Date:           Wed Apr 24 12:32:53 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Resource_optimized
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.543|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  24291|  3109121|  24291|  3109121|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+---------+----------+-----------+-----------+---------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    |  min  |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1         |  24290|  3109120|     24290|          -|          -| 1 ~ 128 |    no    |
        | + Loop 1.1      |  24288|    24288|       759|          -|          -|       32|    no    |
        |  ++ Loop 1.1.1  |    675|      675|        45|          -|          -|       15|    no    |
        |  ++ Loop 1.1.2  |     80|       80|        10|          -|          -|        8|    no    |
        +-----------------+-------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     439|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      8|     461|     461|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     506|
|Register         |        -|      -|     470|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      8|     931|    1406|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |sample_fadd_32ns_hbi_U85  |sample_fadd_32ns_hbi  |        0|      2|  205|  203|
    |sample_fmul_32ns_ibs_U86  |sample_fmul_32ns_ibs  |        0|      3|  128|  129|
    |sample_fmul_32ns_ibs_U87  |sample_fmul_32ns_ibs  |        0|      3|  128|  129|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      8|  461|  461|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_38_fu_402_p2       |     +    |      0|  0|  15|           8|           1|
    |j_2_fu_448_p2        |     +    |      0|  0|  15|           6|           1|
    |k_2_fu_690_p2        |     +    |      0|  0|  15|           7|           4|
    |k_3_fu_745_p2        |     +    |      0|  0|  15|           8|           1|
    |next_mul_fu_428_p2   |     +    |      0|  0|  19|          12|          12|
    |sum19_fu_724_p2      |     +    |      0|  0|  16|           9|           9|
    |sum20_fu_476_p2      |     +    |      0|  0|  19|          12|          12|
    |sum21_fu_508_p2      |     +    |      0|  0|  19|          12|          12|
    |sum22_fu_539_p2      |     +    |      0|  0|  19|          12|          12|
    |sum23_fu_570_p2      |     +    |      0|  0|  19|          12|          12|
    |sum24_fu_601_p2      |     +    |      0|  0|  19|          12|          12|
    |sum25_fu_632_p2      |     +    |      0|  0|  19|          12|          12|
    |sum26_fu_663_p2      |     +    |      0|  0|  19|          12|          12|
    |sum27_fu_684_p2      |     +    |      0|  0|  19|          12|          12|
    |sum28_fu_734_p2      |     +    |      0|  0|  19|          12|          12|
    |sum_fu_751_p2        |     +    |      0|  0|  15|           7|           7|
    |exitcond1_fu_397_p2  |   icmp   |      0|  0|  11|           8|           8|
    |exitcond8_fu_718_p2  |   icmp   |      0|  0|  13|           8|           9|
    |exitcond_fu_442_p2   |   icmp   |      0|  0|  11|           6|           7|
    |tmp_s_fu_458_p2      |   icmp   |      0|  0|  11|           7|           5|
    |sum11_fu_581_p2      |    or    |      0|  0|   9|           9|           3|
    |sum13_fu_612_p2      |    or    |      0|  0|   9|           9|           3|
    |sum15_fu_643_p2      |    or    |      0|  0|   9|           9|           3|
    |sum17_fu_696_p2      |    or    |      0|  0|   9|           9|           3|
    |sum5_fu_487_p2       |    or    |      0|  0|   9|           9|           1|
    |sum7_fu_519_p2       |    or    |      0|  0|   9|           9|           2|
    |sum9_fu_550_p2       |    or    |      0|  0|   9|           9|           2|
    |tmp18_fu_529_p2      |    or    |      0|  0|   7|           7|           2|
    |tmp29_fu_560_p2      |    or    |      0|  0|   7|           7|           2|
    |tmp32_fu_591_p2      |    or    |      0|  0|   7|           7|           3|
    |tmp33_fu_622_p2      |    or    |      0|  0|   7|           7|           3|
    |tmp34_fu_653_p2      |    or    |      0|  0|   7|           7|           3|
    |tmp35_fu_674_p2      |    or    |      0|  0|   7|           7|           3|
    |tmp7_fu_498_p2       |    or    |      0|  0|   7|           7|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 439|         306|         206|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |A_address0       |   33|          6|    7|         42|
    |A_address1       |   27|          5|    7|         35|
    |B_address0       |   33|          6|   12|         72|
    |B_address1       |   27|          5|   12|         60|
    |ap_NS_fsm        |  257|         60|    1|         60|
    |grp_fu_355_p0    |   27|          5|   32|        160|
    |grp_fu_355_p1    |   21|          4|   32|        128|
    |i_reg_276        |    9|          2|    8|         16|
    |j_reg_287        |    9|          2|    6|         12|
    |k_1_reg_344      |    9|          2|    8|         16|
    |k_reg_320        |    9|          2|    7|         14|
    |phi_mul_reg_298  |    9|          2|   12|         24|
    |reg_369          |    9|          2|   32|         64|
    |reg_375          |    9|          2|   32|         64|
    |temp3_reg_310    |    9|          2|   32|         64|
    |temp_1_reg_332   |    9|          2|   32|         64|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  506|        109|  272|        895|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |a1_reg_854            |  32|   0|   32|          0|
    |ap_CS_fsm             |  59|   0|   59|          0|
    |b1_reg_859            |  32|   0|   32|          0|
    |i_38_reg_773          |   8|   0|    8|          0|
    |i_reg_276             |   8|   0|    8|          0|
    |inneridx_reg_788      |   2|   0|    9|          7|
    |j_2_reg_806           |   6|   0|    6|          0|
    |j_cast_reg_798        |   6|   0|    7|          1|
    |j_reg_287             |   6|   0|    6|          0|
    |k_1_reg_344           |   8|   0|    8|          0|
    |k_2_reg_924           |   7|   0|    7|          0|
    |k_3_reg_957           |   8|   0|    8|          0|
    |k_reg_320             |   7|   0|    7|          0|
    |next_mul_reg_793      |  12|   0|   12|          0|
    |outrowidx_reg_783     |   2|   0|    7|          5|
    |outrows_cast_reg_765  |   8|   0|   12|          4|
    |phi_mul_reg_298       |  12|   0|   12|          0|
    |reg_369               |  32|   0|   32|          0|
    |reg_375               |  32|   0|   32|          0|
    |reg_381               |  32|   0|   32|          0|
    |reg_387               |  32|   0|   32|          0|
    |sum27_reg_919         |  12|   0|   12|          0|
    |sum3_reg_824          |   9|   0|    9|          0|
    |temp3_reg_310         |  32|   0|   32|          0|
    |temp_1_reg_332        |  32|   0|   32|          0|
    |tmp_58_reg_864        |  32|   0|   32|          0|
    |tmp_reg_778           |   2|   0|    2|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 470|   0|  487|         17|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------+-----+-----+------------+---------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|C_address0  | out |    5|  ap_memory |          C          |     array    |
|C_ce0       | out |    1|  ap_memory |          C          |     array    |
|C_we0       | out |    1|  ap_memory |          C          |     array    |
|C_d0        | out |   32|  ap_memory |          C          |     array    |
|A_address0  | out |    7|  ap_memory |          A          |     array    |
|A_ce0       | out |    1|  ap_memory |          A          |     array    |
|A_q0        |  in |   32|  ap_memory |          A          |     array    |
|A_address1  | out |    7|  ap_memory |          A          |     array    |
|A_ce1       | out |    1|  ap_memory |          A          |     array    |
|A_q1        |  in |   32|  ap_memory |          A          |     array    |
|B_address0  | out |   12|  ap_memory |          B          |     array    |
|B_ce0       | out |    1|  ap_memory |          B          |     array    |
|B_q0        |  in |   32|  ap_memory |          B          |     array    |
|B_address1  | out |   12|  ap_memory |          B          |     array    |
|B_ce1       | out |    1|  ap_memory |          B          |     array    |
|B_q1        |  in |   32|  ap_memory |          B          |     array    |
|d_address0  | out |    5|  ap_memory |          d          |     array    |
|d_ce0       | out |    1|  ap_memory |          d          |     array    |
|d_q0        |  in |   32|  ap_memory |          d          |     array    |
|outrows     |  in |    8|   ap_none  |       outrows       |    scalar    |
+------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / (!tmp_s)
	50  / (tmp_s)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	5  / true
50 --> 
	51  / (!exitcond8)
	3  / (exitcond8)
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	50  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%outrows_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %outrows)"   --->   Operation 60 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%outrows_cast = zext i8 %outrows_read to i12" [Group_5/sample.c:1807]   --->   Operation 61 'zext' 'outrows_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.35ns)   --->   "br label %.loopexit" [Group_5/sample.c:1800]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_38, %.loopexit.loopexit ]"   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.24ns)   --->   "%exitcond1 = icmp eq i8 %i, %outrows_read" [Group_5/sample.c:1800]   --->   Operation 64 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 128, i64 0)"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.71ns)   --->   "%i_38 = add i8 %i, 1" [Group_5/sample.c:1800]   --->   Operation 66 'add' 'i_38' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %8, label %1" [Group_5/sample.c:1800]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %i to i2" [Group_5/sample.c:1800]   --->   Operation 68 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%outrowidx = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp, i5 0)" [Group_5/sample.c:1801]   --->   Operation 69 'bitconcatenate' 'outrowidx' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%inneridx = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp, i7 0)" [Group_5/sample.c:1802]   --->   Operation 70 'bitconcatenate' 'inneridx' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.35ns)   --->   "br label %2" [Group_5/sample.c:1805]   --->   Operation 71 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1977]   --->   Operation 72 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %1 ], [ %j_2, %7 ]"   --->   Operation 73 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ 0, %1 ], [ %next_mul, %7 ]" [Group_5/sample.c:1807]   --->   Operation 74 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.77ns)   --->   "%next_mul = add i12 %phi_mul, %outrows_cast" [Group_5/sample.c:1807]   --->   Operation 75 'add' 'next_mul' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%j_cast4 = zext i6 %j to i64" [Group_5/sample.c:1805]   --->   Operation 76 'zext' 'j_cast4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %j to i7" [Group_5/sample.c:1805]   --->   Operation 77 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.22ns)   --->   "%exitcond = icmp eq i6 %j, -32" [Group_5/sample.c:1805]   --->   Operation 78 'icmp' 'exitcond' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 79 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.60ns)   --->   "%j_2 = add i6 %j, 1" [Group_5/sample.c:1805]   --->   Operation 80 'add' 'j_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %3" [Group_5/sample.c:1805]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [32 x float]* %d, i64 0, i64 %j_cast4" [Group_5/sample.c:1806]   --->   Operation 82 'getelementptr' 'd_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (2.77ns)   --->   "%temp = load float* %d_addr, align 4" [Group_5/sample.c:1806]   --->   Operation 83 'load' 'temp' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 84 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 85 [1/2] (2.77ns)   --->   "%temp = load float* %d_addr, align 4" [Group_5/sample.c:1806]   --->   Operation 85 'load' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 86 [1/1] (1.35ns)   --->   "br label %4" [Group_5/sample.c:1811]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 4.55>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%temp3 = phi float [ %temp, %3 ], [ %temp_2, %5 ]"   --->   Operation 87 'phi' 'temp3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%k = phi i7 [ 0, %3 ], [ %k_2, %5 ]" [Group_5/sample.c:1811]   --->   Operation 88 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%k_cast = zext i7 %k to i12" [Group_5/sample.c:1811]   --->   Operation 89 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.23ns)   --->   "%tmp_s = icmp eq i7 %k, -8" [Group_5/sample.c:1811]   --->   Operation 90 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 91 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader.preheader, label %5" [Group_5/sample.c:1811]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sum3 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp, i7 %k)" [Group_5/sample.c:1800]   --->   Operation 93 'bitconcatenate' 'sum3' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sum3_cast = zext i9 %sum3 to i64" [Group_5/sample.c:1800]   --->   Operation 94 'zext' 'sum3_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [128 x float]* %A, i64 0, i64 %sum3_cast" [Group_5/sample.c:1814]   --->   Operation 95 'getelementptr' 'A_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (2.77ns)   --->   "%a0 = load float* %A_addr, align 4" [Group_5/sample.c:1814]   --->   Operation 96 'load' 'a0' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 97 [1/1] (1.77ns)   --->   "%sum20 = add i12 %phi_mul, %k_cast" [Group_5/sample.c:1807]   --->   Operation 97 'add' 'sum20' <Predicate = (!tmp_s)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sum22_cast = zext i12 %sum20 to i64" [Group_5/sample.c:1807]   --->   Operation 98 'zext' 'sum22_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%B_addr23 = getelementptr [4096 x float]* %B, i64 0, i64 %sum22_cast" [Group_5/sample.c:1815]   --->   Operation 99 'getelementptr' 'B_addr23' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (2.77ns)   --->   "%b0 = load float* %B_addr23, align 4" [Group_5/sample.c:1815]   --->   Operation 100 'load' 'b0' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sum5 = or i9 %sum3, 1" [Group_5/sample.c:1800]   --->   Operation 101 'or' 'sum5' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sum5_cast = zext i9 %sum5 to i64" [Group_5/sample.c:1800]   --->   Operation 102 'zext' 'sum5_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr [128 x float]* %A, i64 0, i64 %sum5_cast" [Group_5/sample.c:1816]   --->   Operation 103 'getelementptr' 'A_addr_16' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (2.77ns)   --->   "%a1 = load float* %A_addr_16, align 4" [Group_5/sample.c:1816]   --->   Operation 104 'load' 'a1' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sum21)   --->   "%tmp7 = or i7 %k, 1" [Group_5/sample.c:1811]   --->   Operation 105 'or' 'tmp7' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sum21)   --->   "%tmp7_cast = zext i7 %tmp7 to i12" [Group_5/sample.c:1811]   --->   Operation 106 'zext' 'tmp7_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.77ns) (out node of the LUT)   --->   "%sum21 = add i12 %phi_mul, %tmp7_cast" [Group_5/sample.c:1807]   --->   Operation 107 'add' 'sum21' <Predicate = (!tmp_s)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sum24_cast = zext i12 %sum21 to i64" [Group_5/sample.c:1807]   --->   Operation 108 'zext' 'sum24_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [4096 x float]* %B, i64 0, i64 %sum24_cast" [Group_5/sample.c:1817]   --->   Operation 109 'getelementptr' 'B_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (2.77ns)   --->   "%b1 = load float* %B_addr, align 4" [Group_5/sample.c:1817]   --->   Operation 110 'load' 'b1' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 111 [1/1] (1.35ns)   --->   "br label %.preheader"   --->   Operation 111 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 112 [1/2] (2.77ns)   --->   "%a0 = load float* %A_addr, align 4" [Group_5/sample.c:1814]   --->   Operation 112 'load' 'a0' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 113 [1/2] (2.77ns)   --->   "%b0 = load float* %B_addr23, align 4" [Group_5/sample.c:1815]   --->   Operation 113 'load' 'b0' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 114 [1/2] (2.77ns)   --->   "%a1 = load float* %A_addr_16, align 4" [Group_5/sample.c:1816]   --->   Operation 114 'load' 'a1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 115 [1/2] (2.77ns)   --->   "%b1 = load float* %B_addr, align 4" [Group_5/sample.c:1817]   --->   Operation 115 'load' 'b1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 7 <SV = 6> <Delay = 8.54>
ST_7 : Operation 116 [3/3] (8.54ns)   --->   "%tmp_57 = fmul float %a0, %b0" [Group_5/sample.c:1832]   --->   Operation 116 'fmul' 'tmp_57' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [3/3] (8.54ns)   --->   "%tmp_58 = fmul float %a1, %b1" [Group_5/sample.c:1832]   --->   Operation 117 'fmul' 'tmp_58' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.54>
ST_8 : Operation 118 [2/3] (8.54ns)   --->   "%tmp_57 = fmul float %a0, %b0" [Group_5/sample.c:1832]   --->   Operation 118 'fmul' 'tmp_57' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [2/3] (8.54ns)   --->   "%tmp_58 = fmul float %a1, %b1" [Group_5/sample.c:1832]   --->   Operation 119 'fmul' 'tmp_58' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.54>
ST_9 : Operation 120 [1/3] (8.54ns)   --->   "%tmp_57 = fmul float %a0, %b0" [Group_5/sample.c:1832]   --->   Operation 120 'fmul' 'tmp_57' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/3] (8.54ns)   --->   "%tmp_58 = fmul float %a1, %b1" [Group_5/sample.c:1832]   --->   Operation 121 'fmul' 'tmp_58' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.51>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%sum7 = or i9 %sum3, 2" [Group_5/sample.c:1800]   --->   Operation 122 'or' 'sum7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%sum7_cast = zext i9 %sum7 to i64" [Group_5/sample.c:1800]   --->   Operation 123 'zext' 'sum7_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr [128 x float]* %A, i64 0, i64 %sum7_cast" [Group_5/sample.c:1818]   --->   Operation 124 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [2/2] (2.77ns)   --->   "%a2 = load float* %A_addr_17, align 4" [Group_5/sample.c:1818]   --->   Operation 125 'load' 'a2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node sum22)   --->   "%tmp18 = or i7 %k, 2" [Group_5/sample.c:1811]   --->   Operation 126 'or' 'tmp18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node sum22)   --->   "%tmp18_cast = zext i7 %tmp18 to i12" [Group_5/sample.c:1811]   --->   Operation 127 'zext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (1.77ns) (out node of the LUT)   --->   "%sum22 = add i12 %phi_mul, %tmp18_cast" [Group_5/sample.c:1807]   --->   Operation 128 'add' 'sum22' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%sum26_cast = zext i12 %sum22 to i64" [Group_5/sample.c:1807]   --->   Operation 129 'zext' 'sum26_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr [4096 x float]* %B, i64 0, i64 %sum26_cast" [Group_5/sample.c:1819]   --->   Operation 130 'getelementptr' 'B_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [2/2] (2.77ns)   --->   "%b2 = load float* %B_addr_16, align 4" [Group_5/sample.c:1819]   --->   Operation 131 'load' 'b2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 132 [5/5] (6.51ns)   --->   "%tmp_59 = fadd float %tmp_57, %tmp_58" [Group_5/sample.c:1832]   --->   Operation 132 'fadd' 'tmp_59' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.51>
ST_11 : Operation 133 [1/2] (2.77ns)   --->   "%a2 = load float* %A_addr_17, align 4" [Group_5/sample.c:1818]   --->   Operation 133 'load' 'a2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 134 [1/2] (2.77ns)   --->   "%b2 = load float* %B_addr_16, align 4" [Group_5/sample.c:1819]   --->   Operation 134 'load' 'b2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 135 [4/5] (6.51ns)   --->   "%tmp_59 = fadd float %tmp_57, %tmp_58" [Group_5/sample.c:1832]   --->   Operation 135 'fadd' 'tmp_59' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.54>
ST_12 : Operation 136 [3/5] (6.51ns)   --->   "%tmp_59 = fadd float %tmp_57, %tmp_58" [Group_5/sample.c:1832]   --->   Operation 136 'fadd' 'tmp_59' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [3/3] (8.54ns)   --->   "%tmp_60 = fmul float %a2, %b2" [Group_5/sample.c:1832]   --->   Operation 137 'fmul' 'tmp_60' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.54>
ST_13 : Operation 138 [2/5] (6.51ns)   --->   "%tmp_59 = fadd float %tmp_57, %tmp_58" [Group_5/sample.c:1832]   --->   Operation 138 'fadd' 'tmp_59' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [2/3] (8.54ns)   --->   "%tmp_60 = fmul float %a2, %b2" [Group_5/sample.c:1832]   --->   Operation 139 'fmul' 'tmp_60' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.54>
ST_14 : Operation 140 [1/5] (6.51ns)   --->   "%tmp_59 = fadd float %tmp_57, %tmp_58" [Group_5/sample.c:1832]   --->   Operation 140 'fadd' 'tmp_59' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/3] (8.54ns)   --->   "%tmp_60 = fmul float %a2, %b2" [Group_5/sample.c:1832]   --->   Operation 141 'fmul' 'tmp_60' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.51>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%sum9 = or i9 %sum3, 3" [Group_5/sample.c:1800]   --->   Operation 142 'or' 'sum9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%sum9_cast = zext i9 %sum9 to i64" [Group_5/sample.c:1800]   --->   Operation 143 'zext' 'sum9_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr [128 x float]* %A, i64 0, i64 %sum9_cast" [Group_5/sample.c:1820]   --->   Operation 144 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [2/2] (2.77ns)   --->   "%a3 = load float* %A_addr_18, align 4" [Group_5/sample.c:1820]   --->   Operation 145 'load' 'a3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sum23)   --->   "%tmp29 = or i7 %k, 3" [Group_5/sample.c:1811]   --->   Operation 146 'or' 'tmp29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sum23)   --->   "%tmp29_cast = zext i7 %tmp29 to i12" [Group_5/sample.c:1811]   --->   Operation 147 'zext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (1.77ns) (out node of the LUT)   --->   "%sum23 = add i12 %phi_mul, %tmp29_cast" [Group_5/sample.c:1807]   --->   Operation 148 'add' 'sum23' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%sum28_cast = zext i12 %sum23 to i64" [Group_5/sample.c:1807]   --->   Operation 149 'zext' 'sum28_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr [4096 x float]* %B, i64 0, i64 %sum28_cast" [Group_5/sample.c:1821]   --->   Operation 150 'getelementptr' 'B_addr_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [2/2] (2.77ns)   --->   "%b3 = load float* %B_addr_17, align 4" [Group_5/sample.c:1821]   --->   Operation 151 'load' 'b3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 152 [5/5] (6.51ns)   --->   "%tmp_61 = fadd float %tmp_59, %tmp_60" [Group_5/sample.c:1832]   --->   Operation 152 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.51>
ST_16 : Operation 153 [1/2] (2.77ns)   --->   "%a3 = load float* %A_addr_18, align 4" [Group_5/sample.c:1820]   --->   Operation 153 'load' 'a3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 154 [1/2] (2.77ns)   --->   "%b3 = load float* %B_addr_17, align 4" [Group_5/sample.c:1821]   --->   Operation 154 'load' 'b3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 155 [4/5] (6.51ns)   --->   "%tmp_61 = fadd float %tmp_59, %tmp_60" [Group_5/sample.c:1832]   --->   Operation 155 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.54>
ST_17 : Operation 156 [3/5] (6.51ns)   --->   "%tmp_61 = fadd float %tmp_59, %tmp_60" [Group_5/sample.c:1832]   --->   Operation 156 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [3/3] (8.54ns)   --->   "%tmp_62 = fmul float %a3, %b3" [Group_5/sample.c:1832]   --->   Operation 157 'fmul' 'tmp_62' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.54>
ST_18 : Operation 158 [2/5] (6.51ns)   --->   "%tmp_61 = fadd float %tmp_59, %tmp_60" [Group_5/sample.c:1832]   --->   Operation 158 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [2/3] (8.54ns)   --->   "%tmp_62 = fmul float %a3, %b3" [Group_5/sample.c:1832]   --->   Operation 159 'fmul' 'tmp_62' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.54>
ST_19 : Operation 160 [1/5] (6.51ns)   --->   "%tmp_61 = fadd float %tmp_59, %tmp_60" [Group_5/sample.c:1832]   --->   Operation 160 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/3] (8.54ns)   --->   "%tmp_62 = fmul float %a3, %b3" [Group_5/sample.c:1832]   --->   Operation 161 'fmul' 'tmp_62' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.51>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%sum11 = or i9 %sum3, 4" [Group_5/sample.c:1800]   --->   Operation 162 'or' 'sum11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%sum11_cast = zext i9 %sum11 to i64" [Group_5/sample.c:1800]   --->   Operation 163 'zext' 'sum11_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr [128 x float]* %A, i64 0, i64 %sum11_cast" [Group_5/sample.c:1822]   --->   Operation 164 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [2/2] (2.77ns)   --->   "%a4 = load float* %A_addr_19, align 4" [Group_5/sample.c:1822]   --->   Operation 165 'load' 'a4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node sum24)   --->   "%tmp32 = or i7 %k, 4" [Group_5/sample.c:1811]   --->   Operation 166 'or' 'tmp32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node sum24)   --->   "%tmp310_cast = zext i7 %tmp32 to i12" [Group_5/sample.c:1811]   --->   Operation 167 'zext' 'tmp310_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (1.77ns) (out node of the LUT)   --->   "%sum24 = add i12 %phi_mul, %tmp310_cast" [Group_5/sample.c:1807]   --->   Operation 168 'add' 'sum24' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%sum29_cast = zext i12 %sum24 to i64" [Group_5/sample.c:1807]   --->   Operation 169 'zext' 'sum29_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%B_addr_18 = getelementptr [4096 x float]* %B, i64 0, i64 %sum29_cast" [Group_5/sample.c:1823]   --->   Operation 170 'getelementptr' 'B_addr_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [2/2] (2.77ns)   --->   "%b4 = load float* %B_addr_18, align 4" [Group_5/sample.c:1823]   --->   Operation 171 'load' 'b4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 172 [5/5] (6.51ns)   --->   "%tmp_63 = fadd float %tmp_61, %tmp_62" [Group_5/sample.c:1832]   --->   Operation 172 'fadd' 'tmp_63' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.51>
ST_21 : Operation 173 [1/2] (2.77ns)   --->   "%a4 = load float* %A_addr_19, align 4" [Group_5/sample.c:1822]   --->   Operation 173 'load' 'a4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 174 [1/2] (2.77ns)   --->   "%b4 = load float* %B_addr_18, align 4" [Group_5/sample.c:1823]   --->   Operation 174 'load' 'b4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 175 [4/5] (6.51ns)   --->   "%tmp_63 = fadd float %tmp_61, %tmp_62" [Group_5/sample.c:1832]   --->   Operation 175 'fadd' 'tmp_63' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.54>
ST_22 : Operation 176 [3/5] (6.51ns)   --->   "%tmp_63 = fadd float %tmp_61, %tmp_62" [Group_5/sample.c:1832]   --->   Operation 176 'fadd' 'tmp_63' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [3/3] (8.54ns)   --->   "%tmp_64 = fmul float %a4, %b4" [Group_5/sample.c:1832]   --->   Operation 177 'fmul' 'tmp_64' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.54>
ST_23 : Operation 178 [2/5] (6.51ns)   --->   "%tmp_63 = fadd float %tmp_61, %tmp_62" [Group_5/sample.c:1832]   --->   Operation 178 'fadd' 'tmp_63' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 179 [2/3] (8.54ns)   --->   "%tmp_64 = fmul float %a4, %b4" [Group_5/sample.c:1832]   --->   Operation 179 'fmul' 'tmp_64' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.54>
ST_24 : Operation 180 [1/5] (6.51ns)   --->   "%tmp_63 = fadd float %tmp_61, %tmp_62" [Group_5/sample.c:1832]   --->   Operation 180 'fadd' 'tmp_63' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [1/3] (8.54ns)   --->   "%tmp_64 = fmul float %a4, %b4" [Group_5/sample.c:1832]   --->   Operation 181 'fmul' 'tmp_64' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.51>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%sum13 = or i9 %sum3, 5" [Group_5/sample.c:1800]   --->   Operation 182 'or' 'sum13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%sum13_cast = zext i9 %sum13 to i64" [Group_5/sample.c:1800]   --->   Operation 183 'zext' 'sum13_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr [128 x float]* %A, i64 0, i64 %sum13_cast" [Group_5/sample.c:1824]   --->   Operation 184 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [2/2] (2.77ns)   --->   "%a5 = load float* %A_addr_20, align 4" [Group_5/sample.c:1824]   --->   Operation 185 'load' 'a5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sum25)   --->   "%tmp33 = or i7 %k, 5" [Group_5/sample.c:1811]   --->   Operation 186 'or' 'tmp33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node sum25)   --->   "%tmp411_cast = zext i7 %tmp33 to i12" [Group_5/sample.c:1811]   --->   Operation 187 'zext' 'tmp411_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (1.77ns) (out node of the LUT)   --->   "%sum25 = add i12 %phi_mul, %tmp411_cast" [Group_5/sample.c:1807]   --->   Operation 188 'add' 'sum25' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%sum30_cast = zext i12 %sum25 to i64" [Group_5/sample.c:1807]   --->   Operation 189 'zext' 'sum30_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%B_addr_19 = getelementptr [4096 x float]* %B, i64 0, i64 %sum30_cast" [Group_5/sample.c:1825]   --->   Operation 190 'getelementptr' 'B_addr_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [2/2] (2.77ns)   --->   "%b5 = load float* %B_addr_19, align 4" [Group_5/sample.c:1825]   --->   Operation 191 'load' 'b5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 192 [5/5] (6.51ns)   --->   "%tmp_65 = fadd float %tmp_63, %tmp_64" [Group_5/sample.c:1832]   --->   Operation 192 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.51>
ST_26 : Operation 193 [1/2] (2.77ns)   --->   "%a5 = load float* %A_addr_20, align 4" [Group_5/sample.c:1824]   --->   Operation 193 'load' 'a5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 194 [1/2] (2.77ns)   --->   "%b5 = load float* %B_addr_19, align 4" [Group_5/sample.c:1825]   --->   Operation 194 'load' 'b5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 195 [4/5] (6.51ns)   --->   "%tmp_65 = fadd float %tmp_63, %tmp_64" [Group_5/sample.c:1832]   --->   Operation 195 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.54>
ST_27 : Operation 196 [3/5] (6.51ns)   --->   "%tmp_65 = fadd float %tmp_63, %tmp_64" [Group_5/sample.c:1832]   --->   Operation 196 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 197 [3/3] (8.54ns)   --->   "%tmp_66 = fmul float %a5, %b5" [Group_5/sample.c:1832]   --->   Operation 197 'fmul' 'tmp_66' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.54>
ST_28 : Operation 198 [2/5] (6.51ns)   --->   "%tmp_65 = fadd float %tmp_63, %tmp_64" [Group_5/sample.c:1832]   --->   Operation 198 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 199 [2/3] (8.54ns)   --->   "%tmp_66 = fmul float %a5, %b5" [Group_5/sample.c:1832]   --->   Operation 199 'fmul' 'tmp_66' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.54>
ST_29 : Operation 200 [1/5] (6.51ns)   --->   "%tmp_65 = fadd float %tmp_63, %tmp_64" [Group_5/sample.c:1832]   --->   Operation 200 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 201 [1/3] (8.54ns)   --->   "%tmp_66 = fmul float %a5, %b5" [Group_5/sample.c:1832]   --->   Operation 201 'fmul' 'tmp_66' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.51>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%sum15 = or i9 %sum3, 6" [Group_5/sample.c:1800]   --->   Operation 202 'or' 'sum15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%sum15_cast = zext i9 %sum15 to i64" [Group_5/sample.c:1800]   --->   Operation 203 'zext' 'sum15_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr [128 x float]* %A, i64 0, i64 %sum15_cast" [Group_5/sample.c:1826]   --->   Operation 204 'getelementptr' 'A_addr_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 205 [2/2] (2.77ns)   --->   "%a6 = load float* %A_addr_21, align 4" [Group_5/sample.c:1826]   --->   Operation 205 'load' 'a6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_30 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node sum26)   --->   "%tmp34 = or i7 %k, 6" [Group_5/sample.c:1811]   --->   Operation 206 'or' 'tmp34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node sum26)   --->   "%tmp512_cast = zext i7 %tmp34 to i12" [Group_5/sample.c:1811]   --->   Operation 207 'zext' 'tmp512_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (1.77ns) (out node of the LUT)   --->   "%sum26 = add i12 %phi_mul, %tmp512_cast" [Group_5/sample.c:1807]   --->   Operation 208 'add' 'sum26' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%sum31_cast = zext i12 %sum26 to i64" [Group_5/sample.c:1807]   --->   Operation 209 'zext' 'sum31_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "%B_addr_20 = getelementptr [4096 x float]* %B, i64 0, i64 %sum31_cast" [Group_5/sample.c:1827]   --->   Operation 210 'getelementptr' 'B_addr_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 211 [2/2] (2.77ns)   --->   "%b6 = load float* %B_addr_20, align 4" [Group_5/sample.c:1827]   --->   Operation 211 'load' 'b6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_30 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node sum27)   --->   "%tmp35 = or i7 %k, 7" [Group_5/sample.c:1811]   --->   Operation 212 'or' 'tmp35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node sum27)   --->   "%tmp613_cast = zext i7 %tmp35 to i12" [Group_5/sample.c:1811]   --->   Operation 213 'zext' 'tmp613_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 214 [1/1] (1.77ns) (out node of the LUT)   --->   "%sum27 = add i12 %phi_mul, %tmp613_cast" [Group_5/sample.c:1807]   --->   Operation 214 'add' 'sum27' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 215 [5/5] (6.51ns)   --->   "%tmp_67 = fadd float %tmp_65, %tmp_66" [Group_5/sample.c:1832]   --->   Operation 215 'fadd' 'tmp_67' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 216 [1/1] (1.66ns)   --->   "%k_2 = add i7 %k, 8" [Group_5/sample.c:1811]   --->   Operation 216 'add' 'k_2' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.51>
ST_31 : Operation 217 [1/2] (2.77ns)   --->   "%a6 = load float* %A_addr_21, align 4" [Group_5/sample.c:1826]   --->   Operation 217 'load' 'a6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_31 : Operation 218 [1/2] (2.77ns)   --->   "%b6 = load float* %B_addr_20, align 4" [Group_5/sample.c:1827]   --->   Operation 218 'load' 'b6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_31 : Operation 219 [4/5] (6.51ns)   --->   "%tmp_67 = fadd float %tmp_65, %tmp_66" [Group_5/sample.c:1832]   --->   Operation 219 'fadd' 'tmp_67' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.54>
ST_32 : Operation 220 [3/5] (6.51ns)   --->   "%tmp_67 = fadd float %tmp_65, %tmp_66" [Group_5/sample.c:1832]   --->   Operation 220 'fadd' 'tmp_67' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 221 [3/3] (8.54ns)   --->   "%tmp_68 = fmul float %a6, %b6" [Group_5/sample.c:1832]   --->   Operation 221 'fmul' 'tmp_68' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.54>
ST_33 : Operation 222 [2/5] (6.51ns)   --->   "%tmp_67 = fadd float %tmp_65, %tmp_66" [Group_5/sample.c:1832]   --->   Operation 222 'fadd' 'tmp_67' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 223 [2/3] (8.54ns)   --->   "%tmp_68 = fmul float %a6, %b6" [Group_5/sample.c:1832]   --->   Operation 223 'fmul' 'tmp_68' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.54>
ST_34 : Operation 224 [1/5] (6.51ns)   --->   "%tmp_67 = fadd float %tmp_65, %tmp_66" [Group_5/sample.c:1832]   --->   Operation 224 'fadd' 'tmp_67' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 225 [1/3] (8.54ns)   --->   "%tmp_68 = fmul float %a6, %b6" [Group_5/sample.c:1832]   --->   Operation 225 'fmul' 'tmp_68' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.51>
ST_35 : Operation 226 [1/1] (0.00ns)   --->   "%sum17 = or i9 %sum3, 7" [Group_5/sample.c:1800]   --->   Operation 226 'or' 'sum17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (0.00ns)   --->   "%sum17_cast = zext i9 %sum17 to i64" [Group_5/sample.c:1800]   --->   Operation 227 'zext' 'sum17_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr [128 x float]* %A, i64 0, i64 %sum17_cast" [Group_5/sample.c:1828]   --->   Operation 228 'getelementptr' 'A_addr_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 229 [2/2] (2.77ns)   --->   "%a7 = load float* %A_addr_22, align 4" [Group_5/sample.c:1828]   --->   Operation 229 'load' 'a7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 230 [1/1] (0.00ns)   --->   "%sum32_cast = zext i12 %sum27 to i64" [Group_5/sample.c:1807]   --->   Operation 230 'zext' 'sum32_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 231 [1/1] (0.00ns)   --->   "%B_addr_21 = getelementptr [4096 x float]* %B, i64 0, i64 %sum32_cast" [Group_5/sample.c:1829]   --->   Operation 231 'getelementptr' 'B_addr_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 232 [2/2] (2.77ns)   --->   "%b7 = load float* %B_addr_21, align 4" [Group_5/sample.c:1829]   --->   Operation 232 'load' 'b7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 233 [5/5] (6.51ns)   --->   "%tmp_69 = fadd float %tmp_67, %tmp_68" [Group_5/sample.c:1832]   --->   Operation 233 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.51>
ST_36 : Operation 234 [1/2] (2.77ns)   --->   "%a7 = load float* %A_addr_22, align 4" [Group_5/sample.c:1828]   --->   Operation 234 'load' 'a7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_36 : Operation 235 [1/2] (2.77ns)   --->   "%b7 = load float* %B_addr_21, align 4" [Group_5/sample.c:1829]   --->   Operation 235 'load' 'b7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_36 : Operation 236 [4/5] (6.51ns)   --->   "%tmp_69 = fadd float %tmp_67, %tmp_68" [Group_5/sample.c:1832]   --->   Operation 236 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.54>
ST_37 : Operation 237 [3/5] (6.51ns)   --->   "%tmp_69 = fadd float %tmp_67, %tmp_68" [Group_5/sample.c:1832]   --->   Operation 237 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 238 [3/3] (8.54ns)   --->   "%tmp_70 = fmul float %a7, %b7" [Group_5/sample.c:1832]   --->   Operation 238 'fmul' 'tmp_70' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.54>
ST_38 : Operation 239 [2/5] (6.51ns)   --->   "%tmp_69 = fadd float %tmp_67, %tmp_68" [Group_5/sample.c:1832]   --->   Operation 239 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 240 [2/3] (8.54ns)   --->   "%tmp_70 = fmul float %a7, %b7" [Group_5/sample.c:1832]   --->   Operation 240 'fmul' 'tmp_70' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.54>
ST_39 : Operation 241 [1/5] (6.51ns)   --->   "%tmp_69 = fadd float %tmp_67, %tmp_68" [Group_5/sample.c:1832]   --->   Operation 241 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 242 [1/3] (8.54ns)   --->   "%tmp_70 = fmul float %a7, %b7" [Group_5/sample.c:1832]   --->   Operation 242 'fmul' 'tmp_70' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.51>
ST_40 : Operation 243 [5/5] (6.51ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [Group_5/sample.c:1832]   --->   Operation 243 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.51>
ST_41 : Operation 244 [4/5] (6.51ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [Group_5/sample.c:1832]   --->   Operation 244 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.51>
ST_42 : Operation 245 [3/5] (6.51ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [Group_5/sample.c:1832]   --->   Operation 245 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.51>
ST_43 : Operation 246 [2/5] (6.51ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [Group_5/sample.c:1832]   --->   Operation 246 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.51>
ST_44 : Operation 247 [1/5] (6.51ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [Group_5/sample.c:1832]   --->   Operation 247 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.51>
ST_45 : Operation 248 [5/5] (6.51ns)   --->   "%temp_2 = fadd float %temp3, %tmp_71" [Group_5/sample.c:1832]   --->   Operation 248 'fadd' 'temp_2' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.51>
ST_46 : Operation 249 [4/5] (6.51ns)   --->   "%temp_2 = fadd float %temp3, %tmp_71" [Group_5/sample.c:1832]   --->   Operation 249 'fadd' 'temp_2' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.51>
ST_47 : Operation 250 [3/5] (6.51ns)   --->   "%temp_2 = fadd float %temp3, %tmp_71" [Group_5/sample.c:1832]   --->   Operation 250 'fadd' 'temp_2' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.51>
ST_48 : Operation 251 [2/5] (6.51ns)   --->   "%temp_2 = fadd float %temp3, %tmp_71" [Group_5/sample.c:1832]   --->   Operation 251 'fadd' 'temp_2' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.51>
ST_49 : Operation 252 [1/5] (6.51ns)   --->   "%temp_2 = fadd float %temp3, %tmp_71" [Group_5/sample.c:1832]   --->   Operation 252 'fadd' 'temp_2' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 253 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1811]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 5> <Delay = 4.55>
ST_50 : Operation 254 [1/1] (0.00ns)   --->   "%temp_1 = phi float [ %temp_3, %6 ], [ %temp3, %.preheader.preheader ]"   --->   Operation 254 'phi' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 255 [1/1] (0.00ns)   --->   "%k_1 = phi i8 [ %k_3, %6 ], [ 120, %.preheader.preheader ]"   --->   Operation 255 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 256 [1/1] (0.00ns)   --->   "%k_1_cast2 = zext i8 %k_1 to i12" [Group_5/sample.c:1837]   --->   Operation 256 'zext' 'k_1_cast2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 257 [1/1] (0.00ns)   --->   "%k_1_cast = zext i8 %k_1 to i9" [Group_5/sample.c:1837]   --->   Operation 257 'zext' 'k_1_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 258 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 258 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 259 [1/1] (1.24ns)   --->   "%exitcond8 = icmp eq i8 %k_1, -128" [Group_5/sample.c:1837]   --->   Operation 259 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %7, label %6" [Group_5/sample.c:1837]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 261 [1/1] (1.73ns)   --->   "%sum19 = add i9 %k_1_cast, %inneridx" [Group_5/sample.c:1837]   --->   Operation 261 'add' 'sum19' <Predicate = (!exitcond8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 262 [1/1] (0.00ns)   --->   "%sum19_cast = zext i9 %sum19 to i64" [Group_5/sample.c:1837]   --->   Operation 262 'zext' 'sum19_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_50 : Operation 263 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr [128 x float]* %A, i64 0, i64 %sum19_cast" [Group_5/sample.c:1839]   --->   Operation 263 'getelementptr' 'A_addr_23' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_50 : Operation 264 [2/2] (2.77ns)   --->   "%A_load = load float* %A_addr_23, align 4" [Group_5/sample.c:1839]   --->   Operation 264 'load' 'A_load' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_50 : Operation 265 [1/1] (1.77ns)   --->   "%sum28 = add i12 %k_1_cast2, %phi_mul" [Group_5/sample.c:1837]   --->   Operation 265 'add' 'sum28' <Predicate = (!exitcond8)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 266 [1/1] (0.00ns)   --->   "%sum33_cast = zext i12 %sum28 to i64" [Group_5/sample.c:1837]   --->   Operation 266 'zext' 'sum33_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_50 : Operation 267 [1/1] (0.00ns)   --->   "%B_addr_22 = getelementptr [4096 x float]* %B, i64 0, i64 %sum33_cast" [Group_5/sample.c:1839]   --->   Operation 267 'getelementptr' 'B_addr_22' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_50 : Operation 268 [2/2] (2.77ns)   --->   "%B_load = load float* %B_addr_22, align 4" [Group_5/sample.c:1839]   --->   Operation 268 'load' 'B_load' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_50 : Operation 269 [1/1] (1.71ns)   --->   "%k_3 = add i8 %k_1, 1" [Group_5/sample.c:1837]   --->   Operation 269 'add' 'k_3' <Predicate = (!exitcond8)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 270 [1/1] (1.66ns)   --->   "%sum = add i7 %j_cast, %outrowidx" [Group_5/sample.c:1805]   --->   Operation 270 'add' 'sum' <Predicate = (exitcond8)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 271 [1/1] (0.00ns)   --->   "%sum_cast = zext i7 %sum to i64" [Group_5/sample.c:1805]   --->   Operation 271 'zext' 'sum_cast' <Predicate = (exitcond8)> <Delay = 0.00>
ST_50 : Operation 272 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [32 x float]* %C, i64 0, i64 %sum_cast" [Group_5/sample.c:1843]   --->   Operation 272 'getelementptr' 'C_addr' <Predicate = (exitcond8)> <Delay = 0.00>
ST_50 : Operation 273 [1/1] (2.77ns)   --->   "store float %temp_1, float* %C_addr, align 4" [Group_5/sample.c:1843]   --->   Operation 273 'store' <Predicate = (exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_50 : Operation 274 [1/1] (0.00ns)   --->   "br label %2" [Group_5/sample.c:1805]   --->   Operation 274 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 51 <SV = 6> <Delay = 2.77>
ST_51 : Operation 275 [1/2] (2.77ns)   --->   "%A_load = load float* %A_addr_23, align 4" [Group_5/sample.c:1839]   --->   Operation 275 'load' 'A_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_51 : Operation 276 [1/2] (2.77ns)   --->   "%B_load = load float* %B_addr_22, align 4" [Group_5/sample.c:1839]   --->   Operation 276 'load' 'B_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 52 <SV = 7> <Delay = 8.54>
ST_52 : Operation 277 [3/3] (8.54ns)   --->   "%tmp_72 = fmul float %A_load, %B_load" [Group_5/sample.c:1839]   --->   Operation 277 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 8> <Delay = 8.54>
ST_53 : Operation 278 [2/3] (8.54ns)   --->   "%tmp_72 = fmul float %A_load, %B_load" [Group_5/sample.c:1839]   --->   Operation 278 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 9> <Delay = 8.54>
ST_54 : Operation 279 [1/3] (8.54ns)   --->   "%tmp_72 = fmul float %A_load, %B_load" [Group_5/sample.c:1839]   --->   Operation 279 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 10> <Delay = 6.51>
ST_55 : Operation 280 [5/5] (6.51ns)   --->   "%temp_3 = fadd float %temp_1, %tmp_72" [Group_5/sample.c:1839]   --->   Operation 280 'fadd' 'temp_3' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 11> <Delay = 6.51>
ST_56 : Operation 281 [4/5] (6.51ns)   --->   "%temp_3 = fadd float %temp_1, %tmp_72" [Group_5/sample.c:1839]   --->   Operation 281 'fadd' 'temp_3' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 12> <Delay = 6.51>
ST_57 : Operation 282 [3/5] (6.51ns)   --->   "%temp_3 = fadd float %temp_1, %tmp_72" [Group_5/sample.c:1839]   --->   Operation 282 'fadd' 'temp_3' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 13> <Delay = 6.51>
ST_58 : Operation 283 [2/5] (6.51ns)   --->   "%temp_3 = fadd float %temp_1, %tmp_72" [Group_5/sample.c:1839]   --->   Operation 283 'fadd' 'temp_3' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 14> <Delay = 6.51>
ST_59 : Operation 284 [1/5] (6.51ns)   --->   "%temp_3 = fadd float %temp_1, %tmp_72" [Group_5/sample.c:1839]   --->   Operation 284 'fadd' 'temp_3' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 285 [1/1] (0.00ns)   --->   "br label %.preheader" [Group_5/sample.c:1837]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outrows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outrows_read (read             ) [ 001111111111111111111111111111111111111111111111111111111111]
outrows_cast (zext             ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_62  (br               ) [ 011111111111111111111111111111111111111111111111111111111111]
i            (phi              ) [ 001000000000000000000000000000000000000000000000000000000000]
exitcond1    (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111]
empty        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
i_38         (add              ) [ 011111111111111111111111111111111111111111111111111111111111]
StgValue_67  (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp          (trunc            ) [ 000111111111111111111111111111111111111111111111111111111111]
outrowidx    (bitconcatenate   ) [ 000111111111111111111111111111111111111111111111111111111111]
inneridx     (bitconcatenate   ) [ 000111111111111111111111111111111111111111111111111111111111]
StgValue_71  (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_72  (ret              ) [ 000000000000000000000000000000000000000000000000000000000000]
j            (phi              ) [ 000100000000000000000000000000000000000000000000000000000000]
phi_mul      (phi              ) [ 000111111111111111111111111111111111111111111111111111111111]
next_mul     (add              ) [ 001111111111111111111111111111111111111111111111111111111111]
j_cast4      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
j_cast       (zext             ) [ 000011111111111111111111111111111111111111111111111111111111]
exitcond     (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111]
empty_23     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
j_2          (add              ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_81  (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
d_addr       (getelementptr    ) [ 000010000000000000000000000000000000000000000000000000000000]
StgValue_84  (br               ) [ 011111111111111111111111111111111111111111111111111111111111]
temp         (load             ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_86  (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
temp3        (phi              ) [ 000001111111111111111111111111111111111111111111111111111111]
k            (phi              ) [ 000001111111111111111111111111100000000000000000000000000000]
k_cast       (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_s        (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111]
empty_24     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
StgValue_92  (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum3         (bitconcatenate   ) [ 000000111111111111111111111111111111000000000000000000000000]
sum3_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr       (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000000]
sum20        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum22_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr23     (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000000]
sum5         (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum5_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_16    (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000000]
tmp7         (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp7_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum21        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum24_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr       (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000000]
StgValue_111 (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
a0           (load             ) [ 000000011100000000000000000000000000000000000000000000000000]
b0           (load             ) [ 000000011100000000000000000000000000000000000000000000000000]
a1           (load             ) [ 000000011100000000000000000000000000000000000000000000000000]
b1           (load             ) [ 000000011100000000000000000000000000000000000000000000000000]
tmp_57       (fmul             ) [ 000000000011111000000000000000000000000000000000000000000000]
tmp_58       (fmul             ) [ 000000000011111000000000000000000000000000000000000000000000]
sum7         (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum7_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_17    (getelementptr    ) [ 000000000001000000000000000000000000000000000000000000000000]
tmp18        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp18_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum22        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum26_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_16    (getelementptr    ) [ 000000000001000000000000000000000000000000000000000000000000]
a2           (load             ) [ 000000000000111000000000000000000000000000000000000000000000]
b2           (load             ) [ 000000000000111000000000000000000000000000000000000000000000]
tmp_59       (fadd             ) [ 000000000000000111110000000000000000000000000000000000000000]
tmp_60       (fmul             ) [ 000000000000000111110000000000000000000000000000000000000000]
sum9         (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum9_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_18    (getelementptr    ) [ 000000000000000010000000000000000000000000000000000000000000]
tmp29        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp29_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum23        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum28_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_17    (getelementptr    ) [ 000000000000000010000000000000000000000000000000000000000000]
a3           (load             ) [ 000000000000000001110000000000000000000000000000000000000000]
b3           (load             ) [ 000000000000000001110000000000000000000000000000000000000000]
tmp_61       (fadd             ) [ 000000000000000000001111100000000000000000000000000000000000]
tmp_62       (fmul             ) [ 000000000000000000001111100000000000000000000000000000000000]
sum11        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum11_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_19    (getelementptr    ) [ 000000000000000000000100000000000000000000000000000000000000]
tmp32        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp310_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum24        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum29_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_18    (getelementptr    ) [ 000000000000000000000100000000000000000000000000000000000000]
a4           (load             ) [ 000000000000000000000011100000000000000000000000000000000000]
b4           (load             ) [ 000000000000000000000011100000000000000000000000000000000000]
tmp_63       (fadd             ) [ 000000000000000000000000011111000000000000000000000000000000]
tmp_64       (fmul             ) [ 000000000000000000000000011111000000000000000000000000000000]
sum13        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum13_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_20    (getelementptr    ) [ 000000000000000000000000001000000000000000000000000000000000]
tmp33        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp411_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum25        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum30_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_19    (getelementptr    ) [ 000000000000000000000000001000000000000000000000000000000000]
a5           (load             ) [ 000000000000000000000000000111000000000000000000000000000000]
b5           (load             ) [ 000000000000000000000000000111000000000000000000000000000000]
tmp_65       (fadd             ) [ 000000000000000000000000000000111110000000000000000000000000]
tmp_66       (fmul             ) [ 000000000000000000000000000000111110000000000000000000000000]
sum15        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum15_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_21    (getelementptr    ) [ 000000000000000000000000000000010000000000000000000000000000]
tmp34        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp512_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum26        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum31_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_20    (getelementptr    ) [ 000000000000000000000000000000010000000000000000000000000000]
tmp35        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp613_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum27        (add              ) [ 000000000000000000000000000000011111000000000000000000000000]
k_2          (add              ) [ 001111000000000000000000000000011111111111111111111111111111]
a6           (load             ) [ 000000000000000000000000000000001110000000000000000000000000]
b6           (load             ) [ 000000000000000000000000000000001110000000000000000000000000]
tmp_67       (fadd             ) [ 000000000000000000000000000000000001111100000000000000000000]
tmp_68       (fmul             ) [ 000000000000000000000000000000000001111100000000000000000000]
sum17        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum17_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_22    (getelementptr    ) [ 000000000000000000000000000000000000100000000000000000000000]
sum32_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_21    (getelementptr    ) [ 000000000000000000000000000000000000100000000000000000000000]
a7           (load             ) [ 000000000000000000000000000000000000011100000000000000000000]
b7           (load             ) [ 000000000000000000000000000000000000011100000000000000000000]
tmp_69       (fadd             ) [ 000000000000000000000000000000000000000011111000000000000000]
tmp_70       (fmul             ) [ 000000000000000000000000000000000000000011111000000000000000]
tmp_71       (fadd             ) [ 000000000000000000000000000000000000000000000111110000000000]
temp_2       (fadd             ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_253 (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
temp_1       (phi              ) [ 000000000000000000000000000000000000000000000000001111111111]
k_1          (phi              ) [ 000000000000000000000000000000000000000000000000001000000000]
k_1_cast2    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
k_1_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_25     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
exitcond8    (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_260 (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum19        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum19_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_23    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000100000000]
sum28        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum33_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_22    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000100000000]
k_3          (add              ) [ 001111111111111111111111111111111111111111111111111111111111]
sum          (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
C_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
StgValue_273 (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
StgValue_274 (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
A_load       (load             ) [ 000000000000000000000000000000000000000000000000000011100000]
B_load       (load             ) [ 000000000000000000000000000000000000000000000000000011100000]
tmp_72       (fmul             ) [ 000000000000000000000000000000000000000000000000000000011111]
temp_3       (fadd             ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_285 (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outrows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outrows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="outrows_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outrows_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="d_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="A_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
<pin id="137" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a0/5 a1/5 a2/10 a3/15 a4/20 a5/25 a6/30 a7/35 A_load/50 "/>
</bind>
</comp>

<comp id="114" class="1004" name="B_addr23_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="12" slack="0"/>
<pin id="118" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr23/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="1"/>
<pin id="149" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b0/5 b1/5 b2/10 b3/15 b4/20 b5/25 b6/30 b7/35 B_load/50 "/>
</bind>
</comp>

<comp id="127" class="1004" name="A_addr_16_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_16/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="B_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="A_addr_17_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="9" slack="0"/>
<pin id="155" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_17/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="B_addr_16_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_16/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="A_addr_18_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_18/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="B_addr_17_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_17/15 "/>
</bind>
</comp>

<comp id="183" class="1004" name="A_addr_19_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="9" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_19/20 "/>
</bind>
</comp>

<comp id="191" class="1004" name="B_addr_18_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="12" slack="0"/>
<pin id="195" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_18/20 "/>
</bind>
</comp>

<comp id="199" class="1004" name="A_addr_20_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_20/25 "/>
</bind>
</comp>

<comp id="207" class="1004" name="B_addr_19_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="12" slack="0"/>
<pin id="211" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_19/25 "/>
</bind>
</comp>

<comp id="215" class="1004" name="A_addr_21_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="9" slack="0"/>
<pin id="219" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_21/30 "/>
</bind>
</comp>

<comp id="223" class="1004" name="B_addr_20_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_20/30 "/>
</bind>
</comp>

<comp id="231" class="1004" name="A_addr_22_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_22/35 "/>
</bind>
</comp>

<comp id="239" class="1004" name="B_addr_21_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="12" slack="0"/>
<pin id="243" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_21/35 "/>
</bind>
</comp>

<comp id="247" class="1004" name="A_addr_23_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="9" slack="0"/>
<pin id="251" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_23/50 "/>
</bind>
</comp>

<comp id="255" class="1004" name="B_addr_22_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="12" slack="0"/>
<pin id="259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_22/50 "/>
</bind>
</comp>

<comp id="263" class="1004" name="C_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/50 "/>
</bind>
</comp>

<comp id="270" class="1004" name="StgValue_273_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_273/50 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="j_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="1"/>
<pin id="289" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="j_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="298" class="1005" name="phi_mul_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="1"/>
<pin id="300" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="phi_mul_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="12" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="310" class="1005" name="temp3_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="temp3_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="32" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp3/5 "/>
</bind>
</comp>

<comp id="320" class="1005" name="k_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="1"/>
<pin id="322" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="k_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="7" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="332" class="1005" name="temp_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="5"/>
<pin id="334" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="temp_1 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="temp_1_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_1/50 "/>
</bind>
</comp>

<comp id="344" class="1005" name="k_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="k_1_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="8" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/50 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_59/10 tmp_61/15 tmp_63/20 tmp_65/25 tmp_67/30 tmp_69/35 tmp_71/40 temp_2/45 temp_3/55 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="0" index="1" bw="32" slack="1"/>
<pin id="364" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_57/7 tmp_60/12 tmp_62/17 tmp_64/22 tmp_66/27 tmp_68/32 tmp_70/37 tmp_72/52 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_58/7 "/>
</bind>
</comp>

<comp id="369" class="1005" name="reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a0 a2 a3 a4 a5 a6 a7 A_load "/>
</bind>
</comp>

<comp id="375" class="1005" name="reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b0 b2 b3 b4 b5 b6 b7 B_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 tmp_60 tmp_62 tmp_64 tmp_66 tmp_68 tmp_70 tmp_72 "/>
</bind>
</comp>

<comp id="387" class="1005" name="reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 tmp_61 tmp_63 tmp_65 tmp_67 tmp_69 tmp_71 "/>
</bind>
</comp>

<comp id="393" class="1004" name="outrows_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="outrows_cast/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="exitcond1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="1"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="i_38_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_38/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="outrowidx_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="outrowidx/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="inneridx_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="inneridx/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="next_mul_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="2"/>
<pin id="431" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="j_cast4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast4/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="j_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="exitcond_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="j_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="k_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="7" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sum3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="3"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum3/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sum3_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="9" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sum20_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="2"/>
<pin id="478" dir="0" index="1" bw="7" slack="0"/>
<pin id="479" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum20/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sum22_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="12" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum22_cast/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sum5_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="0"/>
<pin id="489" dir="0" index="1" bw="9" slack="0"/>
<pin id="490" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum5/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sum5_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="0" index="1" bw="7" slack="0"/>
<pin id="501" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp7_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sum21_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="2"/>
<pin id="510" dir="0" index="1" bw="7" slack="0"/>
<pin id="511" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum21/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sum24_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum24_cast/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sum7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="9" slack="5"/>
<pin id="521" dir="0" index="1" bw="9" slack="0"/>
<pin id="522" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum7/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sum7_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum7_cast/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp18_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="5"/>
<pin id="531" dir="0" index="1" bw="7" slack="0"/>
<pin id="532" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp18/10 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp18_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="0"/>
<pin id="537" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp18_cast/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sum22_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="7"/>
<pin id="541" dir="0" index="1" bw="7" slack="0"/>
<pin id="542" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum22/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sum26_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="12" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum26_cast/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sum9_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="10"/>
<pin id="552" dir="0" index="1" bw="9" slack="0"/>
<pin id="553" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum9/15 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sum9_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast/15 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp29_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="10"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp29/15 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp29_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="0"/>
<pin id="568" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp29_cast/15 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sum23_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="12"/>
<pin id="572" dir="0" index="1" bw="7" slack="0"/>
<pin id="573" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum23/15 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sum28_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="12" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum28_cast/15 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sum11_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="15"/>
<pin id="583" dir="0" index="1" bw="9" slack="0"/>
<pin id="584" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum11/20 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sum11_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum11_cast/20 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp32_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="15"/>
<pin id="593" dir="0" index="1" bw="7" slack="0"/>
<pin id="594" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp32/20 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp310_cast_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="0"/>
<pin id="599" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp310_cast/20 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sum24_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="17"/>
<pin id="603" dir="0" index="1" bw="7" slack="0"/>
<pin id="604" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum24/20 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sum29_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="12" slack="0"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum29_cast/20 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sum13_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="9" slack="20"/>
<pin id="614" dir="0" index="1" bw="9" slack="0"/>
<pin id="615" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum13/25 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sum13_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum13_cast/25 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp33_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="20"/>
<pin id="624" dir="0" index="1" bw="7" slack="0"/>
<pin id="625" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp33/25 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp411_cast_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="0"/>
<pin id="630" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp411_cast/25 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sum25_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="12" slack="22"/>
<pin id="634" dir="0" index="1" bw="7" slack="0"/>
<pin id="635" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum25/25 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sum30_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="12" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum30_cast/25 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sum15_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="25"/>
<pin id="645" dir="0" index="1" bw="9" slack="0"/>
<pin id="646" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum15/30 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sum15_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum15_cast/30 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp34_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="25"/>
<pin id="655" dir="0" index="1" bw="7" slack="0"/>
<pin id="656" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp34/30 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp512_cast_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="7" slack="0"/>
<pin id="661" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp512_cast/30 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sum26_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="12" slack="27"/>
<pin id="665" dir="0" index="1" bw="7" slack="0"/>
<pin id="666" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum26/30 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sum31_cast_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="12" slack="0"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum31_cast/30 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp35_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="25"/>
<pin id="676" dir="0" index="1" bw="7" slack="0"/>
<pin id="677" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp35/30 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp613_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="7" slack="0"/>
<pin id="682" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp613_cast/30 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sum27_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="27"/>
<pin id="686" dir="0" index="1" bw="7" slack="0"/>
<pin id="687" dir="1" index="2" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum27/30 "/>
</bind>
</comp>

<comp id="690" class="1004" name="k_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="25"/>
<pin id="692" dir="0" index="1" bw="5" slack="0"/>
<pin id="693" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/30 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sum17_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="9" slack="30"/>
<pin id="698" dir="0" index="1" bw="9" slack="0"/>
<pin id="699" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum17/35 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sum17_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum17_cast/35 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sum32_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="5"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum32_cast/35 "/>
</bind>
</comp>

<comp id="710" class="1004" name="k_1_cast2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast2/50 "/>
</bind>
</comp>

<comp id="714" class="1004" name="k_1_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast/50 "/>
</bind>
</comp>

<comp id="718" class="1004" name="exitcond8_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/50 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sum19_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="9" slack="4"/>
<pin id="727" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum19/50 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sum19_cast_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum19_cast/50 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sum28_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="12" slack="3"/>
<pin id="737" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum28/50 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sum33_cast_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum33_cast/50 "/>
</bind>
</comp>

<comp id="745" class="1004" name="k_3_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/50 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sum_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="3"/>
<pin id="753" dir="0" index="1" bw="7" slack="4"/>
<pin id="754" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/50 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sum_cast_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/50 "/>
</bind>
</comp>

<comp id="760" class="1005" name="outrows_read_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="1"/>
<pin id="762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outrows_read "/>
</bind>
</comp>

<comp id="765" class="1005" name="outrows_cast_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="12" slack="2"/>
<pin id="767" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="outrows_cast "/>
</bind>
</comp>

<comp id="773" class="1005" name="i_38_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_38 "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="2" slack="3"/>
<pin id="780" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="783" class="1005" name="outrowidx_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="4"/>
<pin id="785" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="outrowidx "/>
</bind>
</comp>

<comp id="788" class="1005" name="inneridx_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="9" slack="4"/>
<pin id="790" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="inneridx "/>
</bind>
</comp>

<comp id="793" class="1005" name="next_mul_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="12" slack="0"/>
<pin id="795" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="798" class="1005" name="j_cast_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="7" slack="3"/>
<pin id="800" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="806" class="1005" name="j_2_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="6" slack="0"/>
<pin id="808" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="d_addr_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="1"/>
<pin id="813" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="816" class="1005" name="temp_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="824" class="1005" name="sum3_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="5"/>
<pin id="826" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="sum3 "/>
</bind>
</comp>

<comp id="834" class="1005" name="A_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="1"/>
<pin id="836" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="B_addr23_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="1"/>
<pin id="841" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr23 "/>
</bind>
</comp>

<comp id="844" class="1005" name="A_addr_16_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="7" slack="1"/>
<pin id="846" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_16 "/>
</bind>
</comp>

<comp id="849" class="1005" name="B_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="12" slack="1"/>
<pin id="851" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="a1_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="b1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="tmp_58_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="869" class="1005" name="A_addr_17_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="7" slack="1"/>
<pin id="871" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_17 "/>
</bind>
</comp>

<comp id="874" class="1005" name="B_addr_16_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="12" slack="1"/>
<pin id="876" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_16 "/>
</bind>
</comp>

<comp id="879" class="1005" name="A_addr_18_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="1"/>
<pin id="881" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_18 "/>
</bind>
</comp>

<comp id="884" class="1005" name="B_addr_17_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="12" slack="1"/>
<pin id="886" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_17 "/>
</bind>
</comp>

<comp id="889" class="1005" name="A_addr_19_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="7" slack="1"/>
<pin id="891" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_19 "/>
</bind>
</comp>

<comp id="894" class="1005" name="B_addr_18_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="12" slack="1"/>
<pin id="896" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_18 "/>
</bind>
</comp>

<comp id="899" class="1005" name="A_addr_20_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="1"/>
<pin id="901" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_20 "/>
</bind>
</comp>

<comp id="904" class="1005" name="B_addr_19_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="12" slack="1"/>
<pin id="906" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_19 "/>
</bind>
</comp>

<comp id="909" class="1005" name="A_addr_21_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="1"/>
<pin id="911" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_21 "/>
</bind>
</comp>

<comp id="914" class="1005" name="B_addr_20_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="12" slack="1"/>
<pin id="916" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_20 "/>
</bind>
</comp>

<comp id="919" class="1005" name="sum27_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="12" slack="5"/>
<pin id="921" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="sum27 "/>
</bind>
</comp>

<comp id="924" class="1005" name="k_2_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="7" slack="1"/>
<pin id="926" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="929" class="1005" name="A_addr_22_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="7" slack="1"/>
<pin id="931" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_22 "/>
</bind>
</comp>

<comp id="934" class="1005" name="B_addr_21_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="1"/>
<pin id="936" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_21 "/>
</bind>
</comp>

<comp id="939" class="1005" name="temp_2_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="947" class="1005" name="A_addr_23_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="7" slack="1"/>
<pin id="949" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_23 "/>
</bind>
</comp>

<comp id="952" class="1005" name="B_addr_22_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="12" slack="1"/>
<pin id="954" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_22 "/>
</bind>
</comp>

<comp id="957" class="1005" name="k_3_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="962" class="1005" name="temp_3_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="12" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="319"><net_src comp="313" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="323"><net_src comp="30" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="341"><net_src comp="310" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="342"><net_src comp="335" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="343"><net_src comp="335" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="76" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="310" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="332" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="372"><net_src comp="108" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="374"><net_src comp="108" pin="7"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="121" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="380"><net_src comp="121" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="361" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="390"><net_src comp="355" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="396"><net_src comp="82" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="280" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="280" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="22" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="280" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="24" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="28" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="408" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="30" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="302" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="291" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="441"><net_src comp="291" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="291" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="291" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="40" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="324" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="324" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="42" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="28" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="324" pin="4"/><net_sink comp="464" pin=2"/></net>

<net id="474"><net_src comp="464" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="480"><net_src comp="298" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="454" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="491"><net_src comp="464" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="502"><net_src comp="324" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="48" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="298" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="523"><net_src comp="50" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="533"><net_src comp="320" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="52" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="298" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="554"><net_src comp="54" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="564"><net_src comp="320" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="56" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="298" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="585"><net_src comp="58" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="595"><net_src comp="320" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="60" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="298" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="612" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="626"><net_src comp="320" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="64" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="298" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="647"><net_src comp="66" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="657"><net_src comp="320" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="298" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="659" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="678"><net_src comp="320" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="70" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="298" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="320" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="72" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="74" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="709"><net_src comp="706" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="713"><net_src comp="348" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="348" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="348" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="80" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="714" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="738"><net_src comp="710" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="298" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="749"><net_src comp="348" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="22" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="758"><net_src comp="751" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="763"><net_src comp="82" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="768"><net_src comp="393" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="776"><net_src comp="402" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="781"><net_src comp="408" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="786"><net_src comp="412" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="791"><net_src comp="420" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="796"><net_src comp="428" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="801"><net_src comp="438" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="809"><net_src comp="448" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="814"><net_src comp="88" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="819"><net_src comp="95" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="827"><net_src comp="464" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="832"><net_src comp="824" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="833"><net_src comp="824" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="837"><net_src comp="101" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="842"><net_src comp="114" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="847"><net_src comp="127" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="852"><net_src comp="139" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="857"><net_src comp="108" pin="7"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="862"><net_src comp="121" pin="7"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="867"><net_src comp="365" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="872"><net_src comp="151" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="877"><net_src comp="159" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="882"><net_src comp="167" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="887"><net_src comp="175" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="892"><net_src comp="183" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="897"><net_src comp="191" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="902"><net_src comp="199" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="907"><net_src comp="207" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="912"><net_src comp="215" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="917"><net_src comp="223" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="922"><net_src comp="684" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="927"><net_src comp="690" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="932"><net_src comp="231" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="937"><net_src comp="239" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="942"><net_src comp="355" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="950"><net_src comp="247" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="955"><net_src comp="255" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="960"><net_src comp="745" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="965"><net_src comp="355" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="335" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {50 }
	Port: A | {}
	Port: B | {}
	Port: d | {}
 - Input state : 
	Port: k2c_affine_matmul.1 : C | {}
	Port: k2c_affine_matmul.1 : A | {5 6 10 11 15 16 20 21 25 26 30 31 35 36 50 51 }
	Port: k2c_affine_matmul.1 : B | {5 6 10 11 15 16 20 21 25 26 30 31 35 36 50 51 }
	Port: k2c_affine_matmul.1 : d | {3 4 }
	Port: k2c_affine_matmul.1 : outrows | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_38 : 1
		StgValue_67 : 2
		tmp : 1
		outrowidx : 2
		inneridx : 2
	State 3
		next_mul : 1
		j_cast4 : 1
		j_cast : 1
		exitcond : 1
		j_2 : 1
		StgValue_81 : 2
		d_addr : 2
		temp : 3
	State 4
	State 5
		k_cast : 1
		tmp_s : 1
		StgValue_92 : 2
		sum3 : 1
		sum3_cast : 2
		A_addr : 3
		a0 : 4
		sum20 : 2
		sum22_cast : 3
		B_addr23 : 4
		b0 : 5
		sum5 : 2
		sum5_cast : 2
		A_addr_16 : 3
		a1 : 4
		tmp7 : 1
		tmp7_cast : 1
		sum21 : 2
		sum24_cast : 3
		B_addr : 4
		b1 : 5
	State 6
	State 7
	State 8
	State 9
	State 10
		A_addr_17 : 1
		a2 : 2
		sum22 : 1
		sum26_cast : 2
		B_addr_16 : 3
		b2 : 4
	State 11
	State 12
	State 13
	State 14
	State 15
		A_addr_18 : 1
		a3 : 2
		sum23 : 1
		sum28_cast : 2
		B_addr_17 : 3
		b3 : 4
	State 16
	State 17
	State 18
	State 19
	State 20
		A_addr_19 : 1
		a4 : 2
		sum24 : 1
		sum29_cast : 2
		B_addr_18 : 3
		b4 : 4
	State 21
	State 22
	State 23
	State 24
	State 25
		A_addr_20 : 1
		a5 : 2
		sum25 : 1
		sum30_cast : 2
		B_addr_19 : 3
		b5 : 4
	State 26
	State 27
	State 28
	State 29
	State 30
		A_addr_21 : 1
		a6 : 2
		sum26 : 1
		sum31_cast : 2
		B_addr_20 : 3
		b6 : 4
		sum27 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
		A_addr_22 : 1
		a7 : 2
		B_addr_21 : 1
		b7 : 2
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		k_1_cast2 : 1
		k_1_cast : 1
		exitcond8 : 1
		StgValue_260 : 2
		sum19 : 2
		sum19_cast : 3
		A_addr_23 : 4
		A_load : 5
		sum28 : 2
		sum33_cast : 3
		B_addr_22 : 4
		B_load : 5
		k_3 : 1
		sum_cast : 1
		C_addr : 2
		StgValue_273 : 3
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_361       |    3    |   128   |   129   |
|          |        grp_fu_365       |    3    |   128   |   129   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_355       |    2    |   205   |   203   |
|----------|-------------------------|---------|---------|---------|
|          |       i_38_fu_402       |    0    |    0    |    15   |
|          |     next_mul_fu_428     |    0    |    0    |    19   |
|          |        j_2_fu_448       |    0    |    0    |    15   |
|          |       sum20_fu_476      |    0    |    0    |    19   |
|          |       sum21_fu_508      |    0    |    0    |    19   |
|          |       sum22_fu_539      |    0    |    0    |    19   |
|          |       sum23_fu_570      |    0    |    0    |    19   |
|    add   |       sum24_fu_601      |    0    |    0    |    19   |
|          |       sum25_fu_632      |    0    |    0    |    19   |
|          |       sum26_fu_663      |    0    |    0    |    19   |
|          |       sum27_fu_684      |    0    |    0    |    19   |
|          |        k_2_fu_690       |    0    |    0    |    15   |
|          |       sum19_fu_724      |    0    |    0    |    16   |
|          |       sum28_fu_734      |    0    |    0    |    19   |
|          |        k_3_fu_745       |    0    |    0    |    15   |
|          |        sum_fu_751       |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond1_fu_397    |    0    |    0    |    11   |
|   icmp   |     exitcond_fu_442     |    0    |    0    |    11   |
|          |       tmp_s_fu_458      |    0    |    0    |    11   |
|          |     exitcond8_fu_718    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|   read   | outrows_read_read_fu_82 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   outrows_cast_fu_393   |    0    |    0    |    0    |
|          |      j_cast4_fu_433     |    0    |    0    |    0    |
|          |      j_cast_fu_438      |    0    |    0    |    0    |
|          |      k_cast_fu_454      |    0    |    0    |    0    |
|          |     sum3_cast_fu_471    |    0    |    0    |    0    |
|          |    sum22_cast_fu_482    |    0    |    0    |    0    |
|          |     sum5_cast_fu_493    |    0    |    0    |    0    |
|          |     tmp7_cast_fu_504    |    0    |    0    |    0    |
|          |    sum24_cast_fu_514    |    0    |    0    |    0    |
|          |     sum7_cast_fu_524    |    0    |    0    |    0    |
|          |    tmp18_cast_fu_535    |    0    |    0    |    0    |
|          |    sum26_cast_fu_545    |    0    |    0    |    0    |
|          |     sum9_cast_fu_555    |    0    |    0    |    0    |
|          |    tmp29_cast_fu_566    |    0    |    0    |    0    |
|          |    sum28_cast_fu_576    |    0    |    0    |    0    |
|   zext   |    sum11_cast_fu_586    |    0    |    0    |    0    |
|          |    tmp310_cast_fu_597   |    0    |    0    |    0    |
|          |    sum29_cast_fu_607    |    0    |    0    |    0    |
|          |    sum13_cast_fu_617    |    0    |    0    |    0    |
|          |    tmp411_cast_fu_628   |    0    |    0    |    0    |
|          |    sum30_cast_fu_638    |    0    |    0    |    0    |
|          |    sum15_cast_fu_648    |    0    |    0    |    0    |
|          |    tmp512_cast_fu_659   |    0    |    0    |    0    |
|          |    sum31_cast_fu_669    |    0    |    0    |    0    |
|          |    tmp613_cast_fu_680   |    0    |    0    |    0    |
|          |    sum17_cast_fu_701    |    0    |    0    |    0    |
|          |    sum32_cast_fu_706    |    0    |    0    |    0    |
|          |     k_1_cast2_fu_710    |    0    |    0    |    0    |
|          |     k_1_cast_fu_714     |    0    |    0    |    0    |
|          |    sum19_cast_fu_729    |    0    |    0    |    0    |
|          |    sum33_cast_fu_740    |    0    |    0    |    0    |
|          |     sum_cast_fu_755     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |        tmp_fu_408       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     outrowidx_fu_412    |    0    |    0    |    0    |
|bitconcatenate|     inneridx_fu_420     |    0    |    0    |    0    |
|          |       sum3_fu_464       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       sum5_fu_487       |    0    |    0    |    0    |
|          |       tmp7_fu_498       |    0    |    0    |    0    |
|          |       sum7_fu_519       |    0    |    0    |    0    |
|          |       tmp18_fu_529      |    0    |    0    |    0    |
|          |       sum9_fu_550       |    0    |    0    |    0    |
|          |       tmp29_fu_560      |    0    |    0    |    0    |
|    or    |       sum11_fu_581      |    0    |    0    |    0    |
|          |       tmp32_fu_591      |    0    |    0    |    0    |
|          |       sum13_fu_612      |    0    |    0    |    0    |
|          |       tmp33_fu_622      |    0    |    0    |    0    |
|          |       sum15_fu_643      |    0    |    0    |    0    |
|          |       tmp34_fu_653      |    0    |    0    |    0    |
|          |       tmp35_fu_674      |    0    |    0    |    0    |
|          |       sum17_fu_696      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    8    |   461   |   786   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_addr_16_reg_844 |    7   |
|  A_addr_17_reg_869 |    7   |
|  A_addr_18_reg_879 |    7   |
|  A_addr_19_reg_889 |    7   |
|  A_addr_20_reg_899 |    7   |
|  A_addr_21_reg_909 |    7   |
|  A_addr_22_reg_929 |    7   |
|  A_addr_23_reg_947 |    7   |
|   A_addr_reg_834   |    7   |
|  B_addr23_reg_839  |   12   |
|  B_addr_16_reg_874 |   12   |
|  B_addr_17_reg_884 |   12   |
|  B_addr_18_reg_894 |   12   |
|  B_addr_19_reg_904 |   12   |
|  B_addr_20_reg_914 |   12   |
|  B_addr_21_reg_934 |   12   |
|  B_addr_22_reg_952 |   12   |
|   B_addr_reg_849   |   12   |
|     a1_reg_854     |   32   |
|     b1_reg_859     |   32   |
|   d_addr_reg_811   |    5   |
|    i_38_reg_773    |    8   |
|      i_reg_276     |    8   |
|  inneridx_reg_788  |    9   |
|     j_2_reg_806    |    6   |
|   j_cast_reg_798   |    7   |
|      j_reg_287     |    6   |
|     k_1_reg_344    |    8   |
|     k_2_reg_924    |    7   |
|     k_3_reg_957    |    8   |
|      k_reg_320     |    7   |
|  next_mul_reg_793  |   12   |
|  outrowidx_reg_783 |    7   |
|outrows_cast_reg_765|   12   |
|outrows_read_reg_760|    8   |
|   phi_mul_reg_298  |   12   |
|       reg_369      |   32   |
|       reg_375      |   32   |
|       reg_381      |   32   |
|       reg_387      |   32   |
|    sum27_reg_919   |   12   |
|    sum3_reg_824    |    9   |
|    temp3_reg_310   |   32   |
|   temp_1_reg_332   |   32   |
|   temp_2_reg_939   |   32   |
|   temp_3_reg_962   |   32   |
|    temp_reg_816    |   32   |
|   tmp_58_reg_864   |   32   |
|     tmp_reg_778    |    2   |
+--------------------+--------+
|        Total       |   708  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_108 |  p0  |  10  |   7  |   70   ||    47   |
| grp_access_fu_108 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_121 |  p0  |  10  |  12  |   120  ||    47   |
| grp_access_fu_121 |  p2  |   8  |   0  |    0   ||    41   |
|  phi_mul_reg_298  |  p0  |   2  |  12  |   24   ||    9    |
|     k_reg_320     |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_355    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_355    |  p1  |   3  |  32  |   96   ||    15   |
|      reg_369      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_375      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   590  || 17.0436 ||   257   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   461  |   786  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   257  |
|  Register |    -   |    -   |   708  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   17   |  1169  |  1043  |
+-----------+--------+--------+--------+--------+
