<!DOCTYPE html>

<html class="client-nojs" dir="ltr" lang="en">
<head>
<meta charset="utf-8"/>
<title>DDR3 SDRAM - Wikipedia</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"DDR3_SDRAM","wgTitle":"DDR3 SDRAM","wgCurRevisionId":759434210,"wgRevisionId":759434210,"wgArticleId":2572735,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["All articles with unsourced statements","Articles with unsourced statements from March 2015","SDRAM"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"DDR3_SDRAM","wgRelevantArticleId":2572735,"wgRequestId":"WHWmEQpAIDYAAGaxOGwAAADA","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgFlaggedRevsParams":{"tags":{}},"wgStableRevisionId":null,"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":false,"publish":false},"wgBetaFeaturesFeatures":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","usePageImages":true,"usePageDescriptions":true},"wgPreferredVariant":"en","wgMFDisplayWikibaseDescriptions":{"search":true,"nearby":true,"watchlist":true,"tagline":false},"wgRelatedArticles":null,"wgRelatedArticlesUseCirrusSearch":true,"wgRelatedArticlesOnlyUseCirrusSearch":false,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgCentralNoticeCookiesToDelete":[],"wgCentralNoticeCategoriesUsingLegacy":["Fundraising","fundraising"],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgWikibaseItemId":"Q847207","wgCentralAuthMobileDomain":false,"wgVisualEditorToolbarScrollOffset":0,"wgEditSubmitButtonLabelPublish":false});mw.loader.state({"ext.globalCssJs.user.styles":"ready","ext.globalCssJs.site.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.cite.styles":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready","ext.globalCssJs.user":"ready","ext.globalCssJs.site":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1dqfd7l",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.cite.a11y","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.legacy.wikibits","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.watchlist-notice","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.gadget.featured-articles-links","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging.subscriber","ext.wikimediaEvents","ext.navigationTiming","ext.uls.eventlogger","ext.uls.init","ext.uls.interface","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp","skins.vector.js"]);});</script>
<link href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector" rel="stylesheet"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta content="" name="ResourceLoaderDynamicStyles"/>
<link href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector" rel="stylesheet"/>
<meta content="MediaWiki 1.29.0-wmf.7" name="generator"/>
<meta content="origin-when-cross-origin" name="referrer"/>
<link href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/DDR3_SDRAM" rel="alternate"/>
<link href="/w/index.php?title=DDR3_SDRAM&amp;action=edit" rel="alternate" title="Edit this page" type="application/x-wiki"/>
<link href="/w/index.php?title=DDR3_SDRAM&amp;action=edit" rel="edit" title="Edit this page"/>
<link href="/static/apple-touch/wikipedia.png" rel="apple-touch-icon"/>
<link href="/static/favicon/wikipedia.ico" rel="shortcut icon"/>
<link href="/w/opensearch_desc.php" rel="search" title="Wikipedia (en)" type="application/opensearchdescription+xml"/>
<link href="//en.wikipedia.org/w/api.php?action=rsd" rel="EditURI" type="application/rsd+xml"/>
<link href="//creativecommons.org/licenses/by-sa/3.0/" rel="copyright"/>
<link href="https://en.wikipedia.org/wiki/DDR3_SDRAM" rel="canonical"/>
<link href="//login.wikimedia.org" rel="dns-prefetch"/>
<link href="//meta.wikimedia.org" rel="dns-prefetch"/>
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-DDR3_SDRAM rootpage-DDR3_SDRAM skin-vector action-view"> <div class="noprint" id="mw-page-base"></div>
<div class="noprint" id="mw-head-base"></div>
<div class="mw-body" id="content" role="main">
<a id="top"></a>
<div id="siteNotice"><!-- CentralNotice --></div>
<div class="mw-indicators">
</div>
<h1 class="firstHeading" id="firstHeading" lang="en">DDR3 SDRAM</h1>
<div class="mw-body-content" id="bodyContent">
<div id="siteSub">From Wikipedia, the free encyclopedia</div>
<div id="contentSub"></div>
<div class="mw-jump" id="jump-to-nav">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
</div>
<div class="mw-content-ltr" dir="ltr" id="mw-content-text" lang="en"><script>function mfTempOpenSection(id){var block=document.getElementById("mf-section-"+id);block.className+=" open-block";block.previousSibling.className+=" open-block";}</script><div class="hatnote" role="note">This article is about the computer main memory. For the graphics memory, see <a class="mw-redirect" href="/wiki/GDDR3" title="GDDR3">GDDR3</a>. For the video game, see <a class="mw-redirect" href="/wiki/Dance_Dance_Revolution_3rdMix" title="Dance Dance Revolution 3rdMix">Dance Dance Revolution 3rdMix</a>.</div>
<table class="infobox hproduct vevent" style="width:22em">
<caption class="fn summary">DDR3 SDRAM</caption>
<tr>
<td colspan="2" style="text-align:center"><a class="image" href="/wiki/File:4GB_DDR3_SO-DIMM.jpg"><img alt="4GB DDR3 SO-DIMM.jpg" data-file-height="1610" data-file-width="3452" height="140" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/be/4GB_DDR3_SO-DIMM.jpg/300px-4GB_DDR3_SO-DIMM.jpg" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/be/4GB_DDR3_SO-DIMM.jpg/450px-4GB_DDR3_SO-DIMM.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/be/4GB_DDR3_SO-DIMM.jpg/600px-4GB_DDR3_SO-DIMM.jpg 2x" width="300"/></a>
<div>PC3-10600 DDR3 SO-DIMM (204 pins)</div>
</td>
</tr>
<tr>
<th scope="row">Type</th>
<td><a href="/wiki/Synchronous_dynamic_random-access_memory" title="Synchronous dynamic random-access memory">Synchronous dynamic random-access memory</a> (SDRAM)</td>
</tr>
<tr>
<th scope="row">Predecessor</th>
<td><a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2 SDRAM</a></td>
</tr>
<tr>
<th scope="row">Successor</th>
<td><a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4 SDRAM</a></td>
</tr>
</table>
<p><b>Double data rate type three SDRAM</b> (<b>DDR3 SDRAM</b>) is a type of <a href="/wiki/Synchronous_dynamic_random-access_memory" title="Synchronous dynamic random-access memory">synchronous dynamic random-access memory</a> (SDRAM) with a high <a href="/wiki/Bandwidth_(computing)" title="Bandwidth (computing)">bandwidth</a> ("<a href="/wiki/Double_data_rate" title="Double data rate">double data rate</a>") interface, and has been in use since 2007. It is the higher-speed successor to <a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> and <a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> and predecessor to <a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a> <a href="/wiki/Synchronous_dynamic_random-access_memory" title="Synchronous dynamic random-access memory">synchronous dynamic random-access memory</a> (SDRAM) chips. DDR3 SDRAM is neither <a href="/wiki/Forward_compatibility" title="Forward compatibility">forward</a> nor <a href="/wiki/Backward_compatibility" title="Backward compatibility">backward compatible</a> with any earlier type of <a href="/wiki/Random-access_memory" title="Random-access memory">random-access memory</a> (RAM) because of different signaling voltages, timings, and other factors.</p>
<p>DDR3 is a DRAM interface specification. The actual DRAM arrays that store the data are similar to earlier types, with similar performance.</p>
<p>The primary benefit of DDR3 SDRAM over its immediate predecessor, DDR2 SDRAM, is its ability to transfer data at twice the rate (eight times the speed of its internal memory arrays), enabling higher bandwidth or peak data rates. With two transfers per cycle of a quadrupled <a href="/wiki/Clock_signal" title="Clock signal">clock signal</a>, a 64-<a href="/wiki/Bit" title="Bit">bit</a> wide DDR3 module may achieve a transfer rate (in <a href="/wiki/Megabyte" title="Megabyte">megabytes</a> per second, MB/s) of up to 64 times the memory <a href="/wiki/Clock_signal" title="Clock signal">clock</a> speed (in <a class="mw-redirect" href="/wiki/MHz" title="MHz">MHz</a>). With data being transferred 64 bits at a time per memory module, DDR3 SDRAM gives a transfer rate of (memory clock rate) × 4 (for bus clock multiplier) × 2 (for data rate) × 64 (number of bits transferred) / 8 (number of bits/byte). Thus with a memory clock frequency of 100 MHz, DDR3 SDRAM gives a maximum transfer rate of 6400 MB/s.</p>
<p>The DDR3 standard permits DRAM chip capacities of up to 8 <a class="mw-redirect" href="/wiki/Gibibits" title="Gibibits">gibibits</a>, and up to 4 <a href="/wiki/Memory_rank" title="Memory rank">ranks</a> of 64 bits each for a total maximum of 16 GiB per DDR3 DIMM. Because of a hardware limitation not fixed until Ivy Bridge-E in 2013, most older Intel CPUs only support up to 4 <a href="/wiki/Gibibit" title="Gibibit">gibibit</a> chips for 8 GiB DIMMs (Intel's Core 2 DDR3 chipsets only support up to 2 gibibits). All AMD CPUs correctly support the full spec for 16GiB DDR3 DIMMs.<sup class="reference" id="cite_ref-1"><a href="#cite_note-1">[1]</a></sup></p>
<p></p>
<div class="toc" id="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Dual-inline_memory_modules"><span class="tocnumber">1.1</span> <span class="toctext">Dual-inline memory modules</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Latencies"><span class="tocnumber">1.2</span> <span class="toctext">Latencies</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Power_consumption"><span class="tocnumber">1.3</span> <span class="toctext">Power consumption</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#JEDEC_standard_modules"><span class="tocnumber">2</span> <span class="toctext">JEDEC standard modules</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Variants"><span class="tocnumber">3</span> <span class="toctext">Variants</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="#DDR3L_and_DDR3U_extensions"><span class="tocnumber">3.1</span> <span class="toctext">DDR3L and DDR3U extensions</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#Standards_with_similar_names"><span class="tocnumber">4</span> <span class="toctext">Standards with similar names</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="#LPDDR3"><span class="tocnumber">4.1</span> <span class="toctext">LPDDR3</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#GDDR3"><span class="tocnumber">4.2</span> <span class="toctext">GDDR3</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-11"><a href="#Serial_presence_detect"><span class="tocnumber">5</span> <span class="toctext">Serial presence detect</span></a>
<ul>
<li class="toclevel-2 tocsection-12"><a href="#Release_4"><span class="tocnumber">5.1</span> <span class="toctext">Release 4</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#XMP_extension"><span class="tocnumber">5.2</span> <span class="toctext">XMP extension</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#Feature_summary"><span class="tocnumber">6</span> <span class="toctext">Feature summary</span></a>
<ul>
<li class="toclevel-2 tocsection-15"><a href="#Components"><span class="tocnumber">6.1</span> <span class="toctext">Components</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Modules"><span class="tocnumber">6.2</span> <span class="toctext">Modules</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#Technological_advantages_over_DDR2"><span class="tocnumber">6.3</span> <span class="toctext">Technological advantages over DDR2</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-18"><a href="#Development_and_market_penetration"><span class="tocnumber">7</span> <span class="toctext">Development and market penetration</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="#Successor"><span class="tocnumber">8</span> <span class="toctext">Successor</span></a></li>
<li class="toclevel-1 tocsection-20"><a href="#See_also"><span class="tocnumber">9</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-21"><a href="#Notes"><span class="tocnumber">10</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1 tocsection-22"><a href="#References"><span class="tocnumber">11</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-23"><a href="#External_links"><span class="tocnumber">12</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tmulti tright">
<div class="thumbinner" style="width:204px;max-width:204px">
<div style="clear:both;font-weight:bold;text-align:center;background-color:transparent">Physical comparison of <a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a>, <a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a>, and DDR3 <a href="/wiki/Synchronous_dynamic_random-access_memory" title="Synchronous dynamic random-access memory">SDRAM</a></div>
<div class="tsingle" style="margin:1px;width:202px;max-width:202px">
<div class="thumbimage"><a class="image" href="/wiki/File:Desktop_DDR_Memory_Comparison.svg"><img alt="Three long green circuit boards, identical in size, but each with a notch in a different location" data-file-height="672" data-file-width="573" height="235" src="//upload.wikimedia.org/wikipedia/commons/thumb/1/1b/Desktop_DDR_Memory_Comparison.svg/200px-Desktop_DDR_Memory_Comparison.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/1b/Desktop_DDR_Memory_Comparison.svg/300px-Desktop_DDR_Memory_Comparison.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/1b/Desktop_DDR_Memory_Comparison.svg/400px-Desktop_DDR_Memory_Comparison.svg.png 2x" width="200"/></a></div>
<div class="thumbcaption" style="clear:left">Desktop PCs (DIMM)</div>
</div>
<div class="tsingle" style="margin:1px;width:202px;max-width:202px">
<div class="thumbimage"><a class="image" href="/wiki/File:Laptop_SODIMM_DDR_Memory_Comparison_V2.svg"><img alt="Three short green circuit boards, identical in size, but each with a notch in a different location" data-file-height="1052" data-file-width="744" height="283" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/95/Laptop_SODIMM_DDR_Memory_Comparison_V2.svg/200px-Laptop_SODIMM_DDR_Memory_Comparison_V2.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/95/Laptop_SODIMM_DDR_Memory_Comparison_V2.svg/300px-Laptop_SODIMM_DDR_Memory_Comparison_V2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/95/Laptop_SODIMM_DDR_Memory_Comparison_V2.svg/400px-Laptop_SODIMM_DDR_Memory_Comparison_V2.svg.png 2x" width="200"/></a></div>
<div class="thumbcaption" style="clear:left">Notebook and convertible PCs (SO-DIMM)</div>
</div>
</div>
</div>
<p>Compared to DDR2 memory, DDR3 memory uses less power. This reduction comes from the difference in supply voltages: 1.8 V or 1.9 V for DDR2 versus 1.35 V or 1.5 V for DDR3. The 1.5 V supply voltage works well with the <a href="/wiki/90_nanometer" title="90 nanometer">90 nanometer</a> fabrication technology used in the original DDR3 chips.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (March 2015)">citation needed</span></a></i>]</sup> Some manufacturers further propose using <a href="/wiki/Multigate_device" title="Multigate device">"dual-gate" transistors</a> to reduce <a href="/wiki/Leakage_(electronics)" title="Leakage (electronics)">leakage</a> of current.<sup class="reference" id="cite_ref-2"><a href="#cite_note-2">[2]</a></sup></p>
<p>According to <a href="/wiki/JEDEC" title="JEDEC">JEDEC</a>,<sup class="reference" id="cite_ref-JESD79-3F_3-0"><a href="#cite_note-JESD79-3F-3">[3]</a></sup><sup class="reference" style="white-space:nowrap;">:111</sup> 1.575 volts should be considered the absolute maximum when memory stability is the foremost consideration, such as in servers or other mission-critical devices. In addition, JEDEC states that memory modules must withstand up to 1.80 volts<sup class="reference" id="cite_ref-5"><a href="#cite_note-5">[a]</a></sup> before incurring permanent damage, although they are not required to function correctly at that level.<sup class="reference" id="cite_ref-JESD79-3F_3-1"><a href="#cite_note-JESD79-3F-3">[3]</a></sup><sup class="reference" style="white-space:nowrap;">:109</sup></p>
<p>Another benefit is its <a class="mw-redirect" href="/wiki/Prefetch_buffer" title="Prefetch buffer">prefetch buffer</a>, which is 8-burst-deep. In contrast, the prefetch buffer of DDR2 is 4-burst-deep, and the prefetch buffer of DDR is 2-burst-deep. This advantage is an enabling technology in DDR3's transfer speed.</p>
<p>DDR3 modules can transfer data at a rate of 800–2133 <a href="/wiki/Transfer_(computing)" title="Transfer (computing)">MT</a>/s using <a href="/wiki/Double_data_rate" title="Double data rate">both rising and falling edges</a> of a 400–1066 MHz I/O <a href="/wiki/Clock_signal" title="Clock signal">clock</a>. This is twice DDR2's data transfer rates (400–1066 MT/s using a 200–533 MHz I/O clock) and four times the rate of DDR (200–400 MT/s using a 100–200 MHz I/O clock). High-performance graphics was an initial driver of such bandwidth requirements, where high bandwidth data transfer between <a href="/wiki/Framebuffer" title="Framebuffer">framebuffers</a> is required.</p>
<p>Because the <a href="/wiki/Hertz" title="Hertz">hertz</a> is a measure of <i>cycles</i> per second, and no signal cycles more often than every other transfer, describing the transfer rate in units of MHz is technically incorrect, although very common. It is also misleading because various <a href="/wiki/Memory_timings" title="Memory timings">memory timings</a> are given in units of clock cycles, which are half the speed of data transfers.</p>
<p>DDR3 does use the same electric signaling standard as DDR and DDR2, <a href="/wiki/Stub_Series_Terminated_Logic" title="Stub Series Terminated Logic">Stub Series Terminated Logic</a>, albeit at different timings and voltages. Specifically, DDR3 uses SSTL_15.<sup class="reference" id="cite_ref-6"><a href="#cite_note-6">[5]</a></sup></p>
<p>DDR3 prototypes were announced in early 2005. Products in the form of motherboards appeared on the market in June 2007<sup class="reference" id="cite_ref-7"><a href="#cite_note-7">[6]</a></sup> based on <a class="mw-redirect" href="/wiki/Intel_Corporation" title="Intel Corporation">Intel</a>'s <a href="/wiki/Intel_P35" title="Intel P35">P35 "Bearlake" chipset</a> with DIMMs at bandwidths up to DDR3-1600 (PC3-12800).<sup class="reference" id="cite_ref-8"><a href="#cite_note-8">[7]</a></sup> The <a class="mw-redirect" href="/wiki/Intel_Core_i7" title="Intel Core i7">Intel Core i7</a>, released in November 2008, connects directly to memory rather than via a chipset. The Core i7 supports only DDR3. <a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a>'s first <a href="/wiki/Socket_AM3" title="Socket AM3">socket AM3</a> <a href="/wiki/Phenom_II" title="Phenom II">Phenom II</a> X4 processors, released in February 2009, were their first to support DDR3.</p>
<h3><span class="mw-headline" id="Dual-inline_memory_modules">Dual-inline memory modules</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=2" title="Edit section: Dual-inline memory modules">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>DDR3 <a href="/wiki/DIMM" title="DIMM">dual-inline memory modules (DIMMs)</a> have 240 pins and are electrically incompatible with DDR2. A key notch—located differently in DDR2 and DDR3 DIMMs—prevents accidentally interchanging them. Not only are they keyed differently, but DDR2 has rounded notches on the side and the DDR3 modules have square notches on the side. <sup class="reference" id="cite_ref-9"><a href="#cite_note-9">[8]</a></sup> DDR3 <a href="/wiki/SO-DIMM" title="SO-DIMM">SO-DIMMs</a> have 204 pins.<sup class="reference" id="cite_ref-10"><a href="#cite_note-10">[9]</a></sup></p>
<p>For the <a class="mw-redirect" href="/wiki/Skylake_microarchitecture" title="Skylake microarchitecture">Skylake microarchitecture</a>, Intel has also designed a SO-DIMM package named <a href="/wiki/UniDIMM" title="UniDIMM">UniDIMM</a>, which can use either DDR3 or DDR4 chips. The CPU's integrated memory controller can then work with either. The purpose of UniDIMMs is to handle the transition from DDR3 to DDR4, where pricing and availability may make it desirable to switch RAM type. UniDIMMs have the same dimensions and number of pins as regular DDR4 SO-DIMMs, but the notch is placed differently to avoid accidentally using in an incompatible DDR4 SO-DIMM socket.<sup class="reference" id="cite_ref-11"><a href="#cite_note-11">[10]</a></sup></p>
<h3><span class="mw-headline" id="Latencies">Latencies</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=3" title="Edit section: Latencies">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>While the typical <a href="/wiki/Memory_timings" title="Memory timings">latencies</a> for a JEDEC DDR2 device were 5-5-5-15, some standard latencies for JEDEC DDR3 devices include 7-7-7-20 for DDR3-1066 and 8-8-8-24 for DDR3-1333.</p>
<p>DDR3 latencies are numerically higher because the I/O bus <a href="/wiki/Clock_signal" title="Clock signal">clock</a> cycles by which they are measured are shorter; the actual time interval is similar to DDR2 latencies (around 10 ns). There is some improvement because DDR3 generally uses more recent manufacturing processes, but this is not directly caused by the change to DDR3.</p>
<p>As with earlier memory generations, faster DDR3 memory became available after the release of the initial versions. DDR3-2000 memory with 9-9-9-28 latency (9 ns) was available in time to coincide with the Intel Core i7 release.<sup class="reference" id="cite_ref-12"><a href="#cite_note-12">[11]</a></sup> <a href="/wiki/CAS_latency" title="CAS latency">CAS latency</a> of 9 at 1000 MHz (DDR3-2000) is 9 ns, while CAS latency of 7 at 667 MHz (DDR3-1333) is 10.5 ns.</p>
<p>(CAS / Frequency (MHz)) × 1000 = X ns</p>
<p>Example:</p>
<p>(7 / 667) × 1000 = 10.49475 ns</p>
<h3><span class="mw-headline" id="Power_consumption">Power consumption</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=4" title="Edit section: Power consumption">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Power consumption of individual SDRAM chips (or, by extension, DIMMs) varies based on many factors, including speed, type of usage, voltage, etc. Dell's Power Advisor calculates that 4 GB ECC DDR1333 RDIMMs use about 4 W each.<sup class="reference" id="cite_ref-13"><a href="#cite_note-13">[12]</a></sup> By contrast, a more modern mainstream desktop-oriented part 8 GB, DDR3/1600 DIMM, is rated at 2.58 W, despite being significantly faster.<sup class="reference" id="cite_ref-14"><a href="#cite_note-14">[13]</a></sup></p>
<h2><span class="mw-headline" id="JEDEC_standard_modules">JEDEC standard modules</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=5" title="Edit section: JEDEC standard modules">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable sortable" style="text-align:center">
<tr>
<th>Standard name<br/>
<small> </small></th>
<th>Memory clock<br/>
<small>(MHz)</small></th>
<th>Cycle time<br/>
<small>(ns)</small></th>
<th>I/O bus clock<br/>
<small>(MHz)</small></th>
<th>Data rate<br/>
<small>(<a href="/wiki/Transfer_(computing)" title="Transfer (computing)">MT/s</a>)</small></th>
<th>Module name<br/>
<small> </small></th>
<th>Peak transfer rate<br/>
<small>(MB/s)</small></th>
<th>Timings<br/>
<small>(CL-tRCD-tRP)</small></th>
<th>CAS latency<br/>
<small>(ns)</small></th>
</tr>
<tr>
<td>DDR3-800D<br/>
DDR3-800E</td>
<td>100</td>
<td>10</td>
<td>400</td>
<td>800</td>
<td>PC3-6400</td>
<td>6400</td>
<td>5-5-5<br/>
6-6-6</td>
<td>12.5<br/>
15</td>
</tr>
<tr>
<td>DDR3-1066E<br/>
DDR3-1066F<br/>
DDR3-1066G</td>
<td>133.33</td>
<td>7.5</td>
<td>533.33</td>
<td>1066.67</td>
<td>PC3-8500</td>
<td>8533.33</td>
<td>6-6-6<br/>
7-7-7<br/>
8-8-8</td>
<td>11.25<br/>
13.125<br/>
15</td>
</tr>
<tr>
<td>DDR3-1333F*<br/>
DDR3-1333G<br/>
DDR3-1333H<br/>
DDR3-1333J*</td>
<td>166.67</td>
<td>6</td>
<td>666.67</td>
<td>1333.33</td>
<td>PC3-10600</td>
<td>10666.67</td>
<td>7-7-7<br/>
8-8-8<br/>
9-9-9<br/>
10-10-10</td>
<td>10.5<br/>
12<br/>
13.5<br/>
15</td>
</tr>
<tr>
<td>DDR3-1600G*<br/>
DDR3-1600H<br/>
DDR3-1600J<br/>
DDR3-1600K</td>
<td>200</td>
<td>5</td>
<td>800</td>
<td>1600</td>
<td>PC3-12800</td>
<td>12800</td>
<td>8-8-8<br/>
9-9-9<br/>
10-10-10<br/>
11-11-11</td>
<td>10<br/>
11.25<br/>
12.5<br/>
13.75</td>
</tr>
<tr>
<td>DDR3-1866J*<br/>
DDR3-1866K<br/>
DDR3-1866L<br/>
DDR3-1866M*</td>
<td>233.33</td>
<td>4.286</td>
<td>933.33</td>
<td>1866.67</td>
<td>PC3-14900</td>
<td>14933.33</td>
<td>10-10-10<br/>
11-11-11<br/>
12-12-12<br/>
13-13-13</td>
<td>10.56<br/>
11.786<br/>
12.857<br/>
13.929</td>
</tr>
<tr>
<td>DDR3-2133K*<br/>
DDR3-2133L<br/>
DDR3-2133M<br/>
DDR3-2133N*</td>
<td>266.67</td>
<td>3.75</td>
<td>1066.67</td>
<td>2133.33</td>
<td>PC3-17000</td>
<td>17066.67</td>
<td>11-11-11<br/>
12-12-12<br/>
13-13-13<br/>
14-14-14</td>
<td>10.313<br/>
11.25 <br/>
12.188<br/>
13.125 </td>
</tr>
</table>
<p>* optional</p>
<p>DDR3-xxx denotes data transfer rate, and describes DDR chips, whereas PC3-xxxx denotes theoretical bandwidth (with the last two digits truncated), and is used to describe assembled DIMMs. Bandwidth is calculated by taking transfers per second and multiplying by eight. This is because DDR3 memory modules transfer data on a bus that is 64 data bits wide, and since a byte comprises 8 bits, this equates to 8 bytes of data per transfer.</p>
<p>The data rate (in <a href="/wiki/Transfer_(computing)" title="Transfer (computing)">MT/s</a>) is twice the I/O bus clock (in <a class="mw-redirect" href="/wiki/MHz" title="MHz">MHz</a>) due to the <a href="/wiki/Double_data_rate" title="Double data rate">double data rate</a> of DDR memory. As explained above, the bandwidth in MB/s is the data rate multiplied by eight.</p>
<p>CL - <a class="mw-redirect" href="/wiki/CAS_Latency" title="CAS Latency">CAS Latency</a> <a href="/wiki/Clock_signal" title="Clock signal">clock cycles</a>, between sending a column address to the memory and the beginning of the data in response</p>
<p>tRCD - Clock cycles between row activate and reads/writes</p>
<p>tRP - Clock cycles between row precharge and activate</p>
<p>Fractional frequencies are normally rounded down, but rounding up to 667 is common because of the exact number being 666⅔ and rounding to the nearest whole number. Some manufacturers also round to a certain precision or round up instead. For example, PC3-10666 memory could be listed as PC3-10600 or PC3-10700.<sup class="reference" id="cite_ref-15"><a href="#cite_note-15">[14]</a></sup></p>
<p><b>Note:</b> All items listed above are specified by <a href="/wiki/JEDEC" title="JEDEC">JEDEC</a> as JESD79-3F.<sup class="reference" id="cite_ref-JESD79-3F_3-2"><a href="#cite_note-JESD79-3F-3">[3]</a></sup><sup class="reference" style="white-space:nowrap;">:157–165</sup>All RAM data rates in-between or above these listed specifications are not standardized by JEDEC—often they are simply manufacturer optimizations using higher-tolerance or overvolted chips. Of these non-standard specifications, the highest reported speed reached was equivalent to DDR3-2544, as of May 2010.<sup class="reference" id="cite_ref-16"><a href="#cite_note-16">[15]</a></sup></p>
<p><b>Alternative naming:</b> DDR3 modules are often incorrectly labeled with the prefix PC (instead of PC3), for marketing reasons, followed by the data-rate. Under this convention PC3-10600 is listed as PC1333.<sup class="reference" id="cite_ref-17"><a href="#cite_note-17">[16]</a></sup></p>
<h2><span class="mw-headline" id="Variants">Variants</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=6" title="Edit section: Variants">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In addition to bandwidth designations (e.g. DDR3-800D), and capacity variants, modules can be one of the following:</p>
<ol>
<li><a href="/wiki/ECC_memory" title="ECC memory">ECC memory</a>, which is an extra data byte lane used for correcting minor errors and detecting major errors for better reliability. Modules with ECC are identified by an additional <b>ECC</b> or <b>E</b> in their designation. For example: "PC3-6400 ECC", or PC3-8500E.<sup class="reference" id="cite_ref-18"><a href="#cite_note-18">[17]</a></sup></li>
<li><a href="/wiki/Registered_memory" title="Registered memory">Registered or buffered memory</a>, which improves signal integrity (and hence potentially clock rates and physical slot capacity) by electrically buffering the signals with a <a href="/wiki/Hardware_register" title="Hardware register">register</a>, at a cost of an extra clock of increased latency. Those modules are identified by an additional <b>R</b> in their designation, for example PC3-6400R.<sup class="reference" id="cite_ref-simmtester.com_19-0"><a href="#cite_note-simmtester.com-19">[18]</a></sup></li>
<li>Non-registered (a.k.a. "<a class="mw-redirect" href="/wiki/Unbuffered_memory" title="Unbuffered memory">unbuffered</a>") RAM <i>may be</i> identified by an additional <b>U</b> in the designation.<sup class="reference" id="cite_ref-simmtester.com_19-1"><a href="#cite_note-simmtester.com-19">[18]</a></sup></li>
<li><a href="/wiki/Fully_Buffered_DIMM" title="Fully Buffered DIMM">Fully buffered</a> modules, which are designated by <b>F</b> or <b>FB</b> and do not have the same notch position as other classes. Fully buffered modules cannot be used with motherboards that are made for registered modules, and the different notch position physically prevents their insertion.</li>
<li><a class="mw-redirect" href="/wiki/LRDIMM" title="LRDIMM">Load reduced</a> modules, which are designated by <b>LR</b> and are similar to registered/buffered memory, in a way that LRDIMM modules buffer both control and data lines while retaining the parallel nature of all signals. As such, LRDIMM memory provides large overall maximum memory capacities, while addressing some of the performance and power consumption issues of <b>FB</b> memory induced by the required conversion between serial and parallel signal forms.</li>
</ol>
<p>Both FBDIMM (fully buffered) and LRDIMM (load reduced) memory types are designed primarily to control the amount of electric current flowing to and from the memory chips at any given time. They are not compatible with registered/buffered memory, and motherboards that require them usually will not accept any other kind of memory.</p>
<h3><span class="mw-headline" id="DDR3L_and_DDR3U_extensions"><span id="DDR3L"></span><span id="DDR3U"></span>DDR3L and DDR3U extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=7" title="Edit section: DDR3L and DDR3U extensions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <b>DDR3L</b> (<b>DDR3 L</b>ow Voltage) standard is an addendum to the JESD79-3 DDR3 Memory Device Standard specifying low voltage devices. The DDR3L standard is 1.35 V and has the label <i>PC3L</i> for its modules. Examples include DDR3L‐800 (PC3L-6400), DDR3L‐1066 (PC3L-8500), DDR3L‐1333 (PC3L-10600), and DDR3L‐1600 (PC3L-12800). The DDR3L and DDR3U specifications are compatible with the original DDR3 standard and can run at either the lower voltage or at 1.50 V.<sup class="reference" id="cite_ref-20"><a href="#cite_note-20">[19]</a></sup> However, newer DDR3L-capable devices, which only operate at 1.35 V, such as systems using fourth-generation Intel processors, are not compatible with DDR3 SDRAM since DDR3 SDRAM operates only at 1.50 V.<sup class="reference" id="cite_ref-21"><a href="#cite_note-21">[20]</a></sup></p>
<p>The <b>DDR3U</b> (<b>DDR3 U</b>ltra Low Voltage) standard is 1.25 V and has the label <i>PC3U</i> for its modules.</p>
<p>JEDEC Solid State Technology Association announced the publication of JEDEC DDR3L on July 26, 2010.<sup class="reference" id="cite_ref-22"><a href="#cite_note-22">[21]</a></sup></p>
<h2><span class="mw-headline" id="Standards_with_similar_names">Standards with similar names</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=8" title="Edit section: Standards with similar names">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="LPDDR3">LPDDR3</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=9" title="Edit section: LPDDR3">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a class="mw-redirect" href="/wiki/LPDDR3" title="LPDDR3">LPDDR3</a> (Low Power DDR3) is a <a href="/wiki/Mobile_DDR" title="Mobile DDR">mobile DDR</a> SDRAM standard, designed for <a href="/wiki/Mobile_computing" title="Mobile computing">mobile computing</a>, and shares little in common with DDR3 memory - except maybe the maximum data rate.<sup class="reference" id="cite_ref-synopsys.com_23-0"><a href="#cite_note-synopsys.com-23">[22]</a></sup></p>
<h3><span class="mw-headline" id="GDDR3">GDDR3</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=10" title="Edit section: GDDR3">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a class="mw-redirect" href="/wiki/GDDR3" title="GDDR3">GDDR3</a> (Graphics DDR3) memory, sometimes incorrectly referred to as "DDR3" because of its similar name, is an entirely different SDRAM standard designed for use in graphics cards.</p>
<h2><span class="mw-headline" id="Serial_presence_detect">Serial presence detect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=11" title="Edit section: Serial presence detect">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>DDR3 memory utilises <a href="/wiki/Serial_presence_detect" title="Serial presence detect">serial presence detect</a>.<sup class="reference" id="cite_ref-spd_24-0"><a href="#cite_note-spd-24">[23]</a></sup> Serial presence detect (SPD) is a standardized way to automatically access information about a <a class="mw-redirect" href="/wiki/Random_access_memory" title="Random access memory">computer memory module</a>, using a serial interface. It is typically used during the <a href="/wiki/Power-on_self-test" title="Power-on self-test">power-on self-test</a> for automatic configuration of memory modules.</p>
<h3><span class="mw-headline" id="Release_4">Release 4</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=12" title="Edit section: Release 4">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Release 4 of the DDR3 <a href="/wiki/Serial_presence_detect" title="Serial presence detect">Serial Presence Detect</a> (SPD) document (SPD4_01_02_11) adds support for Load Reduction DIMMs and also for 16b-SO-DIMMs and 32b-SO-DIMMs.</p>
<p>JEDEC Solid State Technology Association announced the publication of Release 4 of the DDR3 Serial Presence Detect (SPD) document on September 1, 2011.<sup class="reference" id="cite_ref-25"><a href="#cite_note-25">[24]</a></sup></p>
<h3><span class="mw-headline" id="XMP_extension">XMP extension</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=13" title="Edit section: XMP extension">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Intel Corporation officially introduced the eXtreme Memory Profile (<a class="mw-redirect" href="/wiki/Serial_Presence_Detect#Extreme_Memory_Profile_.28XMP.29" title="Serial Presence Detect">XMP</a>) Specification on March 23, 2007 to enable enthusiast performance extensions to the traditional JEDEC <a class="mw-redirect" href="/wiki/Serial_Presence_Detect" title="Serial Presence Detect">SPD</a> specifications for DDR3 SDRAM.<sup class="reference" id="cite_ref-26"><a href="#cite_note-26">[25]</a></sup></p>
<h2><span class="mw-headline" id="Feature_summary">Feature summary</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=14" title="Edit section: Feature summary">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Components">Components</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=15" title="Edit section: Components">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>Introduction of asynchronous RESET pin</li>
<li>Support of system-level flight-time compensation</li>
<li>On-<a href="/wiki/DIMM" title="DIMM">DIMM</a> mirror-friendly DRAM pinout</li>
<li>Introduction of CWL (CAS write latency) per clock bin</li>
<li>On-die I/O calibration engine</li>
<li>READ and WRITE calibration</li>
<li>Dynamic ODT (On-Die-Termination) feature allows different termination values for Reads and Writes</li>
</ul>
<h3><span class="mw-headline" id="Modules">Modules</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=16" title="Edit section: Modules">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>Fly-by command/address/control bus with on-DIMM termination</li>
<li>High-precision calibration resistors</li>
<li>Are <b>not</b> <a href="/wiki/Backward_compatibility" title="Backward compatibility">backwards compatible</a>—DDR3 modules do not fit into DDR2 sockets; forcing them can damage the DIMM and/or the motherboard<sup class="reference" id="cite_ref-27"><a href="#cite_note-27">[26]</a></sup></li>
</ul>
<h3><span class="mw-headline" id="Technological_advantages_over_DDR2">Technological advantages over DDR2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=17" title="Edit section: Technological advantages over DDR2">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>Higher bandwidth performance, up to 2133 MT/s standardized</li>
<li>Slightly improved latencies, as measured in nanoseconds</li>
<li>Higher performance at low power (longer battery life in laptops)</li>
<li>Enhanced low-power features</li>
</ul>
<h2><span class="mw-headline" id="Development_and_market_penetration">Development and market penetration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=18" title="Edit section: Development and market penetration">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In May 2005, Desi Rhoden, chairman of the <a href="/wiki/JEDEC" title="JEDEC">JEDEC</a> committee responsible for creating the DDR3 standard, stated that DDR3 had been under development for "about 3 years".<sup class="reference" id="cite_ref-digitimes_2005_28-0"><a href="#cite_note-digitimes_2005-28">[27]</a></sup> DDR3 was launched in 2007, but sales were not expected to overtake DDR2 until the end of 2009, or possibly early 2010, according to Intel strategist Carlos Weissenberg, speaking during the early part of their roll-out in August 2008.<sup class="reference" id="cite_ref-29"><a href="#cite_note-29">[28]</a></sup> (The same timescale for market penetration had been stated by <a class="mw-redirect" href="/wiki/Marketing_Intelligence" title="Marketing Intelligence">market intelligence</a> company DRAMeXchange over a year earlier in April 2007,<sup class="reference" id="cite_ref-30"><a href="#cite_note-30">[29]</a></sup> and by Desi Rhoden in 2005.<sup class="reference" id="cite_ref-digitimes_2005_28-1"><a href="#cite_note-digitimes_2005-28">[27]</a></sup>) The primary driving force behind the increased usage of DDR3 has been new <a class="mw-redirect" href="/wiki/Core_i7" title="Core i7">Core i7</a> processors from Intel and <a href="/wiki/Phenom_II" title="Phenom II">Phenom II</a> processors from AMD, both of which have internal memory controllers: the former requires DDR3, the latter recommends it. <a href="/wiki/International_Data_Corporation" title="International Data Corporation">IDC</a> stated in January 2009 that DDR3 sales would account for 29% of the total DRAM units sold in 2009, rising to 72% by 2011.<sup class="reference" id="cite_ref-50nm_31-0"><a href="#cite_note-50nm-31">[30]</a></sup></p>
<h2><span class="mw-headline" id="Successor">Successor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=19" title="Edit section: Successor">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="hatnote" role="note">Main article: <a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4 SDRAM</a></div>
<p>In September 2012, JEDEC released the final specification of DDR4.<sup class="reference" id="cite_ref-32"><a href="#cite_note-32">[31]</a></sup> The primary benefits of DDR4 compared to DDR3 include a higher standardized range of <a class="mw-redirect" href="/wiki/Clock_frequency" title="Clock frequency">clock frequencies</a> and <a href="/wiki/Transfer_(computing)" title="Transfer (computing)">data transfer rates</a><sup class="reference" id="cite_ref-xbit_33-0"><a href="#cite_note-xbit-33">[32]</a></sup> and significantly lower <a href="/wiki/Voltage" title="Voltage">voltage</a>. Intel <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> CPUs released in 2H 2014 (e.g. E5-16xx/26xx v3 server CPUs released on 9 September 2014) were among the first to use DDR4.</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=20" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a class="mw-redirect" href="/wiki/List_of_device_bandwidths" title="List of device bandwidths">List of device bandwidths</a></li>
<li><a href="/wiki/Mobile_DDR#LPDDR3" title="Mobile DDR">Low power DDR3 SDRAM (LPDDR3)</a></li>
<li><a href="/wiki/Multi-channel_memory_architecture" title="Multi-channel memory architecture">Multi-channel memory architecture</a></li>
</ul>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=21" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: lower-alpha;">
<ol class="references">
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text">Prior to revision F, the standard stated that 1.975 V was the absolute maximum DC rating.<sup class="reference" id="cite_ref-JESD79-3E_4-0"><a href="#cite_note-JESD79-3E-4">[4]</a></sup></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=22" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><cite class="citation web">Cutress, Ian (2014-02-11). <a class="external text" href="http://www.anandtech.com/show/7742/im-intelligent-memory-to-release-16gb-unregistered-ddr3-modules" rel="nofollow">"I'M Intelligent Memory to release 16GB Unregistered DDR3 Modules"</a>. <i>anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2015-04-20</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.atitle=I%27M+Intelligent+Memory+to+release+16GB+Unregistered+DDR3+Modules&amp;rft.aufirst=Ian&amp;rft.aulast=Cutress&amp;rft.date=2014-02-11&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7742%2Fim-intelligent-memory-to-release-16gb-unregistered-ddr3-modules&amp;rft.jtitle=anandtech.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation" id="CITEREFMcCloskey">McCloskey, Alan, <a class="external text" href="http://www.ocmodshop.com/ocmodshop.aspx?a=868" rel="nofollow"><i>Research: DDR FAQ</i></a><span class="reference-accessdate">, retrieved <span class="nowrap">2007-10-18</span></span></cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.aufirst=Alan&amp;rft.aulast=McCloskey&amp;rft.btitle=Research%3A+DDR+FAQ&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.ocmodshop.com%2Focmodshop.aspx%3Fa%3D868&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-JESD79-3F-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-JESD79-3F_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-JESD79-3F_3-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-JESD79-3F_3-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.jedec.org/standards-documents/docs/jesd-79-3d" rel="nofollow">"DDR3 SDRAM standard (revision F)"</a>. JEDEC. July 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">2015-07-05</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=DDR3+SDRAM+standard+%28revision+F%29&amp;rft.date=2012-07&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.jedec.org%2Fstandards-documents%2Fdocs%2Fjesd-79-3d&amp;rft.pub=JEDEC&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-JESD79-3E-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-JESD79-3E_4-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.jedec.org/sites/default/files/docs/JESD79-3E.pdf" rel="nofollow">"DDR3 SDRAM standard (revision E)"</a> <span style="font-size:85%;">(PDF)</span>. JEDEC. July 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">2015-07-05</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=DDR3+SDRAM+standard+%28revision+E%29&amp;rft.date=2010-07&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.jedec.org%2Fsites%2Fdefault%2Ffiles%2Fdocs%2FJESD79-3E.pdf&amp;rft.pub=JEDEC&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text">Jaci Chang <i>Design Considerations for the DDR3 Memory Sub-system</i>. Jedex, 2004, p. 4. <a class="external free" href="http://www.jedex.org/images/pdf/samsung%20-%20jaci_chang.pdf" rel="nofollow">http://www.jedex.org/images/pdf/samsung%20-%20jaci_chang.pdf</a></span></li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><cite class="citation web">Soderstrom, Thomas (2007-06-05). <a class="external text" href="http://www.tomshardware.com/2007/06/05/pipe_dreams_six_p35-ddr3_motherboards_compared/" rel="nofollow">"Pipe Dreams: Six P35-DDR3 Motherboards Compared"</a>. Tom's Hardware.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.aufirst=Thomas&amp;rft.aulast=Soderstrom&amp;rft.btitle=Pipe+Dreams%3A+Six+P35-DDR3+Motherboards+Compared&amp;rft.date=2007-06-05&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2F2007%2F06%2F05%2Fpipe_dreams_six_p35-ddr3_motherboards_compared%2F&amp;rft.pub=Tom%27s+Hardware&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><cite class="citation web">Fink, Wesley (2007-07-20). <a class="external text" href="http://www.anandtech.com/printarticle.aspx?i=3045" rel="nofollow">"Super Talent &amp; TEAM: DDR3-1600 Is Here!"</a>. AnandTech.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.aufirst=Wesley&amp;rft.aulast=Fink&amp;rft.btitle=Super+Talent+%26+TEAM%3A+DDR3-1600+Is+Here%21&amp;rft.date=2007-07-20&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fprintarticle.aspx%3Fi%3D3045&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation web">"DocMemory" (2007-02-21). <a class="external text" href="http://www.simmtester.com/page/news/showpubnews.asp?title=Memory+Module+Picture+2007&amp;num=150" rel="nofollow">"Memory Module Picture 2007"</a>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.au=%22DocMemory%22&amp;rft.btitle=Memory+Module+Picture+2007&amp;rft.date=2007-02-21&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.simmtester.com%2Fpage%2Fnews%2Fshowpubnews.asp%3Ftitle%3DMemory%2BModule%2BPicture%2B2007%26num%3D150&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="https://www.jedec.org/standards-documents/docs/module-42018" rel="nofollow">"204-Pin DDR3 SDRAM unbuffered SODIMM design specification"</a>. JEDEC. May 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">2015-07-05</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=204-Pin+DDR3+SDRAM+unbuffered+SODIMM+design+specification&amp;rft.date=2014-05&amp;rft.genre=unknown&amp;rft_id=https%3A%2F%2Fwww.jedec.org%2Fstandards-documents%2Fdocs%2Fmodule-42018&amp;rft.pub=JEDEC&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><a class="external free" href="http://www.techpowerup.com/205231/how-intel-plans-to-transition-between-ddr3-and-ddr4-for-the-mainstream.html" rel="nofollow">http://www.techpowerup.com/205231/how-intel-plans-to-transition-between-ddr3-and-ddr4-for-the-mainstream.html</a></span></li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><cite class="citation web">Shilov, Anton (2008-10-29). <a class="external text" href="http://www.xbitlabs.com/news/memory/display/20081029141143_Kingston_Rolls_Out_Industry_s_First_2GHz_Memory_Modules_for_Intel_Core_i7_Platforms.html" rel="nofollow">"Kingston Rolls Out Industry's First 2GHz Memory Modules for Intel Core i7 Platforms"</a>. Xbit Laboratories<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-11-02</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.aufirst=Anton&amp;rft.aulast=Shilov&amp;rft.btitle=Kingston+Rolls+Out+Industry%99s+First+2GHz+Memory+Modules+for+Intel+Core+i7+Platforms&amp;rft.date=2008-10-29&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fmemory%2Fdisplay%2F20081029141143_Kingston_Rolls_Out_Industry_s_First_2GHz_Memory_Modules_for_Intel_Core_i7_Platforms.html&amp;rft.pub=Xbit+Laboratories&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://essa.us.dell.com/DellStarOnline/DCCP.aspx?c=us&amp;l=en&amp;s=corp&amp;Template=6945c07e-3be7-47aa-b318-18f9052df893" rel="nofollow">"Dell Energy Smart Solution Advisor"</a>. Essa.us.dell.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-07-28</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=Dell+Energy+Smart+Solution+Advisor&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fessa.us.dell.com%2FDellStarOnline%2FDCCP.aspx%3Fc%3Dus%26l%3Den%26s%3Dcorp%26Template%3D6945c07e-3be7-47aa-b318-18f9052df893&amp;rft.pub=Essa.us.dell.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><a class="external free" href="http://www.kingston.com/dataSheets/KVR16N11_8.pdf" rel="nofollow">http://www.kingston.com/dataSheets/KVR16N11_8.pdf</a></span></li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><cite class="citation"><a class="external text" href="http://www.tomshardware.com/forum/274587-31-10600-10666-what-difference#t2045244" rel="nofollow"><i>Pc3 10600 vs. pc3 10666 What's the difference - New-System-Build</i></a>, Tomshardware.com<span class="reference-accessdate">, retrieved <span class="nowrap">2012-01-23</span></span></cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=Pc3+10600+vs.+pc3+10666+What%27s+the+difference+-+New-System-Build&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fforum%2F274587-31-10600-10666-what-difference%23t2045244&amp;rft.pub=Tomshardware.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><cite class="citation"><a class="external text" href="http://news.softpedia.com/news/Kingston-s-2-544-MHz-DDR3-On-Show-at-Computex-143379.shtml" rel="nofollow"><i>Kingston's 2,544 MHz DDR3 On Show at Computex</i></a>, News.softpedia.com, 2010-05-31<span class="reference-accessdate">, retrieved <span class="nowrap">2012-01-23</span></span></cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=Kingston%27s+2%2C544+MHz+DDR3+On+Show+at+Computex&amp;rft.date=2010-05-31&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fnews.softpedia.com%2Fnews%2FKingston-s-2-544-MHz-DDR3-On-Show-at-Computex-143379.shtml&amp;rft.pub=News.softpedia.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><cite class="citation"><a class="external text" href="https://www.amazon.co.uk/Crucial-CT2KIT51264BA1339-PC1333-Memory-Retail/dp/B0036VO632" rel="nofollow"><i>Crucial Value CT2KIT51264BA1339 PC1333 4GB Memory RAM (DDR3, CL9) Retail</i></a>, www.amazon.co.uk, 2016-05-10<span class="reference-accessdate">, retrieved <span class="nowrap">2016-05-10</span></span></cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=Crucial+Value+CT2KIT51264BA1339+PC1333+4GB+Memory+RAM+%28DDR3%2C+CL9%29+Retail&amp;rft.date=2016-05-10&amp;rft.genre=book&amp;rft_id=https%3A%2F%2Fwww.amazon.co.uk%2FCrucial-CT2KIT51264BA1339-PC1333-Memory-Retail%2Fdp%2FB0036VO632&amp;rft.pub=www.amazon.co.uk&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><cite class="citation"><a class="external text" href="http://h20000.www2.hp.com/bc/docs/support/SupportManual/c00256987/c00256987.pdf" rel="nofollow"><i>Memory technology evolution: an overview of system memory technologies</i></a> <span style="font-size:85%;">(PDF)</span>, Hewlett-Packard, p. 18</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=Memory+technology+evolution%3A+an+overview+of+system+memory+technologies&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fh20000.www2.hp.com%2Fbc%2Fdocs%2Fsupport%2FSupportManual%2Fc00256987%2Fc00256987.pdf&amp;rft.pages=18&amp;rft.pub=Hewlett-Packard&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-simmtester.com-19"><span class="mw-cite-backlink">^ <a href="#cite_ref-simmtester.com_19-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-simmtester.com_19-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.simmtester.com/page/news/showpubnews.asp?num=167" rel="nofollow">"What is LR-DIMM, LRDIMM Memory? (Load-Reduce DIMM)"</a>. <i>simmtester.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-08-29</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.atitle=What+is+LR-DIMM%2C+LRDIMM+Memory%3F+%28Load-Reduce+DIMM%29&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.simmtester.com%2Fpage%2Fnews%2Fshowpubnews.asp%3Fnum%3D167&amp;rft.jtitle=simmtester.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.tomshardware.com/forum/314218-30-does-ddr3-normal-ddr3" rel="nofollow">"Does LV and ULV DDR3 is normal ddr3?"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-05-10</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.atitle=Does+LV+and+ULV+DDR3+is+normal+ddr3%3F&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fforum%2F314218-30-does-ddr3-normal-ddr3&amp;rft.jtitle=Tom%27s+Hardware&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.dell.com/support/article/us/en/19/SLN153768/EN" rel="nofollow">"What is DDR3L Memory?"</a>. <i>Dell.com</i>. <a href="/wiki/Dell" title="Dell">Dell</a>. 2016-10-03<span class="reference-accessdate">. Retrieved <span class="nowrap">2016-10-04</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.atitle=What+is+DDR3L+Memory%3F&amp;rft.date=2016-10-03&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.dell.com%2Fsupport%2Farticle%2Fus%2Fen%2F19%2FSLN153768%2FEN&amp;rft.jtitle=Dell.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.jedec.org/news/pressreleases/jedec-publishes-widely-anticipated-ddr3l-low-voltage-memory-standard" rel="nofollow">"Specification Will Encourage Lower Power Consumption for Countless Consumer Electronics, Networking and Computer Products"</a>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=Specification+Will+Encourage+Lower+Power+Consumption+for+Countless+Consumer+Electronics%2C+Networking+and+Computer+Products&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.jedec.org%2Fnews%2Fpressreleases%2Fjedec-publishes-widely-anticipated-ddr3l-low-voltage-memory-standard&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-synopsys.com-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-synopsys.com_23-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="https://blogs.synopsys.com/committedtomemory/2014/01/10/when-is-lpddr3-not-lpddr3-when-its-ddr3l/" rel="nofollow">"When is LPDDR3 not LPDDR3? When it's DDR3L…"</a>. synopsys.com<span class="reference-accessdate">. Retrieved <span class="nowrap">12 December</span> 2015</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=When+is+LPDDR3+not+LPDDR3%3F+When+it%99s+DDR3L%A6&amp;rft.genre=unknown&amp;rft_id=https%3A%2F%2Fblogs.synopsys.com%2Fcommittedtomemory%2F2014%2F01%2F10%2Fwhen-is-lpddr3-not-lpddr3-when-its-ddr3l%2F&amp;rft.pub=synopsys.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-spd-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-spd_24-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.simmtester.com/page/news/showpubnews.asp?num=153" rel="nofollow">"Understanding DDR3 Serial Presence Detect (SPD) Table"</a>. simmtester.com<span class="reference-accessdate">. Retrieved <span class="nowrap">12 December</span> 2015</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=Understanding+DDR3+Serial+Presence+Detect+%28SPD%29+Table&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.simmtester.com%2Fpage%2Fnews%2Fshowpubnews.asp%3Fnum%3D153&amp;rft.pub=simmtester.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.jedec.org/news/pressreleases/jedec-announces-publication-release-4-ddr3-serial-presence-detect-specification" rel="nofollow">"JEDEC Announces Publication of Release 4 of the DDR3 Serial Presence Detect Specification"</a>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=JEDEC+Announces+Publication+of+Release+4+of+the+DDR3+Serial+Presence+Detect+Specification&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.jedec.org%2Fnews%2Fpressreleases%2Fjedec-announces-publication-release-4-ddr3-serial-presence-detect-specification&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.intel.com/assets/pdf/whitepaper/319124.pdf" rel="nofollow">"Intel Extreme memory Profile (Intel XMP) DDR3 Technology"</a> <span style="font-size:85%;">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">2009-05-29</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=Intel+Extreme+memory+Profile+%28Intel+XMP%29+DDR3+Technology&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fassets%2Fpdf%2Fwhitepaper%2F319124.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.kingston.com/channelmarketingcenter/hyperx/literature/MKF_1223_DDR3_FAQ.pdf" rel="nofollow">"DDR3: Frequently Asked Questions"</a> <span style="font-size:85%;">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">2009-08-18</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=DDR3%3A+Frequently+Asked+Questions&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.kingston.com%2Fchannelmarketingcenter%2Fhyperx%2Fliterature%2FMKF_1223_DDR3_FAQ.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-digitimes_2005-28"><span class="mw-cite-backlink">^ <a href="#cite_ref-digitimes_2005_28-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-digitimes_2005_28-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Sobolev, Vyacheslav (2005-05-31). <a class="external text" href="http://es.viatech.com/es/company/events/vtf2005/interview_desi_rhoden.jsp--" rel="nofollow">&gt; "JEDEC: Memory standards on the way"</a>. <i>DigiTimes.com</i>. Archived from <a class="external text" href="http://www.digitimes.com/news/a20050530PR201.html" rel="nofollow">the original</a> on January 1, 1970<span class="reference-accessdate">. Retrieved <span class="nowrap">2011-04-28</span></span>. <q><i>JEDEC is already well along in the development of the DDR3 standard, and we have been working on it for about three years now.... Following historical models, you could reasonably expect the same three-year transition to a new technology that you have seen for the last several generations of standard memory</i></q></cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.atitle=JEDEC%3A+Memory+standards+on+the+way&amp;rft.aufirst=Vyacheslav&amp;rft.aulast=Sobolev&amp;rft.date=2005-05-31&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.digitimes.com%2Fnews%2Fa20050530PR201.html&amp;rft.jtitle=DigiTimes.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.pcpro.co.uk/news/220257/idf-ddr3-wont-catch-up-with-ddr2-during-2009.html" rel="nofollow">"IDF: "DDR3 won't catch up with DDR2 during 2009<span style="padding-right:0.2em;">"</span>"</a>. pcpro.co.uk. 19 August 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">2009-06-17</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=IDF%3A+%22DDR3+won%27t+catch+up+with+DDR2+during+2009%22&amp;rft.date=2008-08-19&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.pcpro.co.uk%2Fnews%2F220257%2Fidf-ddr3-wont-catch-up-with-ddr2-during-2009.html&amp;rft.pub=pcpro.co.uk&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><cite class="citation web">Bryan, Gardiner (April 17, 2007). <a class="external text" href="http://www.extremetech.com/article2/0,2845,2115031,00.asp" rel="nofollow">"DDR3 Memory Won't Be Mainstream Until 2009"</a>. <i>ExtremeTech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2009-06-17</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.atitle=DDR3+Memory+Won%27t+Be+Mainstream+Until+2009&amp;rft.aufirst=Gardiner&amp;rft.aulast=Bryan&amp;rft.date=2007-04-17&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.extremetech.com%2Farticle2%2F0%2C2845%2C2115031%2C00.asp&amp;rft.jtitle=ExtremeTech.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-50nm-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-50nm_31-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Salisbury, Andy (2009-01-20). <a class="external text" href="http://www.maximumpc.com/article/news/new_50nm_process_will_make_ddr3_faster_and_cheaper_this_year" rel="nofollow">"New 50nm Process Will Make DDR3 Faster and Cheaper This Year"</a>. <i>MaximumPC.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2009-06-17</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.atitle=New+50nm+Process+Will+Make+DDR3+Faster+and+Cheaper+This+Year&amp;rft.aufirst=Andy&amp;rft.aulast=Salisbury&amp;rft.date=2009-01-20&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.maximumpc.com%2Farticle%2Fnews%2Fnew_50nm_process_will_make_ddr3_faster_and_cheaper_this_year&amp;rft.jtitle=MaximumPC.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.jedec.org/news/pressreleases/jedec-announces-publication-ddr4-standard" rel="nofollow">"JEDEC Announces Publication of DDR4 Standard - JEDEC"</a>. JEDEC<span class="reference-accessdate">. Retrieved <span class="nowrap">12 October</span> 2014</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.btitle=JEDEC+Announces+Publication+of+DDR4+Standard+-+JEDEC&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.jedec.org%2Fnews%2Fpressreleases%2Fjedec-announces-publication-ddr4-standard&amp;rft.pub=JEDEC&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-xbit-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-xbit_33-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Shilov, Anton (August 16, 2010). <a class="external text" href="http://www.xbitlabs.com/news/memory/display/20100816124343_Next_Generation_DDR4_Memory_to_Reach_4_266GHz_Report.html" rel="nofollow">"Next-Generation DDR4 Memory to Reach 4.266GHz – Report"</a>. <i>XbitLabs.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2011-01-03</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADDR3+SDRAM&amp;rft.atitle=Next-Generation+DDR4+Memory+to+Reach+4.266GHz+%93+Report&amp;rft.aufirst=Anton&amp;rft.aulast=Shilov&amp;rft.date=2010-08-16&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fmemory%2Fdisplay%2F20100816124343_Next_Generation_DDR4_Memory_to_Reach_4_266GHz_Report.html&amp;rft.jtitle=XbitLabs.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;"> </span></span></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=DDR3_SDRAM&amp;action=edit&amp;section=23" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li>JEDEC
<ul>
<li>JEDEC standard No. 79-3 (JESD79-3: DDR3 SDRAM)
<ul>
<li><a class="external text" href="http://www.jedec.org/standards-documents/docs/jesd-79-3d" rel="nofollow">DDR3 SDRAM standard JESD79-3F</a></li>
<li><a class="external text" href="http://www.jedec.org/standards-documents/docs/jesd79-3-1a01" rel="nofollow">Addendum No. 1 to JESD79-3 - 1.35 V DDR3L-800, DDR3L-1066, DDR3L-1333, DDR3L-1600, and DDR3L-1866 (JESD79-3-1A.01)</a></li>
<li><a class="external text" href="http://www.jedec.org/standards-documents/docs/jesd79-3-2" rel="nofollow">Addendum No. 2 to JESD79-3 - 1.25 V DDR3U-800, DDR3U-1066, DDR3U-1333, and DDR3U-1600</a></li>
<li><a class="external text" href="http://www.jedec.org/sites/default/files/docs/JESD79-3-3.pdf" rel="nofollow">Addendum No. 3 to JESD79-3 - 3D Stacked SDRAM</a></li>
</ul>
</li>
<li>SPD (Serial Presence Detect), from JEDEC standard No. 21-C (JESD21C: JEDEC configurations for solid state memories)
<ul>
<li><a class="external text" href="http://www.jedec.org/standards-documents/docs/spd-4010211" rel="nofollow">SPD Annex K - Serial Presence Detect (SPD) for DDR3 SDRAM Modules (SPD4_01_02_11)</a></li>
</ul>
</li>
</ul>
</li>
<li><a class="external text" href="http://start-test.com/Products/JTAGExternalModules.php" rel="nofollow">DDR, DDR2, DDR3 memory slots testing</a></li>
<li><a class="external text" href="https://courses.cs.washington.edu/courses/cse467/11wi/lectures/SDRAM.pdf" rel="nofollow">DDR3 Synchronous DRAM Memory</a></li>
</ul>
<div aria-labelledby="Dynamic_random-access_memory_.28DRAM.29" class="navbox" role="navigation" style="padding:3px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th class="navbox-title" colspan="2" scope="col">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:DRAM" title="Template:DRAM"><abbr style=";;background:none transparent;border:none;" title="View this template">v</abbr></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:DRAM" title="Template talk:DRAM"><abbr style=";;background:none transparent;border:none;" title="Discuss this template">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:DRAM&amp;action=edit"><abbr style=";;background:none transparent;border:none;" title="Edit this template">e</abbr></a></li>
</ul>
</div>
<div id="Dynamic_random-access_memory_.28DRAM.29" style="font-size:114%"><a href="/wiki/Dynamic_random-access_memory" title="Dynamic random-access memory">Dynamic random-access memory</a> (DRAM)</div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row">Asynchronous</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a class="mw-redirect" href="/wiki/FPM_RAM" title="FPM RAM">FPM RAM</a></li>
<li><a class="mw-redirect" href="/wiki/EDO_RAM" title="EDO RAM">EDO RAM</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Synchronous_dynamic_random-access_memory" title="Synchronous dynamic random-access memory">Synchronous</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Synchronous_dynamic_random-access_memory" title="Synchronous dynamic random-access memory">SDRAM</a></li>
<li><a href="/wiki/Fast_Cycle_DRAM" title="Fast Cycle DRAM">Fast Cycle DRAM</a> (FCRAM)</li>
<li><a href="/wiki/RLDRAM" title="RLDRAM">RLDRAM</a></li>
<li><a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR SDRAM</a></li>
<li><a href="/wiki/Mobile_DDR" title="Mobile DDR">Mobile DDR</a> (LPDDR)</li>
<li><a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2 SDRAM</a></li>
<li><strong class="selflink">DDR3 SDRAM</strong></li>
<li><a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4 SDRAM</a></li>
<li><a href="/wiki/DDR5_SDRAM" title="DDR5 SDRAM">DDR5 SDRAM</a></li>
<li><a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row">Graphics</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Video_RAM_(dual-ported_DRAM)" title="Video RAM (dual-ported DRAM)">VRAM</a></li>
<li><a class="mw-redirect" href="/wiki/WRAM_(memory)" title="WRAM (memory)">WRAM</a></li>
<li><a class="mw-redirect" href="/wiki/MDRAM" title="MDRAM">MDRAM</a></li>
<li><a class="mw-redirect" href="/wiki/SGRAM" title="SGRAM">SGRAM</a></li>
<li><a class="mw-redirect" href="/wiki/GDDR2" title="GDDR2">GDDR2</a></li>
<li><a href="/wiki/GDDR3_SDRAM" title="GDDR3 SDRAM">GDDR3</a></li>
<li><a href="/wiki/GDDR4_SDRAM" title="GDDR4 SDRAM">GDDR4</a></li>
<li><a href="/wiki/GDDR5_SDRAM" title="GDDR5 SDRAM">GDDR5</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Rambus" title="Rambus">Rambus</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/RDRAM" title="RDRAM">RDRAM</a></li>
<li><a href="/wiki/XDR_DRAM" title="XDR DRAM">XDR DRAM</a></li>
<li><a href="/wiki/XDR2_DRAM" title="XDR2 DRAM">XDR2 DRAM</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Memory_module" title="Memory module">Memory modules</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/SIMM" title="SIMM">SIMM</a></li>
<li><a href="/wiki/DIMM" title="DIMM">DIMM</a></li>
<li><a href="/wiki/SO-DIMM" title="SO-DIMM">SO-DIMM</a></li>
<li><a href="/wiki/UniDIMM" title="UniDIMM">UniDIMM</a></li>
</ul>
</div>
</td>
</tr>
</table>
</div>
<!-- 
NewPP limit report
Parsed by mw1280
Cached time: 20170111032658
Cache expiry: 2592000
Dynamic content: false
CPU time usage: 0.296 seconds
Real time usage: 0.348 seconds
Preprocessor visited node count: 2132/1000000
Preprocessor generated node count: 0/1500000
Post‐expand include size: 62423/2097152 bytes
Template argument size: 1034/2097152 bytes
Highest expansion depth: 11/40
Expensive parser function count: 1/500
Lua time usage: 0.140/10.000 seconds
Lua memory usage: 5.15 MB/50 MB
-->
<!-- 
Transclusion expansion time report (%,ms,calls,template)
100.00%  300.616      1 - -total
 54.14%  162.743      2 - Template:Reflist
 36.84%  110.749     24 - Template:Cite_web
 10.63%   31.942      1 - Template:Citation_needed
  9.57%   28.758      1 - Template:Fix
  7.87%   23.658      1 - Template:Infobox_information_appliance
  7.43%   22.329      1 - Template:About
  6.90%   20.750      5 - Template:Citation
  5.91%   17.763      2 - Template:Category_handler
  4.81%   14.472      1 - Template:Infobox
-->
<!-- Saved in parser cache with key enwiki:pcache:idhash:2572735-0!*!0!!en!4!* and timestamp 20170111032657 and revision id 759434210
 -->
<noscript><img alt="" height="1" src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" style="border: none; position: absolute;" title="" width="1"/></noscript></div> <div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=DDR3_SDRAM&amp;oldid=759434210">https://en.wikipedia.org/w/index.php?title=DDR3_SDRAM&amp;oldid=759434210</a>"					</div>
<div class="catlinks" data-mw="interface" id="catlinks"><div class="mw-normal-catlinks" id="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:SDRAM" title="Category:SDRAM">SDRAM</a></li></ul></div><div class="mw-hidden-catlinks mw-hidden-cats-hidden" id="mw-hidden-catlinks">Hidden categories: <ul><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_March_2015" title="Category:Articles with unsourced statements from March 2015">Articles with unsourced statements from March 2015</a></li></ul></div></div> <div class="visualClear"></div>
</div>
</div>
<div id="mw-navigation">
<h2>Navigation menu</h2>
<div id="mw-head">
<div aria-labelledby="p-personal-label" class="" id="p-personal" role="navigation">
<h3 id="p-personal-label">Personal tools</h3>
<ul>
<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a accesskey="n" href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]">Talk</a></li><li id="pt-anoncontribs"><a accesskey="y" href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=DDR3+SDRAM" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a accesskey="o" href="/w/index.php?title=Special:UserLogin&amp;returnto=DDR3+SDRAM" title="You're encouraged to log in; however, it's not mandatory. [o]">Log in</a></li> </ul>
</div>
<div id="left-navigation">
<div aria-labelledby="p-namespaces-label" class="vectorTabs" id="p-namespaces" role="navigation">
<h3 id="p-namespaces-label">Namespaces</h3>
<ul>
<li class="selected" id="ca-nstab-main"><span><a accesskey="c" href="/wiki/DDR3_SDRAM" title="View the content page [c]">Article</a></span></li>
<li id="ca-talk"><span><a accesskey="t" href="/wiki/Talk:DDR3_SDRAM" rel="discussion" title="Discussion about the content page [t]">Talk</a></span></li>
</ul>
</div>
<div aria-labelledby="p-variants-label" class="vectorMenu emptyPortlet" id="p-variants" role="navigation">
<h3 id="p-variants-label">
<span>Variants</span><a href="#"></a>
</h3>
<div class="menu">
<ul>
</ul>
</div>
</div>
</div>
<div id="right-navigation">
<div aria-labelledby="p-views-label" class="vectorTabs" id="p-views" role="navigation">
<h3 id="p-views-label">Views</h3>
<ul>
<li class="selected" id="ca-view"><span><a href="/wiki/DDR3_SDRAM">Read</a></span></li>
<li id="ca-edit"><span><a accesskey="e" href="/w/index.php?title=DDR3_SDRAM&amp;action=edit" title="Edit this page [e]">Edit</a></span></li>
<li class="collapsible" id="ca-history"><span><a accesskey="h" href="/w/index.php?title=DDR3_SDRAM&amp;action=history" title="Past revisions of this page [h]">View history</a></span></li>
</ul>
</div>
<div aria-labelledby="p-cactions-label" class="vectorMenu emptyPortlet" id="p-cactions" role="navigation">
<h3 id="p-cactions-label"><span>More</span><a href="#"></a></h3>
<div class="menu">
<ul>
</ul>
</div>
</div>
<div id="p-search" role="search">
<h3>
<label for="searchInput">Search</label>
</h3>
<form action="/w/index.php" id="searchform">
<div id="simpleSearch">
<input accesskey="f" id="searchInput" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" type="search"/><input name="title" type="hidden" value="Special:Search"/><input class="searchButton mw-fallbackSearchButton" id="mw-searchButton" name="fulltext" title="Search Wikipedia for this text" type="submit" value="Search"/><input class="searchButton" id="searchButton" name="go" title="Go to a page with this exact name if it exists" type="submit" value="Go"/> </div>
</form>
</div>
</div>
</div>
<div id="mw-panel">
<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="/wiki/Main_Page" title="Visit the main page"></a></div>
<div aria-labelledby="p-navigation-label" class="portal" id="p-navigation" role="navigation">
<h3 id="p-navigation-label">Navigation</h3>
<div class="body">
<ul>
<li id="n-mainpage-description"><a accesskey="z" href="/wiki/Main_Page" title="Visit the main page [z]">Main page</a></li><li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a accesskey="x" href="/wiki/Special:Random" title="Load a random article [x]">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li> </ul>
</div>
</div>
<div aria-labelledby="p-interaction-label" class="portal" id="p-interaction" role="navigation">
<h3 id="p-interaction-label">Interaction</h3>
<div class="body">
<ul>
<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a accesskey="r" href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li> </ul>
</div>
</div>
<div aria-labelledby="p-tb-label" class="portal" id="p-tb" role="navigation">
<h3 id="p-tb-label">Tools</h3>
<div class="body">
<ul>
<li id="t-whatlinkshere"><a accesskey="j" href="/wiki/Special:WhatLinksHere/DDR3_SDRAM" title="List of all English Wikipedia pages containing links to this page [j]">What links here</a></li><li id="t-recentchangeslinked"><a accesskey="k" href="/wiki/Special:RecentChangesLinked/DDR3_SDRAM" rel="nofollow" title="Recent changes in pages linked from this page [k]">Related changes</a></li><li id="t-upload"><a accesskey="u" href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]">Upload file</a></li><li id="t-specialpages"><a accesskey="q" href="/wiki/Special:SpecialPages" title="A list of all special pages [q]">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=DDR3_SDRAM&amp;oldid=759434210" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=DDR3_SDRAM&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a accesskey="g" href="https://www.wikidata.org/wiki/Q847207" title="Link to connected data repository item [g]">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=DDR3_SDRAM&amp;id=759434210" title="Information on how to cite this page">Cite this page</a></li> </ul>
</div>
</div>
<div aria-labelledby="p-coll-print_export-label" class="portal" id="p-coll-print_export" role="navigation">
<h3 id="p-coll-print_export-label">Print/export</h3>
<div class="body">
<ul>
<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=DDR3+SDRAM">Create a book</a></li><li id="coll-download-as-rdf2latex"><a href="/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=DDR3+SDRAM&amp;returnto=DDR3+SDRAM&amp;oldid=759434210&amp;writer=rdf2latex">Download as PDF</a></li><li id="t-print"><a accesskey="p" href="/w/index.php?title=DDR3_SDRAM&amp;printable=yes" title="Printable version of this page [p]">Printable version</a></li> </ul>
</div>
</div>
<div aria-labelledby="p-lang-label" class="portal" id="p-lang" role="navigation">
<h3 id="p-lang-label">Languages</h3>
<div class="body">
<ul>
<li class="interlanguage-link interwiki-ar"><a class="interlanguage-link-target" href="https://ar.wikipedia.org/wiki/%D8%AC%D8%AF%D9%88%D9%84_%D9%85%D9%82%D8%A7%D8%B1%D9%86%D8%A9_%D8%A7%D9%84%D9%80_DDR3_RAM" hreflang="ar" lang="ar" title="جدول مقارنة الـ DDR3 RAM – Arabic">العربية</a></li><li class="interlanguage-link interwiki-ca"><a class="interlanguage-link-target" href="https://ca.wikipedia.org/wiki/DDR3_SDRAM" hreflang="ca" lang="ca" title="DDR3 SDRAM – Catalan">Català</a></li><li class="interlanguage-link interwiki-cs"><a class="interlanguage-link-target" href="https://cs.wikipedia.org/wiki/DDR3" hreflang="cs" lang="cs" title="DDR3 – Czech">Čeština</a></li><li class="interlanguage-link interwiki-de"><a class="interlanguage-link-target" href="https://de.wikipedia.org/wiki/DDR-SDRAM#DDR3-SDRAM" hreflang="de" lang="de" title="DDR-SDRAM – German">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a class="interlanguage-link-target" href="https://et.wikipedia.org/wiki/DDR3_SDRAM" hreflang="et" lang="et" title="DDR3 SDRAM – Estonian">Eesti</a></li><li class="interlanguage-link interwiki-es"><a class="interlanguage-link-target" href="https://es.wikipedia.org/wiki/DDR3_SDRAM" hreflang="es" lang="es" title="DDR3 SDRAM – Spanish">Español</a></li><li class="interlanguage-link interwiki-fr"><a class="interlanguage-link-target" href="https://fr.wikipedia.org/wiki/DDR3_SDRAM" hreflang="fr" lang="fr" title="DDR3 SDRAM – French">Français</a></li><li class="interlanguage-link interwiki-ko"><a class="interlanguage-link-target" href="https://ko.wikipedia.org/wiki/DDR3_SDRAM" hreflang="ko" lang="ko" title="DDR3 SDRAM – Korean">한국어</a></li><li class="interlanguage-link interwiki-id"><a class="interlanguage-link-target" href="https://id.wikipedia.org/wiki/DDR3_SDRAM" hreflang="id" lang="id" title="DDR3 SDRAM – Indonesian">Bahasa Indonesia</a></li><li class="interlanguage-link interwiki-it"><a class="interlanguage-link-target" href="https://it.wikipedia.org/wiki/DDR3" hreflang="it" lang="it" title="DDR3 – Italian">Italiano</a></li><li class="interlanguage-link interwiki-ms"><a class="interlanguage-link-target" href="https://ms.wikipedia.org/wiki/DDR3_SDRAM" hreflang="ms" lang="ms" title="DDR3 SDRAM – Malay">Bahasa Melayu</a></li><li class="interlanguage-link interwiki-ja"><a class="interlanguage-link-target" href="https://ja.wikipedia.org/wiki/DDR3_SDRAM" hreflang="ja" lang="ja" title="DDR3 SDRAM – Japanese">日本語</a></li><li class="interlanguage-link interwiki-no"><a class="interlanguage-link-target" href="https://no.wikipedia.org/wiki/DDR3_SDRAM" hreflang="no" lang="no" title="DDR3 SDRAM – Norwegian">Norsk bokmål</a></li><li class="interlanguage-link interwiki-pl"><a class="interlanguage-link-target" href="https://pl.wikipedia.org/wiki/DDR3" hreflang="pl" lang="pl" title="DDR3 – Polish">Polski</a></li><li class="interlanguage-link interwiki-pt"><a class="interlanguage-link-target" href="https://pt.wikipedia.org/wiki/DDR3_SDRAM" hreflang="pt" lang="pt" title="DDR3 SDRAM – Portuguese">Português</a></li><li class="interlanguage-link interwiki-ru"><a class="interlanguage-link-target" href="https://ru.wikipedia.org/wiki/DDR3_SDRAM" hreflang="ru" lang="ru" title="DDR3 SDRAM – Russian">Русский</a></li><li class="interlanguage-link interwiki-sk"><a class="interlanguage-link-target" href="https://sk.wikipedia.org/wiki/DDR3_SDRAM" hreflang="sk" lang="sk" title="DDR3 SDRAM – Slovak">Slovenčina</a></li><li class="interlanguage-link interwiki-sr"><a class="interlanguage-link-target" href="https://sr.wikipedia.org/wiki/DDR3_SDRAM" hreflang="sr" lang="sr" title="DDR3 SDRAM – Serbian">Српски / srpski</a></li><li class="interlanguage-link interwiki-fi"><a class="interlanguage-link-target" href="https://fi.wikipedia.org/wiki/DRAM#DDR3_SDRAM" hreflang="fi" lang="fi" title="DRAM – Finnish">Suomi</a></li><li class="interlanguage-link interwiki-sv"><a class="interlanguage-link-target" href="https://sv.wikipedia.org/wiki/DDR3_SDRAM" hreflang="sv" lang="sv" title="DDR3 SDRAM – Swedish">Svenska</a></li><li class="interlanguage-link interwiki-th"><a class="interlanguage-link-target" href="https://th.wikipedia.org/wiki/DDR3_SDRAM" hreflang="th" lang="th" title="DDR3 SDRAM – Thai">ไทย</a></li><li class="interlanguage-link interwiki-tr"><a class="interlanguage-link-target" href="https://tr.wikipedia.org/wiki/DDR3_SDRAM" hreflang="tr" lang="tr" title="DDR3 SDRAM – Turkish">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a class="interlanguage-link-target" href="https://uk.wikipedia.org/wiki/DDR3_SDRAM" hreflang="uk" lang="uk" title="DDR3 SDRAM – Ukrainian">Українська</a></li><li class="interlanguage-link interwiki-zh"><a class="interlanguage-link-target" href="https://zh.wikipedia.org/wiki/DDR3_SDRAM" hreflang="zh" lang="zh" title="DDR3 SDRAM – Chinese">中文</a></li><li class="uls-p-lang-dummy"><a href="#"></a></li> </ul>
<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a class="wbc-editpage" href="https://www.wikidata.org/wiki/Q847207#sitelinks-wikipedia" title="Edit interlanguage links">Edit links</a></span></div> </div>
</div>
</div>
</div>
<div id="footer" role="contentinfo">
<ul id="footer-info">
<li id="footer-info-lastmod"> This page was last modified on 11 January 2017, at 03:26.</li>
<li id="footer-info-copyright">Text is available under the <a href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License" rel="license">Creative Commons Attribution-ShareAlike License</a><a href="//creativecommons.org/licenses/by-sa/3.0/" rel="license" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>
<ul id="footer-places">
<li id="footer-places-privacy"><a class="extiw" href="https://wikimediafoundation.org/wiki/Privacy_policy" title="wmf:Privacy policy">Privacy policy</a></li>
<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
<li id="footer-places-cookiestatement"><a href="https://wikimediafoundation.org/wiki/Cookie_statement">Cookie statement</a></li>
<li id="footer-places-mobileview"><a class="noprint stopMobileRedirectToggle" href="//en.m.wikipedia.org/w/index.php?title=DDR3_SDRAM&amp;mobileaction=toggle_view_mobile">Mobile view</a></li>
</ul>
<ul class="noprint" id="footer-icons">
<li id="footer-copyrightico">
<a href="https://wikimediafoundation.org/"><img alt="Wikimedia Foundation" height="31" src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88"/></a> </li>
<li id="footer-poweredbyico">
<a href="//www.mediawiki.org/"><img alt="Powered by MediaWiki" height="31" src="/static/images/poweredby_mediawiki_88x31.png" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88"/></a> </li>
</ul>
<div style="clear:both"></div>
</div>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":73,"wgHostname":"mw1184"});});</script>
</body>
</html>
