#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 10 16:11:59 2023
# Process ID: 11384
# Current directory: C:/Users/86134/Desktop/lab/SingleCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16688 C:\Users\86134\Desktop\lab\SingleCycleCPU\SingleCycleCPU.xpr
# Log file: C:/Users/86134/Desktop/lab/SingleCycleCPU/vivado.log
# Journal file: C:/Users/86134/Desktop/lab/SingleCycleCPU\vivado.jou
# Running On: LAPTOP-R672LTNG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 8278 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 1156.195 ; gain = 362.691
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1163.773 ; gain = 7.578
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1163.773 ; gain = 7.578
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simulation/cpu/rf/regfile}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.875 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simulation/cpu/immediate}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1176.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.254 ; gain = 3.293
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/simulation/cpu/rf/regfile[0]}} {{/simulation/cpu/rf/regfile[1]}} {{/simulation/cpu/rf/regfile[2]}} {{/simulation/cpu/rf/regfile[3]}} {{/simulation/cpu/rf/regfile[4]}} {{/simulation/cpu/rf/regfile[5]}} {{/simulation/cpu/rf/regfile[6]}} {{/simulation/cpu/rf/regfile[7]}} {{/simulation/cpu/rf/regfile[8]}} {{/simulation/cpu/rf/regfile[9]}} {{/simulation/cpu/rf/regfile[10]}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.254 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/simulation/cpu/CTRL}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.254 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.254 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/simulation/cpu/CTRL}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.254 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Top.dcp to C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 10 16:30:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/runme.log
[Wed May 10 16:30:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/impl_1/runme.log
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/simulation/cpu/rf/regfile}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.434 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/simulation/cpu/immediate}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1198.434 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/simulation/cpu/alu}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.523 ; gain = 0.605
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1202.012 ; gain = 0.320
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.164 ; gain = 2.070
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.164 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed May 10 16:48:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/DM.dcp' for cell 'memory/dm'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/IM.dcp' for cell 'memory/im'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1602.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/constraints.xdc]
Finished Parsing XDC File [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1685.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.125 ; gain = 638.281
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in simulation.memory.dm.inst at time               735000 ns: 
Reading from out-of-range address. Max address in simulation.memory.dm.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2257.945 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in simulation.memory.dm.inst at time               735000 ns: 
Reading from out-of-range address. Max address in simulation.memory.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2257.945 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 10 16:51:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/runme.log
[Wed May 10 16:51:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/impl_1/runme.log
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/simulation/cpu/branch}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/simulation/cpu/npc_sel}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in simulation.memory.dm.inst at time               735000 ns: 
Reading from out-of-range address. Max address in simulation.memory.dm.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.789 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/simulation/cpu/rf}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/simulation/cpu/branch}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.789 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 10 17:02:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/runme.log
[Wed May 10 17:02:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.789 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.789 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 10 17:13:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/runme.log
[Wed May 10 17:13:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 10 17:21:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/runme.log
[Wed May 10 17:21:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.789 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.789 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/simulation/cpu/reg_write_sel}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.789 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/simulation/cpu/mem_rd}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.789 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2334.789 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/simulation/cpu/reg_write_sel}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/simulation/cpu/mem_rd}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:169]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_dout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:160]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.789 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.789 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.789 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.789 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'check_data' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src0' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2953.621 ; gain = 0.000
run 100 us
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 10 18:10:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/runme.log
[Wed May 10 18:10:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 18:15:53 2023...
