Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Jun  9 23:52:17 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 173 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.988        0.000                      0                  612        0.121        0.000                      0                  612        0.511        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 5.000}        10.000          100.000         
  CLKFBIN                       {0.000 5.000}        10.000          100.000         
  CLK_SPI_O                     {0.000 5.000}        10.000          100.000         
    clk_div                     {0.000 20.000}       40.000          25.000          
  clk_A                         {0.000 31.220}       62.439          16.016          
  clk_feedback                  {0.000 5.000}        10.000          100.000         
  clock_pixel_unbuffered        {0.000 6.667}        13.333          75.000          
    clk_feedback_1              {0.000 6.667}        13.333          75.000          
    clock_x5pixel_unbuffered_1  {0.000 1.333}        2.667           375.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                                         8.751        0.000                       0                     2  
  CLK_SPI_O                           5.988        0.000                      0                   46        0.146        0.000                      0                   46        4.500        0.000                       0                    44  
    clk_div                                                                                                                                                                      38.333        0.000                       0                     2  
  clk_A                              55.160        0.000                      0                  363        0.121        0.000                      0                  363       30.720        0.000                       0                   179  
  clk_feedback                                                                                                                                                                    8.751        0.000                       0                     2  
  clock_pixel_unbuffered              6.031        0.000                      0                  195        0.128        0.000                      0                  195        3.667        0.000                       0                   125  
    clk_feedback_1                                                                                                                                                               12.084        0.000                       0                     2  
    clock_x5pixel_unbuffered_1                                                                                                                                                    0.511        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_SPI_O     clk_div             7.253        0.000                      0                    8        0.294        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_SPI_O
  To Clock:  CLK_SPI_O

Setup :            0  Failing Endpoints,  Worst Slack        5.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 2.578ns (65.213%)  route 1.375ns (34.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[3]
                         net (fo=1, routed)           1.375    10.085    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[3]
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.209 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1/O
                         net (fo=1, routed)           0.000    10.209    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)        0.031    16.197    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 2.578ns (66.735%)  route 1.285ns (33.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[11]
                         net (fo=1, routed)           1.285     9.995    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[11]
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.119 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[11]_i_1/O
                         net (fo=1, routed)           0.000    10.119    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[11]
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X34Y4          FDRE (Setup_fdre_C_D)        0.029    16.195    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 2.578ns (67.147%)  route 1.261ns (32.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 15.798 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[6]
                         net (fo=1, routed)           1.261     9.971    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[6]
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124    10.095 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1/O
                         net (fo=1, routed)           0.000    10.095    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.515    15.798    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                         clock pessimism              0.441    16.239    
                         clock uncertainty           -0.073    16.167    
    SLICE_X35Y0          FDRE (Setup_fdre_C_D)        0.031    16.198    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]
  -------------------------------------------------------------------
                         required time                         16.198    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 2.578ns (67.619%)  route 1.235ns (32.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 15.798 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[18]
                         net (fo=1, routed)           1.235     9.944    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[18]
    SLICE_X36Y0          LUT4 (Prop_lut4_I3_O)        0.124    10.068 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[18]_i_1/O
                         net (fo=1, routed)           0.000    10.068    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[18]
    SLICE_X36Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.515    15.798    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X36Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]/C
                         clock pessimism              0.441    16.239    
                         clock uncertainty           -0.073    16.167    
    SLICE_X36Y0          FDRE (Setup_fdre_C_D)        0.077    16.244    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]
  -------------------------------------------------------------------
                         required time                         16.244    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 2.578ns (68.829%)  route 1.167ns (31.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[1]
                         net (fo=1, routed)           1.167     9.877    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[1]
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.001 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1/O
                         net (fo=1, routed)           0.000    10.001    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)        0.029    16.195    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 2.578ns (69.604%)  route 1.126ns (30.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 15.798 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[12]
                         net (fo=1, routed)           1.126     9.835    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[12]
    SLICE_X34Y0          LUT4 (Prop_lut4_I3_O)        0.124     9.959 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[12]_i_1/O
                         net (fo=1, routed)           0.000     9.959    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[12]
    SLICE_X34Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.515    15.798    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/C
                         clock pessimism              0.441    16.239    
                         clock uncertainty           -0.073    16.167    
    SLICE_X34Y0          FDRE (Setup_fdre_C_D)        0.029    16.196    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]
  -------------------------------------------------------------------
                         required time                         16.196    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 2.578ns (69.778%)  route 1.117ns (30.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 15.798 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[17]
                         net (fo=1, routed)           1.117     9.826    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[17]
    SLICE_X35Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.950 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[17]_i_1/O
                         net (fo=1, routed)           0.000     9.950    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[17]
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.515    15.798    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/C
                         clock pessimism              0.441    16.239    
                         clock uncertainty           -0.073    16.167    
    SLICE_X35Y1          FDRE (Setup_fdre_C_D)        0.029    16.196    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]
  -------------------------------------------------------------------
                         required time                         16.196    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 2.578ns (69.878%)  route 1.111ns (30.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[7]
                         net (fo=1, routed)           1.111     9.821    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[7]
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.945 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2/O
                         net (fo=1, routed)           0.000     9.945    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2_n_0
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)        0.032    16.198    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]
  -------------------------------------------------------------------
                         required time                         16.198    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 2.578ns (69.878%)  route 1.111ns (30.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[29]
                         net (fo=1, routed)           1.111     9.821    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[29]
    SLICE_X35Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.945 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[29]_i_1/O
                         net (fo=1, routed)           0.000     9.945    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[29]
    SLICE_X35Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X35Y5          FDRE (Setup_fdre_C_D)        0.032    16.198    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]
  -------------------------------------------------------------------
                         required time                         16.198    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 2.578ns (70.140%)  route 1.097ns (29.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[19]
                         net (fo=1, routed)           1.097     9.807    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[19]
    SLICE_X35Y3          LUT4 (Prop_lut4_I3_O)        0.124     9.931 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[19]_i_1/O
                         net (fo=1, routed)           0.000     9.931    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[19]
    SLICE_X35Y3          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.514    15.797    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y3          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
                         clock pessimism              0.441    16.238    
                         clock uncertainty           -0.073    16.166    
    SLICE_X35Y3          FDRE (Setup_fdre_C_D)        0.029    16.195    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  6.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]/Q
                         net (fo=2, routed)           0.065     2.093    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[15]
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.138 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2/O
                         net (fo=1, routed)           0.000     2.138    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2_n_0
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.863     2.494    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                         clock pessimism             -0.594     1.900    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.092     1.992    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.358%)  route 0.112ns (37.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/Q
                         net (fo=2, routed)           0.112     2.141    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[10]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.045     2.186 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[2]_i_1/O
                         net (fo=1, routed)           0.000     2.186    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[2]_i_1_n_0
    SLICE_X36Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X36Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                         clock pessimism             -0.591     1.904    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.120     2.024    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/Q
                         net (fo=2, routed)           0.097     2.126    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[12]
    SLICE_X35Y0          LUT6 (Prop_lut6_I3_O)        0.045     2.171 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1/O
                         net (fo=1, routed)           0.000     2.171    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                         clock pessimism             -0.594     1.901    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.091     1.992    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/Q
                         net (fo=2, routed)           0.098     2.126    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[11]
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.171 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1/O
                         net (fo=1, routed)           0.000     2.171    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.863     2.494    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                         clock pessimism             -0.594     1.900    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.092     1.992    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.737%)  route 0.115ns (38.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[30]/Q
                         net (fo=2, routed)           0.115     2.144    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[30]
    SLICE_X35Y0          LUT6 (Prop_lut6_I0_O)        0.045     2.189 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1/O
                         net (fo=1, routed)           0.000     2.189    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                         clock pessimism             -0.591     1.904    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.092     1.996    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.081%)  route 0.107ns (33.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X36Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.164     2.051 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[9]/Q
                         net (fo=2, routed)           0.107     2.158    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[9]
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.203 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1/O
                         net (fo=1, routed)           0.000     2.203    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.863     2.494    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                         clock pessimism             -0.591     1.903    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.091     1.994    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.312%)  route 0.150ns (44.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[24]/Q
                         net (fo=2, routed)           0.150     2.179    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[24]
    SLICE_X35Y0          LUT6 (Prop_lut6_I0_O)        0.045     2.224 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[0]_i_1/O
                         net (fo=1, routed)           0.000     2.224    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[0]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                         clock pessimism             -0.591     1.904    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.092     1.996    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/Q
                         net (fo=2, routed)           0.168     2.197    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[17]
    SLICE_X35Y1          LUT4 (Prop_lut4_I1_O)        0.045     2.242 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[17]_i_1/O
                         net (fo=1, routed)           0.000     2.242    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[17]
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/C
                         clock pessimism             -0.607     1.888    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.091     1.979    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y3          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/Q
                         net (fo=2, routed)           0.168     2.196    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[19]
    SLICE_X35Y3          LUT4 (Prop_lut4_I1_O)        0.045     2.241 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[19]_i_1/O
                         net (fo=1, routed)           0.000     2.241    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[19]
    SLICE_X35Y3          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.863     2.494    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y3          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
                         clock pessimism             -0.607     1.887    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.091     1.978    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X36Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDRE (Prop_fdre_C_Q)         0.164     2.052 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]/Q
                         net (fo=2, routed)           0.175     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[18]
    SLICE_X36Y0          LUT4 (Prop_lut4_I1_O)        0.045     2.272 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[18]_i_1/O
                         net (fo=1, routed)           0.000     2.272    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[18]
    SLICE_X36Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X36Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]/C
                         clock pessimism             -0.607     1.888    
    SLICE_X36Y0          FDRE (Hold_fdre_C_D)         0.120     2.008    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_SPI_O
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y5      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y23     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_SCLK_inst/CLK
Min Period        n/a     BUFR/I              n/a            1.666         10.000      8.334      BUFR_X1Y0        FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y0      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y0      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y0      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y0      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y0      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y0      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y0      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y0      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y5   FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y23  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_SCLK_inst/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_A
  To Clock:  clk_A

Setup :            0  Failing Endpoints,  Worst Slack       55.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.160ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 1.440ns (20.745%)  route 5.501ns (79.254%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.566     6.210    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y10         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456     6.666 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=15, routed)          1.395     8.061    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X31Y8          LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=25, routed)          1.011     9.224    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.352     9.576 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=2, routed)           0.629    10.205    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.328    10.533 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_2/O
                         net (fo=10, routed)          1.759    12.292    FPGA1_inst/QLINK1/DECODE/adr[4]_i_2_n_0
    SLICE_X33Y1          LUT3 (Prop_lut3_I0_O)        0.152    12.444 r  FPGA1_inst/QLINK1/DECODE/data32[4]_i_1/O
                         net (fo=1, routed)           0.707    13.151    FPGA1_inst/QLINK1/DECODE_n_45
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y3          FDRE (Setup_fdre_C_D)       -0.269    68.312    FPGA1_inst/QLINK1/data32_reg[4]
  -------------------------------------------------------------------
                         required time                         68.312    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                 55.160    

Slack (MET) :             55.261ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.440ns (21.184%)  route 5.357ns (78.816%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 68.171 - 62.439 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.566     6.210    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y10         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456     6.666 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=15, routed)          1.395     8.061    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X31Y8          LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=25, routed)          1.011     9.224    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.352     9.576 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=2, routed)           0.574    10.151    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.328    10.479 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.736    12.214    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X29Y2          LUT3 (Prop_lut3_I0_O)        0.152    12.366 r  FPGA1_inst/QLINK1/DECODE/data32[2]_i_1/O
                         net (fo=1, routed)           0.641    13.008    FPGA1_inst/QLINK1/DECODE_n_47
    SLICE_X30Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.449    68.171    FPGA1_inst/QLINK1/CLK
    SLICE_X30Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[2]/C
                         clock pessimism              0.441    68.612    
                         clock uncertainty           -0.096    68.516    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)       -0.247    68.269    FPGA1_inst/QLINK1/data32_reg[2]
  -------------------------------------------------------------------
                         required time                         68.269    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                 55.261    

Slack (MET) :             55.267ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 1.434ns (21.173%)  route 5.339ns (78.827%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 68.170 - 62.439 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.566     6.210    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y10         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456     6.666 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=15, routed)          1.395     8.061    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X31Y8          LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=25, routed)          1.011     9.224    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.352     9.576 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=2, routed)           0.629    10.205    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.328    10.533 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_2/O
                         net (fo=10, routed)          1.944    12.477    FPGA1_inst/QLINK1/DECODE/adr[4]_i_2_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.146    12.623 r  FPGA1_inst/QLINK1/DECODE/data32[16]_i_1/O
                         net (fo=1, routed)           0.360    12.983    FPGA1_inst/QLINK1/DECODE_n_33
    SLICE_X31Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.448    68.170    FPGA1_inst/QLINK1/CLK
    SLICE_X31Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[16]/C
                         clock pessimism              0.441    68.611    
                         clock uncertainty           -0.096    68.515    
    SLICE_X31Y3          FDRE (Setup_fdre_C_D)       -0.265    68.250    FPGA1_inst/QLINK1/data32_reg[16]
  -------------------------------------------------------------------
                         required time                         68.250    
                         arrival time                         -12.983    
  -------------------------------------------------------------------
                         slack                                 55.267    

Slack (MET) :             55.345ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.434ns (21.433%)  route 5.257ns (78.567%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 68.172 - 62.439 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.566     6.210    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y10         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456     6.666 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=15, routed)          1.395     8.061    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X31Y8          LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=25, routed)          1.011     9.224    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.352     9.576 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=2, routed)           0.574    10.151    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.328    10.479 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.753    12.232    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.146    12.378 r  FPGA1_inst/QLINK1/DECODE/data32[30]_i_1/O
                         net (fo=1, routed)           0.523    12.901    FPGA1_inst/QLINK1/DECODE_n_19
    SLICE_X33Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.450    68.172    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/C
                         clock pessimism              0.455    68.627    
                         clock uncertainty           -0.096    68.531    
    SLICE_X33Y2          FDRE (Setup_fdre_C_D)       -0.285    68.246    FPGA1_inst/QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         68.246    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                 55.345    

Slack (MET) :             55.446ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.441ns (21.647%)  route 5.216ns (78.353%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.566     6.210    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y10         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456     6.666 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=15, routed)          1.395     8.061    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X31Y8          LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=25, routed)          1.011     9.224    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.352     9.576 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=2, routed)           0.574    10.151    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.328    10.479 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.526    12.005    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.153    12.158 r  FPGA1_inst/QLINK1/DECODE/data32[6]_i_1/O
                         net (fo=1, routed)           0.709    12.867    FPGA1_inst/QLINK1/DECODE_n_43
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y3          FDRE (Setup_fdre_C_D)       -0.268    68.313    FPGA1_inst/QLINK1/data32_reg[6]
  -------------------------------------------------------------------
                         required time                         68.313    
                         arrival time                         -12.867    
  -------------------------------------------------------------------
                         slack                                 55.446    

Slack (MET) :             55.807ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.406ns (22.516%)  route 4.838ns (77.484%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 68.172 - 62.439 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.566     6.210    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y10         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456     6.666 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=15, routed)          1.395     8.061    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X31Y8          LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=25, routed)          1.011     9.224    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.352     9.576 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=2, routed)           0.629    10.205    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.328    10.533 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_2/O
                         net (fo=10, routed)          1.324    11.857    FPGA1_inst/QLINK1/DECODE/adr[4]_i_2_n_0
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.118    11.975 r  FPGA1_inst/QLINK1/DECODE/data32[28]_i_1/O
                         net (fo=1, routed)           0.479    12.455    FPGA1_inst/QLINK1/DECODE_n_21
    SLICE_X33Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.450    68.172    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[28]/C
                         clock pessimism              0.455    68.627    
                         clock uncertainty           -0.096    68.531    
    SLICE_X33Y2          FDRE (Setup_fdre_C_D)       -0.269    68.262    FPGA1_inst/QLINK1/data32_reg[28]
  -------------------------------------------------------------------
                         required time                         68.262    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                 55.807    

Slack (MET) :             55.878ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.980ns (15.739%)  route 5.247ns (84.261%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.566     6.210    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y10         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456     6.666 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=15, routed)          1.363     8.029    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I3_O)        0.124     8.153 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_3/O
                         net (fo=3, routed)           1.033     9.185    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_3_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.309 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_6/O
                         net (fo=2, routed)           0.621     9.930    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_6_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.054 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.674    11.728    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I0_O)        0.152    11.880 r  FPGA1_inst/QLINK1/DECODE/data32[7]_i_2/O
                         net (fo=1, routed)           0.557    12.437    FPGA1_inst/QLINK1/DECODE_n_42
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[7]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y3          FDRE (Setup_fdre_C_D)       -0.266    68.315    FPGA1_inst/QLINK1/data32_reg[7]
  -------------------------------------------------------------------
                         required time                         68.315    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                 55.878    

Slack (MET) :             55.961ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.440ns (23.620%)  route 4.657ns (76.380%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 68.170 - 62.439 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.566     6.210    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y10         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456     6.666 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=15, routed)          1.395     8.061    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X31Y8          LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=25, routed)          1.011     9.224    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.352     9.576 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=2, routed)           0.629    10.205    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.328    10.533 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_2/O
                         net (fo=10, routed)          1.288    11.821    FPGA1_inst/QLINK1/DECODE/adr[4]_i_2_n_0
    SLICE_X31Y2          LUT3 (Prop_lut3_I0_O)        0.152    11.973 r  FPGA1_inst/QLINK1/DECODE/data32[8]_i_1/O
                         net (fo=1, routed)           0.334    12.307    FPGA1_inst/QLINK1/DECODE_n_41
    SLICE_X30Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.448    68.170    FPGA1_inst/QLINK1/CLK
    SLICE_X30Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[8]/C
                         clock pessimism              0.441    68.611    
                         clock uncertainty           -0.096    68.515    
    SLICE_X30Y3          FDRE (Setup_fdre_C_D)       -0.247    68.268    FPGA1_inst/QLINK1/data32_reg[8]
  -------------------------------------------------------------------
                         required time                         68.268    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 55.961    

Slack (MET) :             55.968ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.952ns (15.485%)  route 5.196ns (84.515%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 68.172 - 62.439 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.566     6.210    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y10         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456     6.666 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=15, routed)          1.363     8.029    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I3_O)        0.124     8.153 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_3/O
                         net (fo=3, routed)           1.033     9.185    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_3_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.309 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_6/O
                         net (fo=2, routed)           0.621     9.930    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_6_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.054 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.231    11.285    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X31Y4          LUT5 (Prop_lut5_I1_O)        0.124    11.409 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           0.949    12.358    FPGA1_inst/QLINK1/DECODE_n_58
    SLICE_X33Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.450    68.172    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[28]/C
                         clock pessimism              0.455    68.627    
                         clock uncertainty           -0.096    68.531    
    SLICE_X33Y2          FDRE (Setup_fdre_C_CE)      -0.205    68.326    FPGA1_inst/QLINK1/data32_reg[28]
  -------------------------------------------------------------------
                         required time                         68.326    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                 55.968    

Slack (MET) :             55.968ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.952ns (15.485%)  route 5.196ns (84.515%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 68.172 - 62.439 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.566     6.210    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X33Y10         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456     6.666 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=15, routed)          1.363     8.029    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I3_O)        0.124     8.153 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_3/O
                         net (fo=3, routed)           1.033     9.185    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_3_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.309 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_6/O
                         net (fo=2, routed)           0.621     9.930    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_6_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.054 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.231    11.285    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X31Y4          LUT5 (Prop_lut5_I1_O)        0.124    11.409 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           0.949    12.358    FPGA1_inst/QLINK1/DECODE_n_58
    SLICE_X33Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.450    68.172    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/C
                         clock pessimism              0.455    68.627    
                         clock uncertainty           -0.096    68.531    
    SLICE_X33Y2          FDRE (Setup_fdre_C_CE)      -0.205    68.326    FPGA1_inst/QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         68.326    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                 55.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.095%)  route 0.328ns (69.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.887    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/QLINK1/data32_reg[4]/Q
                         net (fo=4, routed)           0.328     2.356    FPGA1_inst/RAM_inst0/data32_reg[31]_0[4]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.235    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.754%)  route 0.349ns (71.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.887    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/QLINK1/data32_reg[6]/Q
                         net (fo=6, routed)           0.349     2.377    FPGA1_inst/RAM_inst0/data32_reg[31]_0[6]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.235    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.764%)  route 0.116ns (45.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.593     1.888    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y6          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/Q
                         net (fo=1, routed)           0.116     2.145    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][2]
    SLICE_X36Y6          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.863     2.494    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X36Y6          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[2]/C
                         clock pessimism             -0.570     1.924    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.076     2.000    FPGA1_inst/QLINK1/ENCODE/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.790%)  route 0.126ns (47.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.887    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y9          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/QLINK1/clk_cnt_reg[26]/Q
                         net (fo=2, routed)           0.126     2.154    FPGA1_inst/QLINK1/clk_cnt_reg[26]
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.862     2.493    FPGA1_inst/QLINK1/CLK
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[26]/C
                         clock pessimism             -0.570     1.923    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.070     1.993    FPGA1_inst/QLINK1/timestamp_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.887    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y9          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/QLINK1/clk_cnt_reg[24]/Q
                         net (fo=2, routed)           0.127     2.155    FPGA1_inst/QLINK1/clk_cnt_reg[24]
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.862     2.493    FPGA1_inst/QLINK1/CLK
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[24]/C
                         clock pessimism             -0.570     1.923    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.070     1.993    FPGA1_inst/QLINK1/timestamp_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.564     1.859    FPGA1_inst/QLINK1/CLK
    SLICE_X31Y7          FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     2.000 r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[14]/Q
                         net (fo=5, routed)           0.110     2.110    FPGA1_inst/QLINK1/DECODE/out[14]
    SLICE_X30Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.155 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[15]_i_1/O
                         net (fo=1, routed)           0.000     2.155    FPGA1_inst/QLINK1/DECODE_n_2
    SLICE_X30Y7          FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.834     2.465    FPGA1_inst/QLINK1/CLK
    SLICE_X30Y7          FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[15]/C
                         clock pessimism             -0.593     1.872    
    SLICE_X30Y7          FDRE (Hold_fdre_C_D)         0.120     1.992    FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.887    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y9          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/QLINK1/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.127     2.155    FPGA1_inst/QLINK1/clk_cnt_reg[25]
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.862     2.493    FPGA1_inst/QLINK1/CLK
    SLICE_X37Y8          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[25]/C
                         clock pessimism             -0.570     1.923    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.066     1.989    FPGA1_inst/QLINK1/timestamp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.593     1.888    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y6          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[5]/Q
                         net (fo=1, routed)           0.120     2.149    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][5]
    SLICE_X36Y6          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.863     2.494    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X36Y6          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[5]/C
                         clock pessimism             -0.570     1.924    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.053     1.977    FPGA1_inst/QLINK1/ENCODE/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.886    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y10         FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     2.027 r  FPGA1_inst/QLINK1/clk_cnt_reg[30]/Q
                         net (fo=2, routed)           0.121     2.148    FPGA1_inst/QLINK1/clk_cnt_reg[30]
    SLICE_X38Y9          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.863     2.494    FPGA1_inst/QLINK1/CLK
    SLICE_X38Y9          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[30]/C
                         clock pessimism             -0.591     1.903    
    SLICE_X38Y9          FDRE (Hold_fdre_C_D)         0.070     1.973    FPGA1_inst/QLINK1/timestamp_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.887    FPGA1_inst/QLINK1/CLK
    SLICE_X37Y5          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/Q
                         net (fo=1, routed)           0.112     2.140    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][4]
    SLICE_X36Y6          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.863     2.494    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X36Y6          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[4]/C
                         clock pessimism             -0.591     1.903    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.060     1.963    FPGA1_inst/QLINK1/ENCODE/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_A
Waveform(ns):       { 0.000 31.220 }
Period(ns):         62.439
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X2Y0      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X1Y0      RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.439      60.284     BUFGCTRL_X0Y2    FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         62.439      61.190     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X30Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X32Y5      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X32Y5      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X31Y4      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X32Y4      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.439      150.921    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X30Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X34Y6      FPGA1_inst/QLINK1/nxt_char_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X37Y6      FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X37Y6      FPGA1_inst/QLINK1/nxt_char_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X34Y6      FPGA1_inst/QLINK1/nxt_char_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X37Y6      FPGA1_inst/QLINK1/nxt_char_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X36Y3      FPGA1_inst/QLINK1/wr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X39Y9      FPGA1_inst/QLINK1/clk_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X39Y9      FPGA1_inst/QLINK1/clk_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X30Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y5      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y5      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y4      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y4      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y6      FPGA1_inst/QLINK1/adr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y6      FPGA1_inst/QLINK1/adr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y6      FPGA1_inst/QLINK1/adr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y6      FPGA1_inst/QLINK1/adr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_pixel_unbuffered
  To Clock:  clock_pixel_unbuffered

Setup :            0  Failing Endpoints,  Worst Slack        6.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 4.518ns (63.004%)  route 2.653ns (36.996%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.485ns = ( 21.818 - 13.333 ) 
    Source Clock Delay      (SCD):    9.323ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.608     9.323    FPGA2_inst/RAM_inst1/O_buff_clkpixel
    RAMB36_X1Y1          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    11.777 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=4, routed)           1.000    12.777    FPGA2_inst/RAM_inst1/DOADO[13]
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.124    12.901 r  FPGA2_inst/RAM_inst1/r_out3_carry_i_17/O
                         net (fo=1, routed)           0.000    12.901    FPGA2_inst/RAM_inst1/r_out3_carry_i_17_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  FPGA2_inst/RAM_inst1/r_out3_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.433    FPGA2_inst/RAM_inst1/r_out3_carry_i_10_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  FPGA2_inst/RAM_inst1/r_out3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.547    FPGA2_inst/RAM_inst1/r_out3_carry_i_9_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.881 r  FPGA2_inst/RAM_inst1/r_out3_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.806    14.687    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X26Y4          LUT4 (Prop_lut4_I3_O)        0.303    14.990 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out3_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.990    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_0[1]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.523 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.847    16.370    FPGA2_inst/RAM_inst1/queue_reg[15][hCounter][11][0]
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.124    16.494 r  FPGA2_inst/RAM_inst1/r_out[1]_i_1/O
                         net (fo=1, routed)           0.000    16.494    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]_3
    SLICE_X27Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.447    21.818    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X27Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/C
                         clock pessimism              0.757    22.575    
                         clock uncertainty           -0.080    22.496    
    SLICE_X27Y7          FDRE (Setup_fdre_C_D)        0.029    22.525    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         22.525    
                         arrival time                         -16.494    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.774ns (40.105%)  route 2.649ns (59.895%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.548ns = ( 21.881 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/Q
                         net (fo=7, routed)           0.825    10.560    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.684 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.684    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/i__carry_i_7__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.234 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.234    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__1/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.505 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.611    12.116    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp2_in
    SLICE_X22Y8          LUT2 (Prop_lut2_I1_O)        0.373    12.489 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15_i_1/O
                         net (fo=1, routed)           1.214    13.702    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15_i_1_n_0
    SLICE_X2Y8           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.510    21.881    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X2Y8           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
                         clock pessimism              0.685    22.566    
                         clock uncertainty           -0.080    22.487    
    SLICE_X2Y8           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    22.457    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15
  -------------------------------------------------------------------
                         required time                         22.457    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  8.754    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.828ns (21.764%)  route 2.976ns (78.236%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           1.026    10.761    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X22Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.885 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.556    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.680 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.620    12.300    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.424 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.660    13.084    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X19Y3          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y3          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/C
                         clock pessimism              0.757    22.571    
                         clock uncertainty           -0.080    22.492    
    SLICE_X19Y3          FDRE (Setup_fdre_C_R)       -0.429    22.063    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.828ns (21.764%)  route 2.976ns (78.236%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           1.026    10.761    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X22Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.885 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.556    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.680 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.620    12.300    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.424 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.660    13.084    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X19Y3          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y3          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/C
                         clock pessimism              0.757    22.571    
                         clock uncertainty           -0.080    22.492    
    SLICE_X19Y3          FDRE (Setup_fdre_C_R)       -0.429    22.063    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.828ns (21.764%)  route 2.976ns (78.236%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           1.026    10.761    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X22Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.885 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.556    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.680 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.620    12.300    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.424 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.660    13.084    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X19Y3          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y3          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]/C
                         clock pessimism              0.757    22.571    
                         clock uncertainty           -0.080    22.492    
    SLICE_X19Y3          FDRE (Setup_fdre_C_R)       -0.429    22.063    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.828ns (21.764%)  route 2.976ns (78.236%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           1.026    10.761    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X22Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.885 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.556    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.680 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.620    12.300    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.424 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.660    13.084    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X19Y3          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y3          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/C
                         clock pessimism              0.757    22.571    
                         clock uncertainty           -0.080    22.492    
    SLICE_X19Y3          FDRE (Setup_fdre_C_R)       -0.429    22.063    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.237ns (29.628%)  route 2.938ns (70.372%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.548ns = ( 21.881 - 13.333 ) 
    Source Clock Delay      (SCD):    9.277ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.562     9.277    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.456     9.733 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/Q
                         net (fo=8, routed)           0.707    10.440    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124    10.564 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_13/O
                         net (fo=1, routed)           0.000    10.564    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_13_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.097 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_3/CO[3]
                         net (fo=1, routed)           1.040    12.137    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp
    SLICE_X18Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.261 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_1/O
                         net (fo=1, routed)           1.191    13.452    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_1_n_0
    SLICE_X2Y8           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.510    21.881    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X2Y8           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
                         clock pessimism              0.685    22.566    
                         clock uncertainty           -0.080    22.487    
    SLICE_X2Y8           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    22.443    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15
  -------------------------------------------------------------------
                         required time                         22.443    
                         arrival time                         -13.452    
  -------------------------------------------------------------------
                         slack                                  8.990    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.828ns (21.903%)  route 2.952ns (78.097%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           1.026    10.761    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X22Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.885 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.556    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.680 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.620    12.300    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.424 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.636    13.059    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X19Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/C
                         clock pessimism              0.757    22.571    
                         clock uncertainty           -0.080    22.492    
    SLICE_X19Y4          FDRE (Setup_fdre_C_R)       -0.429    22.063    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  9.003    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.828ns (21.903%)  route 2.952ns (78.097%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           1.026    10.761    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X22Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.885 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.556    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.680 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.620    12.300    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.424 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.636    13.059    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X19Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/C
                         clock pessimism              0.757    22.571    
                         clock uncertainty           -0.080    22.492    
    SLICE_X19Y4          FDRE (Setup_fdre_C_R)       -0.429    22.063    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  9.003    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.828ns (21.903%)  route 2.952ns (78.097%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           1.026    10.761    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X22Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.885 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.670    11.556    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X22Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.680 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.620    12.300    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.424 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.636    13.059    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X19Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/C
                         clock pessimism              0.757    22.571    
                         clock uncertainty           -0.080    22.492    
    SLICE_X19Y4          FDRE (Setup_fdre_C_R)       -0.429    22.063    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  9.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.062    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     3.203 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[8]/Q
                         net (fo=1, routed)           0.058     3.261    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_0
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     4.021    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]/C
                         clock pessimism             -0.959     3.062    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.071     3.133    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.062    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     3.203 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/Q
                         net (fo=1, routed)           0.065     3.269    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_0
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     4.021    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/C
                         clock pessimism             -0.959     3.062    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.075     3.137    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.186%)  route 0.152ns (51.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.560     3.032    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y5          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDRE (Prop_fdre_C_Q)         0.141     3.173 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/Q
                         net (fo=7, routed)           0.152     3.325    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.832     3.992    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/CLK
                         clock pessimism             -0.922     3.070    
    SLICE_X22Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     3.178    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.390%)  route 0.150ns (51.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.560     3.032    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y5          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDRE (Prop_fdre_C_Q)         0.141     3.173 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/Q
                         net (fo=7, routed)           0.150     3.324    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.832     3.992    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/CLK
                         clock pessimism             -0.922     3.070    
    SLICE_X22Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     3.164    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.943ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.062    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X1Y8           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDSE (Prop_fdse_C_Q)         0.141     3.203 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/Q
                         net (fo=1, routed)           0.110     3.313    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_1
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     4.021    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/C
                         clock pessimism             -0.943     3.078    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.066     3.144    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.943ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.062    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X1Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     3.203 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[0]/Q
                         net (fo=1, routed)           0.116     3.319    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_2
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     4.021    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]/C
                         clock pessimism             -0.943     3.078    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.070     3.148    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.943ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.587     3.059    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X0Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.141     3.200 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/Q
                         net (fo=1, routed)           0.114     3.314    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_2
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.856     4.016    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/C
                         clock pessimism             -0.943     3.073    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.066     3.139    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.943ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.587     3.059    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X0Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     3.200 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[0]/Q
                         net (fo=1, routed)           0.121     3.322    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_3
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.856     4.016    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]/C
                         clock pessimism             -0.943     3.073    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.070     3.143    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.472%)  route 0.191ns (57.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.560     3.032    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y5          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDRE (Prop_fdre_C_Q)         0.141     3.173 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/Q
                         net (fo=9, routed)           0.191     3.364    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.832     3.992    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14/CLK
                         clock pessimism             -0.922     3.070    
    SLICE_X22Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.179    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.922ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.560     3.032    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X19Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     3.173 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/Q
                         net (fo=8, routed)           0.275     3.448    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]
    SLICE_X22Y6          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.832     3.992    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y6          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/CLK
                         clock pessimism             -0.922     3.070    
    SLICE_X22Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.253    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_pixel_unbuffered
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y1      FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.333      86.667     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X2Y8       FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback_1
  To Clock:  clk_feedback_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.333      12.084     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.333      12.084     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.333      86.667     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_x5pixel_unbuffered_1
  To Clock:  clock_x5pixel_unbuffered_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_x5pixel_unbuffered_1
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.667       0.511      BUFGCTRL_X0Y16   FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/BUFG_pclockx5/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_SPI_O
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack        7.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.324ns  (logic 0.456ns (34.454%)  route 0.868ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/Q
                         net (fo=1, routed)           0.868    37.601    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D7
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.601    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.285%)  route 0.836ns (64.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/Q
                         net (fo=1, routed)           0.836    37.569    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D5
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.569    
  -------------------------------------------------------------------
                         slack                                  7.284    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.267ns  (logic 0.518ns (40.868%)  route 0.749ns (59.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X36Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.518    36.795 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/Q
                         net (fo=1, routed)           0.749    37.545    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D3
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.545    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.460%)  route 0.730ns (61.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/Q
                         net (fo=1, routed)           0.730    37.463    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D1
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.463    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.978%)  route 0.657ns (59.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.276ns = ( 36.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.632    36.276    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456    36.732 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/Q
                         net (fo=1, routed)           0.657    37.389    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D6
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.389    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.978%)  route 0.657ns (59.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.276ns = ( 36.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.632    36.276    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456    36.732 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/Q
                         net (fo=1, routed)           0.657    37.389    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D8
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.389    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        0.987ns  (logic 0.456ns (46.206%)  route 0.531ns (53.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.276ns = ( 36.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.632    36.276    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456    36.732 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/Q
                         net (fo=1, routed)           0.531    37.263    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D2
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.263    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        0.987ns  (logic 0.456ns (46.206%)  route 0.531ns (53.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.276ns = ( 36.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.632    36.276    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456    36.732 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/Q
                         net (fo=1, routed)           0.531    37.263    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D4
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.263    
  -------------------------------------------------------------------
                         slack                                  7.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.856%)  route 0.222ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/Q
                         net (fo=1, routed)           0.222     2.250    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D2
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.856%)  route 0.222ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/Q
                         net (fo=1, routed)           0.222     2.250    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D4
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.193%)  route 0.284ns (66.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/Q
                         net (fo=1, routed)           0.284     2.312    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D6
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.193%)  route 0.284ns (66.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.887    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y4          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     2.028 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/Q
                         net (fo=1, routed)           0.284     2.312    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D8
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.412%)  route 0.323ns (69.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/Q
                         net (fo=1, routed)           0.323     2.352    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D1
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.061%)  route 0.317ns (65.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X36Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.164     2.052 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/Q
                         net (fo=1, routed)           0.317     2.370    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D3
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.181%)  route 0.359ns (71.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/Q
                         net (fo=1, routed)           0.359     2.388    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D5
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.458%)  route 0.373ns (72.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y0          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/Q
                         net (fo=1, routed)           0.373     2.402    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D7
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.446    





