`timescale 1ns/1ns
module NeqReg (clk, rst, en, init, out);
  input clk,rst;
  input en, init;
  output reg out;
  always@(posedge clk, posedge rst)begin
    if (rst) out <= 0;
    else if (init) out <= 0;
    else if (en) out <= 1;
  end
endmodule
