============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  09:48:16 am
  Module:                 b14
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                   launch                                  0 R 
IR_reg[31]/CK                                           0    +0       0 R 
IR_reg[31]/Q                  SDFFRHQX1      35  7.9  207  +304     304 F 
g23508/A                                                     +0     304   
g23508/Y                      INVX1          31  6.2  169  +197     502 R 
g40362/B                                                     +0     502   
g40362/Y                      MX2X1           3  1.6   52  +248     750 R 
ADD_TC_OP_g1510__7410/B                                      +0     750   
ADD_TC_OP_g1510__7410/Y       NAND2X1         2  0.7   82   +78     828 F 
ADD_TC_OP_g1499__6131/B                                      +0     828   
ADD_TC_OP_g1499__6131/Y       NOR2BX1         2  0.8   68   +85     913 R 
g40377/C                                                     +0     913   
g40377/Y                      NAND3X1         3  0.9  150  +132    1046 F 
g40376/D                                                     +0    1046   
g40376/Y                      NOR4BBX1        2  0.8  160  +162    1208 R 
ADD_TC_OP_g1492/A                                            +0    1208   
ADD_TC_OP_g1492/Y             INVX1           2  0.6   52  +114    1322 F 
ADD_TC_OP_g1488__5526/B                                      +0    1322   
ADD_TC_OP_g1488__5526/Y       OR2X1           3  0.9   39  +120    1441 F 
ADD_TC_OP_g1485__6260/B                                      +0    1441   
ADD_TC_OP_g1485__6260/Y       NOR2X1          3  1.2   90   +72    1513 R 
ADD_TC_OP_g1481__5477/B                                      +0    1513   
ADD_TC_OP_g1481__5477/Y       NAND2X1         2  0.7   79  +100    1613 F 
ADD_TC_OP_g1474__9945/B                                      +0    1613   
ADD_TC_OP_g1474__9945/Y       NOR2BX1         2  0.8   68   +83    1696 R 
ADD_TC_OP_g1461__1705/B                                      +0    1696   
ADD_TC_OP_g1461__1705/Y       NAND2X1         2  0.6   72   +84    1780 F 
ADD_TC_OP_g1516__2398/AN                                     +0    1780   
ADD_TC_OP_g1516__2398/Y       NAND2BX1        2  0.7   81  +120    1900 F 
ADD_TC_OP_g1440__1666/B                                      +0    1900   
ADD_TC_OP_g1440__1666/Y       NOR2X1          2  0.6   59   +79    1979 R 
ADD_TC_OP_g1437__2883/B                                      +0    1979   
ADD_TC_OP_g1437__2883/Y       AND2X1          2  0.8   32  +151    2130 R 
ADD_TC_OP_g1434__9315/B                                      +0    2130   
ADD_TC_OP_g1434__9315/Y       NAND2X1         2  0.7   73   +68    2197 F 
ADD_TC_OP_g1431__6161/B                                      +0    2197   
ADD_TC_OP_g1431__6161/Y       XNOR2X1         4  1.2   43  +189    2386 R 
g26575__1617/B                                               +0    2386   
g26575__1617/Y                AND2X1         32 10.8  237  +257    2643 R 
g26532__2346/A1                                              +0    2643   
g26532__2346/Y                AOI21X1         1  0.4   90  +193    2836 F 
g26510__6260/A                                               +0    2836   
g26510__6260/Y                NAND2X1        14  4.4  120  +117    2952 R 
ADD_TC_OP2_g759__4319/B                                      +0    2952   
ADD_TC_OP2_g759__4319/Y       NOR2XL          1  0.2   47   +98    3050 F 
ADD_TC_OP2_g748__9315/A                                      +0    3050   
ADD_TC_OP2_g748__9315/Y       OR2XL           1  0.4   33  +111    3161 F 
ADD_TC_OP2_g746__4733/B0                                     +0    3161   
ADD_TC_OP2_g746__4733/Y       OAI2BB1X1       2  0.8   38   +42    3203 R 
ADD_TC_OP2_g745__7482/B0                                     +0    3203   
ADD_TC_OP2_g745__7482/Y       OAI21X1         1  0.4   75   +80    3283 F 
ADD_TC_OP2_g743__1881/B0                                     +0    3283   
ADD_TC_OP2_g743__1881/Y       OAI2BB1X1       1  0.6   40   +64    3347 R 
g40384/CI                                                    +0    3347   
g40384/CO                     ADDFX1          1  0.6   39  +187    3534 R 
g40383/CI                                                    +0    3534   
g40383/CO                     ADDFX1          1  0.6   39  +186    3720 R 
g40382/CI                                                    +0    3720   
g40382/CO                     ADDFX1          2  0.6   39  +186    3906 R 
g40378/B1                                                    +0    3906   
g40378/Y                      AO22X1          2  0.8   39  +159    4065 R 
ADD_TC_OP2_g730__6260/B0                                     +0    4065   
ADD_TC_OP2_g730__6260/Y       OAI21X1         1  0.4   77   +80    4145 F 
ADD_TC_OP2_g728__2398/B0                                     +0    4145   
ADD_TC_OP2_g728__2398/Y       OAI2BB1X1       1  0.8   44   +68    4213 R 
ADD_TC_OP2_g727__5477/B                                      +0    4213   
ADD_TC_OP2_g727__5477/CO      ADDFX1          1  0.8   43  +204    4417 R 
ADD_TC_OP2_g726__6417/B                                      +0    4417   
ADD_TC_OP2_g726__6417/CO      ADDFX1          1  0.8   43  +204    4621 R 
ADD_TC_OP2_g725__7410/B                                      +0    4621   
ADD_TC_OP2_g725__7410/CO      ADDFX1          1  0.8   43  +204    4824 R 
ADD_TC_OP2_g724__1666/B                                      +0    4824   
ADD_TC_OP2_g724__1666/CO      ADDFX1          1  0.8   43  +204    5028 R 
ADD_TC_OP2_g723__2346/B                                      +0    5028   
ADD_TC_OP2_g723__2346/CO      ADDFX1          1  0.8   43  +204    5232 R 
ADD_TC_OP2_g722__2883/B                                      +0    5232   
ADD_TC_OP2_g722__2883/CO      ADDFX1          1  0.8   43  +204    5436 R 
ADD_TC_OP2_g721__9945/B                                      +0    5436   
ADD_TC_OP2_g721__9945/CO      ADDFX1          1  0.8   43  +204    5640 R 
ADD_TC_OP2_g720__9315/B                                      +0    5640   
ADD_TC_OP2_g720__9315/CO      ADDFX1          1  0.8   43  +204    5844 R 
ADD_TC_OP2_g719__6161/B                                      +0    5844   
ADD_TC_OP2_g719__6161/CO      ADDFX1          1  0.8   43  +204    6047 R 
ADD_TC_OP2_g718__4733/B                                      +0    6047   
ADD_TC_OP2_g718__4733/CO      ADDFX1          1  0.8   43  +204    6251 R 
ADD_TC_OP2_g717__7482/B                                      +0    6251   
ADD_TC_OP2_g717__7482/CO      ADDFX1          1  0.8   43  +204    6455 R 
ADD_TC_OP2_g716__5115/B                                      +0    6455   
ADD_TC_OP2_g716__5115/CO      ADDFX1          1  0.8   43  +204    6659 R 
ADD_TC_OP2_g715__1881/B                                      +0    6659   
ADD_TC_OP2_g715__1881/CO      ADDFX1          1  0.8   43  +204    6862 R 
ADD_TC_OP2_g714__6131/B                                      +0    6862   
ADD_TC_OP2_g714__6131/CO      ADDFX1          1  0.8   43  +204    7066 R 
ADD_TC_OP2_g713__7098/B                                      +0    7066   
ADD_TC_OP2_g713__7098/CO      ADDFX1          1  0.8   43  +204    7270 R 
ADD_TC_OP2_g712__8246/B                                      +0    7270   
ADD_TC_OP2_g712__8246/CO      ADDFX1          1  0.8   43  +204    7474 R 
ADD_TC_OP2_g711__5122/B                                      +0    7474   
ADD_TC_OP2_g711__5122/CO      ADDFX1          1  0.8   43  +204    7678 R 
ADD_TC_OP2_g710__1705/B                                      +0    7678   
ADD_TC_OP2_g710__1705/CO      ADDFX1          1  0.8   43  +204    7882 R 
ADD_TC_OP2_g709__2802/B                                      +0    7882   
ADD_TC_OP2_g709__2802/CO      ADDFX1          1  0.8   43  +204    8085 R 
ADD_TC_OP2_g708__1617/B                                      +0    8085   
ADD_TC_OP2_g708__1617/CO      ADDFX1          1  0.8   43  +204    8289 R 
ADD_TC_OP2_g707__3680/B                                      +0    8289   
ADD_TC_OP2_g707__3680/CO      ADDFX1          1  0.4   35  +199    8488 R 
ADD_TC_OP2_g706__6783/B                                      +0    8488   
ADD_TC_OP2_g706__6783/Y       XNOR2X1         2  0.5   31  +131    8619 F 
g40309/A                                                     +0    8619   
g40309/Y                      INVX1           1  0.4   21   +30    8649 R 
g39839__1666/A0                                              +0    8649   
g39839__1666/Y                OAI211X1        2  0.6  148  +151    8800 F 
reg1_reg[29]/SI          <<<  SDFFRHQX1                      +0    8800   
reg1_reg[29]/CK               setup                     0  +200    9000 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                             10000 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    1000ps 
Start-point  : IR_reg[31]/CK
End-point    : reg1_reg[29]/SI

