--- 
country: "india"
university: "ktu"
branch: "ad" 
version: "2024"
semester: "3"
course_code: "gaest305"
course_title: "digital-electronics-and-logic-design"
language: "english"
contributor: "@indhu-subash"
---

# GAEST305: Digital Electronics and Logic Design

## Course Objectives

1. To familiarize the basic concepts of Boolean algebra and digital systems.  
2. To enable the learner to design simple combinational and sequential logic circuits which is essential in understanding organization & design of computer systems.  

---

## Syllabus Modules

### Module 1: Introduction to Digital Systems and Verilog (Part 1)
- Digital Abstraction  
- Number Systems: Binary, Hexadecimal, Base Conversion  
- Binary Arithmetic: Unsigned and Signed numbers  
- Fixed-Point and Floating-Point Number Systems  
- Logic Gates: Inverter, AND, OR, NOR, NAND, XOR, XNOR  
- Digital Circuit Operation: Logic levels, Input/Output specs, Noise margins, Driving loads  
- HDL Abstraction and Design Flow  
- Verilog Constructs: Data types, Modules, Operators  

### Module 2: Combinational Logic Design and Verilog
- Boolean Algebra: Operations, Axioms, Theorems  
- Combinational Logic Analysis: Canonical SOP and POS, Minterm and Maxterm equivalence  
- Logic Minimization: Algebraic and K-map, Don't Cares, Code Converters  
- Verilog Modeling: Continuous assignment using logical, conditional operators and delays  

### Module 3: MSI Logic and Digital Building Blocks
- MSI Logic: Decoders (One-Hot, 7-Segment), Encoders, Multiplexers, Demultiplexers  
- Arithmetic Circuits: Half Adder, Full Adder, Half Subtractor, Full Subtractor  
- Comparators  
- Verilog Structural Design and Hierarchy: Module instantiation, Gate-level primitives, User-defined primitives  

### Module 4: Sequential Logic Design, FSM, and Verilog (Part 2)
- Latches and Flip-Flops: SR, SR with enable, JK, D, Register-enabled, Resettable  
- Sequential Timing Considerations  
- Common Sequential Circuits: Toggle Flop Clock Divider, Ripple Counter, Shift Register  
- Finite State Machines: Design process and synthesis  
- Synchronous Sequential Circuits: Counters  
- Verilog: Procedural assignments, Conditional constructs, Testbenches, Modeling D Flip-Flop and FSM  

---

## Reference Books

1. Brock J. LaMeres, *Introduction to Logic Circuits & Logic Design with Verilog*, Springer International Publishing, 2nd edition, 2017  
2. Sarah L. Harris, David Harris, *Digital Design and Computer Architecture - RISC-V Edition*, Morgan Kaufmann, 1st edition, 2022  
3. M. Morris Mano, Michael D. Ciletti, *Digital Design with an Introduction to the Verilog HDL, VHDL, and System Verilog*, Pearson, 6th edition, 2018  
4. Thomas Floyd, *Digital Fundamentals*, Pearson, 11th edition, 2015  
5. Stephen Brown, Zvonko Vranesic, *Fundamentals of Digital Logic with Verilog Design*, McGrawHill, 3rd edition, 2014  
6. Zvi Kohavi, Niraj K. Jha, *Switching and Finite Automata Theory*, Cambridge University Press, 3rd edition, 2010  
