// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="estimate_FR_2,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.469000,HLS_SYN_LAT=45,HLS_SYN_TPT=none,HLS_SYN_MEM=56,HLS_SYN_DSP=0,HLS_SYN_FF=2440,HLS_SYN_LUT=3807,HLS_VERSION=2019_1}" *)

module estimate_FR_2 (
        ap_clk,
        ap_rst_n,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_pp0_stage0 = 10'd2;
parameter    ap_ST_fsm_pp0_stage1 = 10'd4;
parameter    ap_ST_fsm_state5 = 10'd8;
parameter    ap_ST_fsm_pp1_stage0 = 10'd16;
parameter    ap_ST_fsm_pp1_stage1 = 10'd32;
parameter    ap_ST_fsm_state11 = 10'd64;
parameter    ap_ST_fsm_pp2_stage0 = 10'd128;
parameter    ap_ST_fsm_pp2_stage1 = 10'd256;
parameter    ap_ST_fsm_state16 = 10'd512;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 10;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [3:0] inputs_0_address0;
reg    inputs_0_ce0;
wire   [31:0] inputs_0_q0;
wire   [3:0] inputs_1_address0;
reg    inputs_1_ce0;
wire   [31:0] inputs_1_q0;
wire   [3:0] inputs_2_address0;
reg    inputs_2_ce0;
wire   [31:0] inputs_2_q0;
wire   [3:0] inputs_3_address0;
reg    inputs_3_ce0;
wire   [31:0] inputs_3_q0;
wire   [3:0] inputs_4_address0;
reg    inputs_4_ce0;
wire   [31:0] inputs_4_q0;
wire   [3:0] inputs_5_address0;
reg    inputs_5_ce0;
wire   [31:0] inputs_5_q0;
wire   [3:0] inputs_6_address0;
reg    inputs_6_ce0;
wire   [31:0] inputs_6_q0;
wire   [3:0] inputs_7_address0;
reg    inputs_7_ce0;
wire   [31:0] inputs_7_q0;
reg   [1:0] counts_0_address0;
reg    counts_0_ce0;
reg    counts_0_we0;
wire   [31:0] counts_0_d0;
wire   [31:0] counts_0_q0;
reg   [1:0] counts_1_address0;
reg    counts_1_ce0;
reg    counts_1_we0;
wire   [31:0] counts_1_d0;
wire   [31:0] counts_1_q0;
reg   [1:0] counts_2_address0;
reg    counts_2_ce0;
reg    counts_2_we0;
wire   [31:0] counts_2_d0;
wire   [31:0] counts_2_q0;
reg   [1:0] counts_3_address0;
reg    counts_3_ce0;
reg    counts_3_we0;
wire   [31:0] counts_3_d0;
wire   [31:0] counts_3_q0;
reg   [1:0] counts_4_address0;
reg    counts_4_ce0;
reg    counts_4_we0;
wire   [31:0] counts_4_d0;
wire   [31:0] counts_4_q0;
reg   [1:0] counts_5_address0;
reg    counts_5_ce0;
reg    counts_5_we0;
wire   [31:0] counts_5_d0;
wire   [31:0] counts_5_q0;
reg   [1:0] counts_6_address0;
reg    counts_6_ce0;
reg    counts_6_we0;
wire   [31:0] counts_6_d0;
wire   [31:0] counts_6_q0;
reg   [1:0] counts_7_address0;
reg    counts_7_ce0;
reg    counts_7_we0;
wire   [31:0] counts_7_d0;
wire   [31:0] counts_7_q0;
reg   [1:0] outputs_0_address0;
reg    outputs_0_ce0;
reg    outputs_0_we0;
reg   [31:0] outputs_0_d0;
reg   [1:0] outputs_1_address0;
reg    outputs_1_ce0;
reg    outputs_1_we0;
reg   [31:0] outputs_1_d0;
reg   [1:0] outputs_2_address0;
reg    outputs_2_ce0;
reg    outputs_2_we0;
reg   [31:0] outputs_2_d0;
reg   [1:0] outputs_3_address0;
reg    outputs_3_ce0;
reg    outputs_3_we0;
reg   [31:0] outputs_3_d0;
reg   [1:0] outputs_4_address0;
reg    outputs_4_ce0;
reg    outputs_4_we0;
reg   [31:0] outputs_4_d0;
reg   [1:0] outputs_5_address0;
reg    outputs_5_ce0;
reg    outputs_5_we0;
reg   [31:0] outputs_5_d0;
reg   [1:0] outputs_6_address0;
reg    outputs_6_ce0;
reg    outputs_6_we0;
reg   [31:0] outputs_6_d0;
reg   [1:0] outputs_7_address0;
reg    outputs_7_ce0;
reg    outputs_7_we0;
reg   [31:0] outputs_7_d0;
reg   [4:0] j_0_0_reg_1660;
reg   [0:0] p_090_0217_0_reg_1672;
reg   [6:0] i_0_0_reg_1684;
reg   [4:0] k_0_0_reg_1695;
wire   [0:0] icmp_ln12_fu_1706_p2;
reg   [0:0] icmp_ln12_reg_2994;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] trunc_ln1_reg_3003;
wire   [5:0] trunc_ln301_11_fu_1924_p1;
reg   [5:0] trunc_ln301_11_reg_3046;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
reg   [5:0] trunc_ln301_12_reg_3051;
reg   [5:0] trunc_ln301_13_reg_3056;
reg   [5:0] trunc_ln302_4_reg_3061;
wire   [5:0] trunc_ln301_14_fu_1958_p1;
reg   [5:0] trunc_ln301_14_reg_3066;
reg   [5:0] trunc_ln301_15_reg_3071;
reg   [5:0] trunc_ln301_16_reg_3076;
reg   [5:0] trunc_ln302_5_reg_3081;
wire   [5:0] trunc_ln301_17_fu_1992_p1;
reg   [5:0] trunc_ln301_17_reg_3086;
reg   [5:0] trunc_ln301_18_reg_3091;
reg   [5:0] trunc_ln301_19_reg_3096;
reg   [5:0] trunc_ln302_6_reg_3101;
wire   [5:0] trunc_ln301_20_fu_2026_p1;
reg   [5:0] trunc_ln301_20_reg_3106;
reg   [5:0] trunc_ln301_21_reg_3111;
reg   [5:0] trunc_ln301_22_reg_3116;
reg   [5:0] trunc_ln302_7_reg_3121;
wire   [4:0] add_ln12_fu_2060_p2;
reg   [4:0] add_ln12_reg_3126;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln19_fu_2100_p2;
reg   [0:0] icmp_ln19_reg_3131;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state6_pp1_stage0_iter0;
wire    ap_block_state8_pp1_stage0_iter1;
wire    ap_block_state10_pp1_stage0_iter2;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln19_reg_3131_pp1_iter1_reg;
wire   [63:0] zext_ln20_fu_2116_p1;
reg   [63:0] zext_ln20_reg_3135;
reg   [63:0] zext_ln20_reg_3135_pp1_iter1_reg;
wire   [6:0] add_ln19_fu_2128_p2;
reg   [6:0] add_ln19_reg_3203;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] trunc_ln301_23_fu_2134_p1;
reg   [0:0] trunc_ln301_23_reg_3208;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state7_pp1_stage1_iter0;
wire    ap_block_state9_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
reg   [0:0] tmp_18_reg_3212;
reg   [0:0] tmp_18_reg_3212_pp1_iter1_reg;
reg   [3:0] cnt_0_V_addr_5_reg_3216;
wire   [0:0] trunc_ln301_24_fu_2146_p1;
reg   [0:0] trunc_ln301_24_reg_3221;
reg   [0:0] tmp_19_reg_3225;
reg   [0:0] tmp_19_reg_3225_pp1_iter1_reg;
reg   [3:0] cnt_1_V_addr_5_reg_3229;
wire   [0:0] trunc_ln301_25_fu_2158_p1;
reg   [0:0] trunc_ln301_25_reg_3234;
reg   [0:0] tmp_20_reg_3238;
reg   [0:0] tmp_20_reg_3238_pp1_iter1_reg;
reg   [3:0] cnt_2_V_addr_6_reg_3242;
wire   [0:0] trunc_ln301_26_fu_2170_p1;
reg   [0:0] trunc_ln301_26_reg_3247;
reg   [0:0] tmp_21_reg_3251;
reg   [0:0] tmp_21_reg_3251_pp1_iter1_reg;
reg   [3:0] cnt_3_V_addr_6_reg_3255;
wire   [0:0] trunc_ln301_27_fu_2182_p1;
reg   [0:0] trunc_ln301_27_reg_3260;
reg   [0:0] tmp_22_reg_3264;
reg   [0:0] tmp_22_reg_3264_pp1_iter1_reg;
reg   [3:0] cnt_4_V_addr_6_reg_3268;
wire   [0:0] trunc_ln301_28_fu_2194_p1;
reg   [0:0] trunc_ln301_28_reg_3273;
reg   [0:0] tmp_23_reg_3277;
reg   [0:0] tmp_23_reg_3277_pp1_iter1_reg;
reg   [3:0] cnt_5_V_addr_7_reg_3281;
wire   [0:0] trunc_ln301_29_fu_2206_p1;
reg   [0:0] trunc_ln301_29_reg_3286;
reg   [0:0] tmp_24_reg_3290;
reg   [0:0] tmp_24_reg_3290_pp1_iter1_reg;
reg   [3:0] cnt_6_V_addr_7_reg_3294;
wire   [0:0] trunc_ln301_30_fu_2218_p1;
reg   [0:0] trunc_ln301_30_reg_3299;
reg   [0:0] tmp_25_reg_3303;
reg   [0:0] tmp_25_reg_3303_pp1_iter1_reg;
reg   [3:0] cnt_7_V_addr_8_reg_3308;
reg   [3:0] cnt_0_V_addr_6_reg_3313;
reg   [3:0] cnt_1_V_addr_6_reg_3318;
reg   [3:0] cnt_2_V_addr_7_reg_3323;
reg   [3:0] cnt_3_V_addr_7_reg_3328;
reg   [3:0] cnt_4_V_addr_7_reg_3333;
reg   [3:0] cnt_5_V_addr_8_reg_3338;
reg   [3:0] cnt_6_V_addr_8_reg_3343;
reg   [3:0] cnt_7_V_addr_9_reg_3348;
wire   [0:0] icmp_ln31_fu_2454_p2;
reg   [0:0] icmp_ln31_reg_3353;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state12_pp2_stage0_iter0;
wire    ap_block_state14_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [3:0] trunc_ln3_fu_2460_p4;
reg   [3:0] trunc_ln3_reg_3357;
wire   [63:0] zext_ln36_1_fu_2500_p1;
reg   [63:0] zext_ln36_1_reg_3383;
reg   [63:0] zext_ln36_1_reg_3383_pp2_iter1_reg;
wire   [4:0] add_ln31_fu_2538_p2;
reg   [4:0] add_ln31_reg_3543;
reg    ap_enable_reg_pp2_iter0;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state13_pp2_stage1_iter0;
wire    ap_block_state15_pp2_stage1_iter1;
wire    ap_block_pp2_stage1_11001;
wire   [6:0] FR_0_V_q1;
reg   [6:0] FR_0_V_load_2_reg_3708;
reg    ap_enable_reg_pp2_iter1;
wire   [6:0] FR_1_V_q1;
reg   [6:0] FR_1_V_load_2_reg_3713;
wire   [6:0] FR_2_V_q1;
reg   [6:0] FR_2_V_load_2_reg_3718;
wire   [6:0] FR_3_V_q1;
reg   [6:0] FR_3_V_load_2_reg_3723;
wire   [6:0] FR_4_V_q1;
reg   [6:0] FR_4_V_load_2_reg_3728;
wire   [6:0] FR_5_V_q1;
reg   [6:0] FR_5_V_load_2_reg_3733;
wire   [6:0] FR_6_V_q1;
reg   [6:0] FR_6_V_load_2_reg_3738;
wire   [6:0] FR_7_V_q1;
reg   [6:0] FR_7_V_load_2_reg_3743;
wire   [6:0] FR_0_V_q0;
reg   [6:0] FR_0_V_load_3_reg_3748;
wire   [6:0] FR_1_V_q0;
reg   [6:0] FR_1_V_load_3_reg_3753;
wire   [6:0] FR_2_V_q0;
reg   [6:0] FR_2_V_load_3_reg_3758;
wire   [6:0] FR_3_V_q0;
reg   [6:0] FR_3_V_load_3_reg_3763;
wire   [6:0] FR_4_V_q0;
reg   [6:0] FR_4_V_load_3_reg_3768;
wire   [6:0] FR_5_V_q0;
reg   [6:0] FR_5_V_load_3_reg_3773;
wire   [6:0] FR_6_V_q0;
reg   [6:0] FR_6_V_load_3_reg_3778;
wire   [6:0] FR_7_V_q0;
reg   [6:0] FR_7_V_load_3_reg_3783;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_CS_fsm_state5;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state6;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage1_subdone;
reg    ap_enable_reg_pp1_iter2;
wire    ap_CS_fsm_state11;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state12;
wire    ap_block_pp2_stage1_subdone;
reg   [3:0] cnt_0_V_address0;
reg    cnt_0_V_ce0;
reg    cnt_0_V_we0;
reg   [5:0] cnt_0_V_d0;
wire   [5:0] cnt_0_V_q0;
reg   [3:0] cnt_0_V_address1;
reg    cnt_0_V_ce1;
reg    cnt_0_V_we1;
reg   [5:0] cnt_0_V_d1;
wire   [5:0] cnt_0_V_q1;
reg   [3:0] cnt_1_V_address0;
reg    cnt_1_V_ce0;
reg    cnt_1_V_we0;
reg   [5:0] cnt_1_V_d0;
wire   [5:0] cnt_1_V_q0;
reg   [3:0] cnt_1_V_address1;
reg    cnt_1_V_ce1;
reg    cnt_1_V_we1;
reg   [5:0] cnt_1_V_d1;
wire   [5:0] cnt_1_V_q1;
reg   [3:0] cnt_2_V_address0;
reg    cnt_2_V_ce0;
reg    cnt_2_V_we0;
reg   [5:0] cnt_2_V_d0;
wire   [5:0] cnt_2_V_q0;
reg   [3:0] cnt_2_V_address1;
reg    cnt_2_V_ce1;
reg    cnt_2_V_we1;
reg   [5:0] cnt_2_V_d1;
wire   [5:0] cnt_2_V_q1;
reg   [3:0] cnt_3_V_address0;
reg    cnt_3_V_ce0;
reg    cnt_3_V_we0;
reg   [5:0] cnt_3_V_d0;
wire   [5:0] cnt_3_V_q0;
reg   [3:0] cnt_3_V_address1;
reg    cnt_3_V_ce1;
reg    cnt_3_V_we1;
reg   [5:0] cnt_3_V_d1;
wire   [5:0] cnt_3_V_q1;
reg   [3:0] cnt_4_V_address0;
reg    cnt_4_V_ce0;
reg    cnt_4_V_we0;
reg   [5:0] cnt_4_V_d0;
wire   [5:0] cnt_4_V_q0;
reg   [3:0] cnt_4_V_address1;
reg    cnt_4_V_ce1;
reg    cnt_4_V_we1;
reg   [5:0] cnt_4_V_d1;
wire   [5:0] cnt_4_V_q1;
reg   [3:0] cnt_5_V_address0;
reg    cnt_5_V_ce0;
reg    cnt_5_V_we0;
reg   [5:0] cnt_5_V_d0;
wire   [5:0] cnt_5_V_q0;
reg   [3:0] cnt_5_V_address1;
reg    cnt_5_V_ce1;
reg    cnt_5_V_we1;
reg   [5:0] cnt_5_V_d1;
wire   [5:0] cnt_5_V_q1;
reg   [3:0] cnt_6_V_address0;
reg    cnt_6_V_ce0;
reg    cnt_6_V_we0;
reg   [5:0] cnt_6_V_d0;
wire   [5:0] cnt_6_V_q0;
reg   [3:0] cnt_6_V_address1;
reg    cnt_6_V_ce1;
reg    cnt_6_V_we1;
reg   [5:0] cnt_6_V_d1;
wire   [5:0] cnt_6_V_q1;
reg   [3:0] cnt_7_V_address0;
reg    cnt_7_V_ce0;
reg    cnt_7_V_we0;
reg   [5:0] cnt_7_V_d0;
wire   [5:0] cnt_7_V_q0;
reg   [3:0] cnt_7_V_address1;
reg    cnt_7_V_ce1;
reg    cnt_7_V_we1;
reg   [5:0] cnt_7_V_d1;
wire   [5:0] cnt_7_V_q1;
reg   [3:0] FR_0_V_address0;
reg    FR_0_V_ce0;
reg    FR_0_V_we0;
wire   [6:0] FR_0_V_d0;
reg   [3:0] FR_0_V_address1;
reg    FR_0_V_ce1;
reg   [3:0] FR_1_V_address0;
reg    FR_1_V_ce0;
reg    FR_1_V_we0;
wire   [6:0] FR_1_V_d0;
reg   [3:0] FR_1_V_address1;
reg    FR_1_V_ce1;
reg   [3:0] FR_2_V_address0;
reg    FR_2_V_ce0;
reg    FR_2_V_we0;
wire   [6:0] FR_2_V_d0;
reg   [3:0] FR_2_V_address1;
reg    FR_2_V_ce1;
reg   [3:0] FR_3_V_address0;
reg    FR_3_V_ce0;
reg    FR_3_V_we0;
wire   [6:0] FR_3_V_d0;
reg   [3:0] FR_3_V_address1;
reg    FR_3_V_ce1;
reg   [3:0] FR_4_V_address0;
reg    FR_4_V_ce0;
reg    FR_4_V_we0;
wire   [6:0] FR_4_V_d0;
reg   [3:0] FR_4_V_address1;
reg    FR_4_V_ce1;
reg   [3:0] FR_5_V_address0;
reg    FR_5_V_ce0;
reg    FR_5_V_we0;
wire   [6:0] FR_5_V_d0;
reg   [3:0] FR_5_V_address1;
reg    FR_5_V_ce1;
reg   [3:0] FR_6_V_address0;
reg    FR_6_V_ce0;
reg    FR_6_V_we0;
wire   [6:0] FR_6_V_d0;
reg   [3:0] FR_6_V_address1;
reg    FR_6_V_ce1;
reg   [3:0] FR_7_V_address0;
reg    FR_7_V_ce0;
reg    FR_7_V_we0;
wire   [6:0] FR_7_V_d0;
reg   [3:0] FR_7_V_address1;
reg    FR_7_V_ce1;
reg   [4:0] ap_phi_mux_j_0_0_phi_fu_1664_p4;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_i_0_0_phi_fu_1688_p4;
wire    ap_block_pp1_stage0;
reg   [4:0] ap_phi_mux_k_0_0_phi_fu_1699_p4;
wire    ap_block_pp2_stage0;
wire   [63:0] zext_ln13_fu_1722_p1;
wire   [63:0] zext_ln321_fu_1749_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln321_1_fu_1841_p1;
wire   [63:0] zext_ln321_2_fu_2071_p1;
wire   [63:0] zext_ln321_3_fu_2088_p1;
wire    ap_block_pp1_stage1;
wire   [63:0] zext_ln555_fu_2470_p1;
wire   [63:0] zext_ln555_1_fu_2518_p1;
wire    ap_block_pp2_stage1;
wire   [63:0] zext_ln555_2_fu_2757_p1;
wire   [63:0] zext_ln555_3_fu_2782_p1;
wire   [5:0] trunc_ln301_fu_1744_p1;
wire   [5:0] trunc_ln301_4_fu_1831_p1;
wire   [5:0] add_ln700_fu_2230_p2;
wire   [5:0] add_ln700_1_fu_2237_p2;
wire   [5:0] add_ln700_2_fu_2244_p2;
wire   [5:0] add_ln700_3_fu_2251_p2;
wire   [5:0] trunc_ln301_3_fu_1793_p1;
wire   [5:0] trunc_ln301_6_fu_1886_p1;
wire   [5:0] add_ln700_4_fu_2258_p2;
wire   [5:0] add_ln700_5_fu_2265_p2;
wire   [5:0] add_ln700_6_fu_2272_p2;
wire   [5:0] add_ln700_7_fu_2279_p2;
wire   [31:0] zext_ln42_fu_2591_p1;
wire   [31:0] zext_ln42_1_fu_2643_p1;
wire   [31:0] zext_ln42_2_fu_2695_p1;
wire   [31:0] zext_ln42_3_fu_2747_p1;
wire   [31:0] zext_ln42_4_fu_2914_p1;
wire   [31:0] zext_ln42_5_fu_2939_p1;
wire   [31:0] zext_ln42_6_fu_2964_p1;
wire   [31:0] zext_ln42_7_fu_2989_p1;
wire   [1:0] lshr_ln_fu_1712_p4;
wire   [3:0] or_ln321_fu_1836_p2;
wire   [3:0] or_ln321_1_fu_2066_p2;
wire   [3:0] or_ln321_2_fu_2083_p2;
wire   [3:0] lshr_ln1_fu_2106_p4;
wire   [5:0] shl_ln1503_fu_2286_p2;
wire   [6:0] zext_ln209_fu_2292_p1;
wire   [6:0] zext_ln209_1_fu_2296_p1;
wire   [5:0] shl_ln1503_1_fu_2307_p2;
wire   [6:0] zext_ln209_2_fu_2313_p1;
wire   [6:0] zext_ln209_3_fu_2317_p1;
wire   [5:0] shl_ln1503_2_fu_2328_p2;
wire   [6:0] zext_ln209_4_fu_2334_p1;
wire   [6:0] zext_ln209_5_fu_2338_p1;
wire   [5:0] shl_ln1503_3_fu_2349_p2;
wire   [6:0] zext_ln209_6_fu_2355_p1;
wire   [6:0] zext_ln209_7_fu_2359_p1;
wire   [5:0] shl_ln1503_4_fu_2370_p2;
wire   [6:0] zext_ln209_8_fu_2376_p1;
wire   [6:0] zext_ln209_9_fu_2380_p1;
wire   [5:0] shl_ln1503_5_fu_2391_p2;
wire   [6:0] zext_ln209_10_fu_2397_p1;
wire   [6:0] zext_ln209_11_fu_2401_p1;
wire   [5:0] shl_ln1503_6_fu_2412_p2;
wire   [6:0] zext_ln209_12_fu_2418_p1;
wire   [6:0] zext_ln209_13_fu_2422_p1;
wire   [5:0] shl_ln1503_7_fu_2433_p2;
wire   [6:0] zext_ln209_14_fu_2439_p1;
wire   [6:0] zext_ln209_15_fu_2443_p1;
wire   [1:0] lshr_ln2_fu_2490_p4;
wire   [3:0] or_ln555_fu_2512_p2;
wire   [29:0] tmp_3_fu_2544_p8;
wire   [7:0] zext_ln555_6_fu_2575_p1;
wire   [7:0] zext_ln555_5_fu_2571_p1;
wire   [7:0] zext_ln555_4_fu_2567_p1;
wire   [30:0] tmp_10_fu_2579_p5;
wire   [29:0] tmp_4_fu_2596_p8;
wire   [7:0] zext_ln555_9_fu_2627_p1;
wire   [7:0] zext_ln555_8_fu_2623_p1;
wire   [7:0] zext_ln555_7_fu_2619_p1;
wire   [30:0] tmp_11_fu_2631_p5;
wire   [29:0] tmp_5_fu_2648_p8;
wire   [7:0] zext_ln555_12_fu_2679_p1;
wire   [7:0] zext_ln555_11_fu_2675_p1;
wire   [7:0] zext_ln555_10_fu_2671_p1;
wire   [30:0] tmp_12_fu_2683_p5;
wire   [29:0] tmp_6_fu_2700_p8;
wire   [7:0] zext_ln555_15_fu_2731_p1;
wire   [7:0] zext_ln555_14_fu_2727_p1;
wire   [7:0] zext_ln555_13_fu_2723_p1;
wire   [30:0] tmp_13_fu_2735_p5;
wire   [3:0] or_ln555_1_fu_2752_p2;
wire   [3:0] or_ln555_2_fu_2777_p2;
wire   [29:0] tmp_7_fu_2802_p8;
wire   [29:0] tmp_8_fu_2825_p8;
wire   [29:0] tmp_9_fu_2848_p8;
wire   [29:0] tmp_s_fu_2871_p8;
wire   [7:0] zext_ln555_18_fu_2900_p1;
wire   [7:0] zext_ln555_17_fu_2897_p1;
wire   [7:0] zext_ln555_16_fu_2894_p1;
wire   [30:0] tmp_14_fu_2903_p5;
wire   [7:0] zext_ln555_21_fu_2925_p1;
wire   [7:0] zext_ln555_20_fu_2922_p1;
wire   [7:0] zext_ln555_19_fu_2919_p1;
wire   [30:0] tmp_15_fu_2928_p5;
wire   [7:0] zext_ln555_24_fu_2950_p1;
wire   [7:0] zext_ln555_23_fu_2947_p1;
wire   [7:0] zext_ln555_22_fu_2944_p1;
wire   [30:0] tmp_16_fu_2953_p5;
wire   [7:0] zext_ln555_27_fu_2975_p1;
wire   [7:0] zext_ln555_26_fu_2972_p1;
wire   [7:0] zext_ln555_25_fu_2969_p1;
wire   [30:0] tmp_17_fu_2978_p5;
wire    ap_CS_fsm_state16;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

estimate_FR_2_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
estimate_FR_2_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .inputs_0_address0(inputs_0_address0),
    .inputs_0_ce0(inputs_0_ce0),
    .inputs_0_q0(inputs_0_q0),
    .inputs_1_address0(inputs_1_address0),
    .inputs_1_ce0(inputs_1_ce0),
    .inputs_1_q0(inputs_1_q0),
    .inputs_2_address0(inputs_2_address0),
    .inputs_2_ce0(inputs_2_ce0),
    .inputs_2_q0(inputs_2_q0),
    .inputs_3_address0(inputs_3_address0),
    .inputs_3_ce0(inputs_3_ce0),
    .inputs_3_q0(inputs_3_q0),
    .inputs_4_address0(inputs_4_address0),
    .inputs_4_ce0(inputs_4_ce0),
    .inputs_4_q0(inputs_4_q0),
    .inputs_5_address0(inputs_5_address0),
    .inputs_5_ce0(inputs_5_ce0),
    .inputs_5_q0(inputs_5_q0),
    .inputs_6_address0(inputs_6_address0),
    .inputs_6_ce0(inputs_6_ce0),
    .inputs_6_q0(inputs_6_q0),
    .inputs_7_address0(inputs_7_address0),
    .inputs_7_ce0(inputs_7_ce0),
    .inputs_7_q0(inputs_7_q0),
    .counts_0_address0(counts_0_address0),
    .counts_0_ce0(counts_0_ce0),
    .counts_0_we0(counts_0_we0),
    .counts_0_d0(counts_0_d0),
    .counts_0_q0(counts_0_q0),
    .counts_1_address0(counts_1_address0),
    .counts_1_ce0(counts_1_ce0),
    .counts_1_we0(counts_1_we0),
    .counts_1_d0(counts_1_d0),
    .counts_1_q0(counts_1_q0),
    .counts_2_address0(counts_2_address0),
    .counts_2_ce0(counts_2_ce0),
    .counts_2_we0(counts_2_we0),
    .counts_2_d0(counts_2_d0),
    .counts_2_q0(counts_2_q0),
    .counts_3_address0(counts_3_address0),
    .counts_3_ce0(counts_3_ce0),
    .counts_3_we0(counts_3_we0),
    .counts_3_d0(counts_3_d0),
    .counts_3_q0(counts_3_q0),
    .counts_4_address0(counts_4_address0),
    .counts_4_ce0(counts_4_ce0),
    .counts_4_we0(counts_4_we0),
    .counts_4_d0(counts_4_d0),
    .counts_4_q0(counts_4_q0),
    .counts_5_address0(counts_5_address0),
    .counts_5_ce0(counts_5_ce0),
    .counts_5_we0(counts_5_we0),
    .counts_5_d0(counts_5_d0),
    .counts_5_q0(counts_5_q0),
    .counts_6_address0(counts_6_address0),
    .counts_6_ce0(counts_6_ce0),
    .counts_6_we0(counts_6_we0),
    .counts_6_d0(counts_6_d0),
    .counts_6_q0(counts_6_q0),
    .counts_7_address0(counts_7_address0),
    .counts_7_ce0(counts_7_ce0),
    .counts_7_we0(counts_7_we0),
    .counts_7_d0(counts_7_d0),
    .counts_7_q0(counts_7_q0),
    .outputs_0_address0(outputs_0_address0),
    .outputs_0_ce0(outputs_0_ce0),
    .outputs_0_we0(outputs_0_we0),
    .outputs_0_d0(outputs_0_d0),
    .outputs_1_address0(outputs_1_address0),
    .outputs_1_ce0(outputs_1_ce0),
    .outputs_1_we0(outputs_1_we0),
    .outputs_1_d0(outputs_1_d0),
    .outputs_2_address0(outputs_2_address0),
    .outputs_2_ce0(outputs_2_ce0),
    .outputs_2_we0(outputs_2_we0),
    .outputs_2_d0(outputs_2_d0),
    .outputs_3_address0(outputs_3_address0),
    .outputs_3_ce0(outputs_3_ce0),
    .outputs_3_we0(outputs_3_we0),
    .outputs_3_d0(outputs_3_d0),
    .outputs_4_address0(outputs_4_address0),
    .outputs_4_ce0(outputs_4_ce0),
    .outputs_4_we0(outputs_4_we0),
    .outputs_4_d0(outputs_4_d0),
    .outputs_5_address0(outputs_5_address0),
    .outputs_5_ce0(outputs_5_ce0),
    .outputs_5_we0(outputs_5_we0),
    .outputs_5_d0(outputs_5_d0),
    .outputs_6_address0(outputs_6_address0),
    .outputs_6_ce0(outputs_6_ce0),
    .outputs_6_we0(outputs_6_we0),
    .outputs_6_d0(outputs_6_d0),
    .outputs_7_address0(outputs_7_address0),
    .outputs_7_ce0(outputs_7_ce0),
    .outputs_7_we0(outputs_7_we0),
    .outputs_7_d0(outputs_7_d0)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
cnt_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_0_V_address0),
    .ce0(cnt_0_V_ce0),
    .we0(cnt_0_V_we0),
    .d0(cnt_0_V_d0),
    .q0(cnt_0_V_q0),
    .address1(cnt_0_V_address1),
    .ce1(cnt_0_V_ce1),
    .we1(cnt_0_V_we1),
    .d1(cnt_0_V_d1),
    .q1(cnt_0_V_q1)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
cnt_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_1_V_address0),
    .ce0(cnt_1_V_ce0),
    .we0(cnt_1_V_we0),
    .d0(cnt_1_V_d0),
    .q0(cnt_1_V_q0),
    .address1(cnt_1_V_address1),
    .ce1(cnt_1_V_ce1),
    .we1(cnt_1_V_we1),
    .d1(cnt_1_V_d1),
    .q1(cnt_1_V_q1)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
cnt_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_2_V_address0),
    .ce0(cnt_2_V_ce0),
    .we0(cnt_2_V_we0),
    .d0(cnt_2_V_d0),
    .q0(cnt_2_V_q0),
    .address1(cnt_2_V_address1),
    .ce1(cnt_2_V_ce1),
    .we1(cnt_2_V_we1),
    .d1(cnt_2_V_d1),
    .q1(cnt_2_V_q1)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
cnt_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_3_V_address0),
    .ce0(cnt_3_V_ce0),
    .we0(cnt_3_V_we0),
    .d0(cnt_3_V_d0),
    .q0(cnt_3_V_q0),
    .address1(cnt_3_V_address1),
    .ce1(cnt_3_V_ce1),
    .we1(cnt_3_V_we1),
    .d1(cnt_3_V_d1),
    .q1(cnt_3_V_q1)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
cnt_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_4_V_address0),
    .ce0(cnt_4_V_ce0),
    .we0(cnt_4_V_we0),
    .d0(cnt_4_V_d0),
    .q0(cnt_4_V_q0),
    .address1(cnt_4_V_address1),
    .ce1(cnt_4_V_ce1),
    .we1(cnt_4_V_we1),
    .d1(cnt_4_V_d1),
    .q1(cnt_4_V_q1)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
cnt_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_5_V_address0),
    .ce0(cnt_5_V_ce0),
    .we0(cnt_5_V_we0),
    .d0(cnt_5_V_d0),
    .q0(cnt_5_V_q0),
    .address1(cnt_5_V_address1),
    .ce1(cnt_5_V_ce1),
    .we1(cnt_5_V_we1),
    .d1(cnt_5_V_d1),
    .q1(cnt_5_V_q1)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
cnt_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_6_V_address0),
    .ce0(cnt_6_V_ce0),
    .we0(cnt_6_V_we0),
    .d0(cnt_6_V_d0),
    .q0(cnt_6_V_q0),
    .address1(cnt_6_V_address1),
    .ce1(cnt_6_V_ce1),
    .we1(cnt_6_V_we1),
    .d1(cnt_6_V_d1),
    .q1(cnt_6_V_q1)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
cnt_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_7_V_address0),
    .ce0(cnt_7_V_ce0),
    .we0(cnt_7_V_we0),
    .d0(cnt_7_V_d0),
    .q0(cnt_7_V_q0),
    .address1(cnt_7_V_address1),
    .ce1(cnt_7_V_ce1),
    .we1(cnt_7_V_we1),
    .d1(cnt_7_V_d1),
    .q1(cnt_7_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
FR_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_0_V_address0),
    .ce0(FR_0_V_ce0),
    .we0(FR_0_V_we0),
    .d0(FR_0_V_d0),
    .q0(FR_0_V_q0),
    .address1(FR_0_V_address1),
    .ce1(FR_0_V_ce1),
    .q1(FR_0_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
FR_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_1_V_address0),
    .ce0(FR_1_V_ce0),
    .we0(FR_1_V_we0),
    .d0(FR_1_V_d0),
    .q0(FR_1_V_q0),
    .address1(FR_1_V_address1),
    .ce1(FR_1_V_ce1),
    .q1(FR_1_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
FR_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_2_V_address0),
    .ce0(FR_2_V_ce0),
    .we0(FR_2_V_we0),
    .d0(FR_2_V_d0),
    .q0(FR_2_V_q0),
    .address1(FR_2_V_address1),
    .ce1(FR_2_V_ce1),
    .q1(FR_2_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
FR_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_3_V_address0),
    .ce0(FR_3_V_ce0),
    .we0(FR_3_V_we0),
    .d0(FR_3_V_d0),
    .q0(FR_3_V_q0),
    .address1(FR_3_V_address1),
    .ce1(FR_3_V_ce1),
    .q1(FR_3_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
FR_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_4_V_address0),
    .ce0(FR_4_V_ce0),
    .we0(FR_4_V_we0),
    .d0(FR_4_V_d0),
    .q0(FR_4_V_q0),
    .address1(FR_4_V_address1),
    .ce1(FR_4_V_ce1),
    .q1(FR_4_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
FR_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_5_V_address0),
    .ce0(FR_5_V_ce0),
    .we0(FR_5_V_we0),
    .d0(FR_5_V_d0),
    .q0(FR_5_V_q0),
    .address1(FR_5_V_address1),
    .ce1(FR_5_V_ce1),
    .q1(FR_5_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
FR_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_6_V_address0),
    .ce0(FR_6_V_ce0),
    .we0(FR_6_V_we0),
    .d0(FR_6_V_d0),
    .q0(FR_6_V_q0),
    .address1(FR_6_V_address1),
    .ce1(FR_6_V_ce1),
    .q1(FR_6_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
FR_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_7_V_address0),
    .ce0(FR_7_V_ce0),
    .we0(FR_7_V_we0),
    .d0(FR_7_V_d0),
    .q0(FR_7_V_q0),
    .address1(FR_7_V_address1),
    .ce1(FR_7_V_ce1),
    .q1(FR_7_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage1_subdone) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_0_0_reg_1684 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln19_reg_3131 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_0_0_reg_1684 <= add_ln19_reg_3203;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_0_0_reg_1660 <= add_ln12_reg_3126;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_0_0_reg_1660 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        k_0_0_reg_1695 <= 5'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_reg_3353 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        k_0_0_reg_1695 <= add_ln31_reg_3543;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (p_090_0217_0_reg_1672 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_0_V_load_2_reg_3708 <= FR_0_V_q1;
        FR_0_V_load_3_reg_3748 <= FR_0_V_q0;
        FR_1_V_load_2_reg_3713 <= FR_1_V_q1;
        FR_1_V_load_3_reg_3753 <= FR_1_V_q0;
        FR_2_V_load_2_reg_3718 <= FR_2_V_q1;
        FR_2_V_load_3_reg_3758 <= FR_2_V_q0;
        FR_3_V_load_2_reg_3723 <= FR_3_V_q1;
        FR_3_V_load_3_reg_3763 <= FR_3_V_q0;
        FR_4_V_load_2_reg_3728 <= FR_4_V_q1;
        FR_4_V_load_3_reg_3768 <= FR_4_V_q0;
        FR_5_V_load_2_reg_3733 <= FR_5_V_q1;
        FR_5_V_load_3_reg_3773 <= FR_5_V_q0;
        FR_6_V_load_2_reg_3738 <= FR_6_V_q1;
        FR_6_V_load_3_reg_3778 <= FR_6_V_q0;
        FR_7_V_load_2_reg_3743 <= FR_7_V_q1;
        FR_7_V_load_3_reg_3783 <= FR_7_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln12_reg_3126 <= add_ln12_fu_2060_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln19_fu_2100_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln19_reg_3203 <= add_ln19_fu_2128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_fu_2454_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        add_ln31_reg_3543 <= add_ln31_fu_2538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (trunc_ln301_23_fu_2134_p1 == 1'd1) & (icmp_ln19_reg_3131 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_0_V_addr_5_reg_3216 <= zext_ln20_reg_3135;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_18_reg_3212 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_0_V_addr_6_reg_3313 <= zext_ln20_reg_3135_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln301_24_fu_2146_p1 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln19_reg_3131 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_1_V_addr_5_reg_3229 <= zext_ln20_reg_3135;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_19_reg_3225 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_1_V_addr_6_reg_3318 <= zext_ln20_reg_3135_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln301_25_fu_2158_p1 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln19_reg_3131 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_2_V_addr_6_reg_3242 <= zext_ln20_reg_3135;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_20_reg_3238 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_2_V_addr_7_reg_3323 <= zext_ln20_reg_3135_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln301_26_fu_2170_p1 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln19_reg_3131 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_3_V_addr_6_reg_3255 <= zext_ln20_reg_3135;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_3251 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_3_V_addr_7_reg_3328 <= zext_ln20_reg_3135_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln301_27_fu_2182_p1 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln19_reg_3131 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_4_V_addr_6_reg_3268 <= zext_ln20_reg_3135;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_22_reg_3264 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_4_V_addr_7_reg_3333 <= zext_ln20_reg_3135_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln301_28_fu_2194_p1 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln19_reg_3131 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_5_V_addr_7_reg_3281 <= zext_ln20_reg_3135;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_23_reg_3277 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_5_V_addr_8_reg_3338 <= zext_ln20_reg_3135_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln301_29_fu_2206_p1 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln19_reg_3131 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_6_V_addr_7_reg_3294 <= zext_ln20_reg_3135;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_24_reg_3290 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_6_V_addr_8_reg_3343 <= zext_ln20_reg_3135_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln301_30_fu_2218_p1 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln19_reg_3131 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_7_V_addr_8_reg_3308 <= zext_ln20_reg_3135;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_reg_3303 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_7_V_addr_9_reg_3348 <= zext_ln20_reg_3135_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln12_reg_2994 <= icmp_ln12_fu_1706_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln19_reg_3131 <= icmp_ln19_fu_2100_p2;
        icmp_ln19_reg_3131_pp1_iter1_reg <= icmp_ln19_reg_3131;
        zext_ln20_reg_3135_pp1_iter1_reg[3 : 0] <= zext_ln20_reg_3135[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln31_reg_3353 <= icmp_ln31_fu_2454_p2;
        zext_ln36_1_reg_3383_pp2_iter1_reg[1 : 0] <= zext_ln36_1_reg_3383[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln19_reg_3131_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_090_0217_0_reg_1672 <= tmp_25_reg_3303_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln19_reg_3131 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_18_reg_3212 <= inputs_0_q0[32'd1];
        tmp_19_reg_3225 <= inputs_1_q0[32'd1];
        tmp_20_reg_3238 <= inputs_2_q0[32'd1];
        tmp_21_reg_3251 <= inputs_3_q0[32'd1];
        tmp_22_reg_3264 <= inputs_4_q0[32'd1];
        tmp_23_reg_3277 <= inputs_5_q0[32'd1];
        tmp_24_reg_3290 <= inputs_6_q0[32'd1];
        trunc_ln301_23_reg_3208 <= trunc_ln301_23_fu_2134_p1;
        trunc_ln301_24_reg_3221 <= trunc_ln301_24_fu_2146_p1;
        trunc_ln301_25_reg_3234 <= trunc_ln301_25_fu_2158_p1;
        trunc_ln301_26_reg_3247 <= trunc_ln301_26_fu_2170_p1;
        trunc_ln301_27_reg_3260 <= trunc_ln301_27_fu_2182_p1;
        trunc_ln301_28_reg_3273 <= trunc_ln301_28_fu_2194_p1;
        trunc_ln301_29_reg_3286 <= trunc_ln301_29_fu_2206_p1;
        trunc_ln301_30_reg_3299 <= trunc_ln301_30_fu_2218_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_18_reg_3212_pp1_iter1_reg <= tmp_18_reg_3212;
        tmp_19_reg_3225_pp1_iter1_reg <= tmp_19_reg_3225;
        tmp_20_reg_3238_pp1_iter1_reg <= tmp_20_reg_3238;
        tmp_21_reg_3251_pp1_iter1_reg <= tmp_21_reg_3251;
        tmp_22_reg_3264_pp1_iter1_reg <= tmp_22_reg_3264;
        tmp_23_reg_3277_pp1_iter1_reg <= tmp_23_reg_3277;
        tmp_24_reg_3290_pp1_iter1_reg <= tmp_24_reg_3290;
        tmp_25_reg_3303_pp1_iter1_reg <= tmp_25_reg_3303;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln19_reg_3131 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        tmp_25_reg_3303 <= inputs_7_q0[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_fu_1706_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln1_reg_3003 <= {{ap_phi_mux_j_0_0_phi_fu_1664_p4[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln301_11_reg_3046 <= trunc_ln301_11_fu_1924_p1;
        trunc_ln301_12_reg_3051 <= {{counts_4_q0[13:8]}};
        trunc_ln301_13_reg_3056 <= {{counts_4_q0[21:16]}};
        trunc_ln301_14_reg_3066 <= trunc_ln301_14_fu_1958_p1;
        trunc_ln301_15_reg_3071 <= {{counts_5_q0[13:8]}};
        trunc_ln301_16_reg_3076 <= {{counts_5_q0[21:16]}};
        trunc_ln301_17_reg_3086 <= trunc_ln301_17_fu_1992_p1;
        trunc_ln301_18_reg_3091 <= {{counts_6_q0[13:8]}};
        trunc_ln301_19_reg_3096 <= {{counts_6_q0[21:16]}};
        trunc_ln301_20_reg_3106 <= trunc_ln301_20_fu_2026_p1;
        trunc_ln301_21_reg_3111 <= {{counts_7_q0[13:8]}};
        trunc_ln301_22_reg_3116 <= {{counts_7_q0[21:16]}};
        trunc_ln302_4_reg_3061 <= {{counts_4_q0[29:24]}};
        trunc_ln302_5_reg_3081 <= {{counts_5_q0[29:24]}};
        trunc_ln302_6_reg_3101 <= {{counts_6_q0[29:24]}};
        trunc_ln302_7_reg_3121 <= {{counts_7_q0[29:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_fu_2454_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        trunc_ln3_reg_3357 <= {{ap_phi_mux_k_0_0_phi_fu_1699_p4[4:1]}};
        zext_ln36_1_reg_3383[1 : 0] <= zext_ln36_1_fu_2500_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln19_fu_2100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        zext_ln20_reg_3135[3 : 0] <= zext_ln20_fu_2116_p1[3 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        FR_0_V_address0 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_0_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_0_V_address0 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else begin
        FR_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            FR_0_V_address1 = zext_ln555_2_fu_2757_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_0_V_address1 = zext_ln555_1_fu_2518_p1;
        end else begin
            FR_0_V_address1 = 'bx;
        end
    end else begin
        FR_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_0_V_ce0 = 1'b1;
    end else begin
        FR_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_0_V_ce1 = 1'b1;
    end else begin
        FR_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_18_reg_3212_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_0_V_we0 = 1'b1;
    end else begin
        FR_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        FR_1_V_address0 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_1_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_1_V_address0 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else begin
        FR_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            FR_1_V_address1 = zext_ln555_2_fu_2757_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_1_V_address1 = zext_ln555_1_fu_2518_p1;
        end else begin
            FR_1_V_address1 = 'bx;
        end
    end else begin
        FR_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_1_V_ce0 = 1'b1;
    end else begin
        FR_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_1_V_ce1 = 1'b1;
    end else begin
        FR_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_19_reg_3225_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_1_V_we0 = 1'b1;
    end else begin
        FR_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        FR_2_V_address0 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_2_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_2_V_address0 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else begin
        FR_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            FR_2_V_address1 = zext_ln555_2_fu_2757_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_2_V_address1 = zext_ln555_1_fu_2518_p1;
        end else begin
            FR_2_V_address1 = 'bx;
        end
    end else begin
        FR_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_2_V_ce0 = 1'b1;
    end else begin
        FR_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_2_V_ce1 = 1'b1;
    end else begin
        FR_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_20_reg_3238_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_2_V_we0 = 1'b1;
    end else begin
        FR_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        FR_3_V_address0 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_3_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_3_V_address0 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else begin
        FR_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            FR_3_V_address1 = zext_ln555_2_fu_2757_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_3_V_address1 = zext_ln555_1_fu_2518_p1;
        end else begin
            FR_3_V_address1 = 'bx;
        end
    end else begin
        FR_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_3_V_ce0 = 1'b1;
    end else begin
        FR_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_3_V_ce1 = 1'b1;
    end else begin
        FR_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_21_reg_3251_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_3_V_we0 = 1'b1;
    end else begin
        FR_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        FR_4_V_address0 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_4_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_4_V_address0 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else begin
        FR_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            FR_4_V_address1 = zext_ln555_2_fu_2757_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_4_V_address1 = zext_ln555_1_fu_2518_p1;
        end else begin
            FR_4_V_address1 = 'bx;
        end
    end else begin
        FR_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_4_V_ce0 = 1'b1;
    end else begin
        FR_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_4_V_ce1 = 1'b1;
    end else begin
        FR_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_22_reg_3264_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_4_V_we0 = 1'b1;
    end else begin
        FR_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        FR_5_V_address0 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_5_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_5_V_address0 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else begin
        FR_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            FR_5_V_address1 = zext_ln555_2_fu_2757_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_5_V_address1 = zext_ln555_1_fu_2518_p1;
        end else begin
            FR_5_V_address1 = 'bx;
        end
    end else begin
        FR_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_5_V_ce0 = 1'b1;
    end else begin
        FR_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_5_V_ce1 = 1'b1;
    end else begin
        FR_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_23_reg_3277_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_5_V_we0 = 1'b1;
    end else begin
        FR_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        FR_6_V_address0 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_6_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_6_V_address0 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else begin
        FR_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            FR_6_V_address1 = zext_ln555_2_fu_2757_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_6_V_address1 = zext_ln555_1_fu_2518_p1;
        end else begin
            FR_6_V_address1 = 'bx;
        end
    end else begin
        FR_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_6_V_ce0 = 1'b1;
    end else begin
        FR_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_6_V_ce1 = 1'b1;
    end else begin
        FR_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_24_reg_3290_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_6_V_we0 = 1'b1;
    end else begin
        FR_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        FR_7_V_address0 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_7_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_7_V_address0 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else begin
        FR_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            FR_7_V_address1 = zext_ln555_2_fu_2757_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_7_V_address1 = zext_ln555_1_fu_2518_p1;
        end else begin
            FR_7_V_address1 = 'bx;
        end
    end else begin
        FR_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_7_V_ce0 = 1'b1;
    end else begin
        FR_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_7_V_ce1 = 1'b1;
    end else begin
        FR_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_25_reg_3303_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_7_V_we0 = 1'b1;
    end else begin
        FR_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln12_fu_1706_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln19_fu_2100_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln31_fu_2454_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln19_reg_3131 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i_0_0_phi_fu_1688_p4 = add_ln19_reg_3203;
    end else begin
        ap_phi_mux_i_0_0_phi_fu_1688_p4 = i_0_0_reg_1684;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_0_0_phi_fu_1664_p4 = add_ln12_reg_3126;
    end else begin
        ap_phi_mux_j_0_0_phi_fu_1664_p4 = j_0_0_reg_1660;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln31_reg_3353 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_k_0_0_phi_fu_1699_p4 = add_ln31_reg_3543;
    end else begin
        ap_phi_mux_k_0_0_phi_fu_1699_p4 = k_0_0_reg_1695;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_0_V_address0 = zext_ln555_2_fu_2757_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_0_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_0_V_address0 = cnt_0_V_addr_5_reg_3216;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_0_V_address0 = zext_ln20_reg_3135;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_0_V_address0 = zext_ln321_2_fu_2071_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_0_V_address0 = zext_ln321_fu_1749_p1;
    end else begin
        cnt_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_0_V_address1 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_0_V_address1 = zext_ln555_1_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_0_V_address1 = cnt_0_V_addr_6_reg_3313;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_0_V_address1 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_0_V_address1 = zext_ln321_3_fu_2088_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_0_V_address1 = zext_ln321_1_fu_1841_p1;
    end else begin
        cnt_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_0_V_ce0 = 1'b1;
    end else begin
        cnt_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_0_V_ce1 = 1'b1;
    end else begin
        cnt_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_0_V_d0 = add_ln700_fu_2230_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_0_V_d0 = trunc_ln301_11_reg_3046;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_0_V_d0 = trunc_ln301_fu_1744_p1;
    end else begin
        cnt_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_0_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_0_V_d1 = trunc_ln301_17_reg_3086;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_0_V_d1 = trunc_ln301_4_fu_1831_p1;
    end else begin
        cnt_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_23_reg_3208 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_0_V_we0 = 1'b1;
    end else begin
        cnt_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_18_reg_3212_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_0_V_we1 = 1'b1;
    end else begin
        cnt_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_1_V_address0 = zext_ln555_2_fu_2757_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_1_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_1_V_address0 = cnt_1_V_addr_5_reg_3229;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_1_V_address0 = zext_ln20_reg_3135;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_1_V_address0 = zext_ln321_2_fu_2071_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_1_V_address0 = zext_ln321_fu_1749_p1;
    end else begin
        cnt_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_1_V_address1 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_1_V_address1 = zext_ln555_1_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_1_V_address1 = cnt_1_V_addr_6_reg_3318;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_1_V_address1 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_1_V_address1 = zext_ln321_3_fu_2088_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_1_V_address1 = zext_ln321_1_fu_1841_p1;
    end else begin
        cnt_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_1_V_ce0 = 1'b1;
    end else begin
        cnt_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_1_V_ce1 = 1'b1;
    end else begin
        cnt_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_1_V_d0 = add_ln700_1_fu_2237_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_1_V_d0 = trunc_ln301_12_reg_3051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_1_V_d0 = {{counts_0_q0[13:8]}};
    end else begin
        cnt_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_1_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_1_V_d1 = trunc_ln301_18_reg_3091;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_1_V_d1 = {{counts_2_q0[13:8]}};
    end else begin
        cnt_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_24_reg_3221 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_1_V_we0 = 1'b1;
    end else begin
        cnt_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_19_reg_3225_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_1_V_we1 = 1'b1;
    end else begin
        cnt_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_2_V_address0 = zext_ln555_2_fu_2757_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_2_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_2_V_address0 = cnt_2_V_addr_6_reg_3242;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_2_V_address0 = zext_ln20_reg_3135;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_2_V_address0 = zext_ln321_2_fu_2071_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_2_V_address0 = zext_ln321_fu_1749_p1;
    end else begin
        cnt_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_2_V_address1 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_2_V_address1 = zext_ln555_1_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_2_V_address1 = cnt_2_V_addr_7_reg_3323;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_2_V_address1 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_2_V_address1 = zext_ln321_3_fu_2088_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_2_V_address1 = zext_ln321_1_fu_1841_p1;
    end else begin
        cnt_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_2_V_ce0 = 1'b1;
    end else begin
        cnt_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_2_V_ce1 = 1'b1;
    end else begin
        cnt_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_2_V_d0 = add_ln700_2_fu_2244_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_2_V_d0 = trunc_ln301_13_reg_3056;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_2_V_d0 = {{counts_0_q0[21:16]}};
    end else begin
        cnt_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_2_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_2_V_d1 = trunc_ln301_19_reg_3096;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_2_V_d1 = {{counts_2_q0[21:16]}};
    end else begin
        cnt_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_25_reg_3234 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_2_V_we0 = 1'b1;
    end else begin
        cnt_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_20_reg_3238_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_2_V_we1 = 1'b1;
    end else begin
        cnt_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_3_V_address0 = zext_ln555_2_fu_2757_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_3_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_3_V_address0 = cnt_3_V_addr_6_reg_3255;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_3_V_address0 = zext_ln20_reg_3135;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_3_V_address0 = zext_ln321_2_fu_2071_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_3_V_address0 = zext_ln321_fu_1749_p1;
    end else begin
        cnt_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_3_V_address1 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_3_V_address1 = zext_ln555_1_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_3_V_address1 = cnt_3_V_addr_7_reg_3328;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_3_V_address1 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_3_V_address1 = zext_ln321_3_fu_2088_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_3_V_address1 = zext_ln321_1_fu_1841_p1;
    end else begin
        cnt_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_3_V_ce0 = 1'b1;
    end else begin
        cnt_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_3_V_ce1 = 1'b1;
    end else begin
        cnt_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_3_V_d0 = add_ln700_3_fu_2251_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_3_V_d0 = trunc_ln302_4_reg_3061;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_3_V_d0 = {{counts_0_q0[29:24]}};
    end else begin
        cnt_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_3_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_3_V_d1 = trunc_ln302_6_reg_3101;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_3_V_d1 = {{counts_2_q0[29:24]}};
    end else begin
        cnt_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_26_reg_3247 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_3_V_we0 = 1'b1;
    end else begin
        cnt_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_21_reg_3251_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_3_V_we1 = 1'b1;
    end else begin
        cnt_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_4_V_address0 = zext_ln555_2_fu_2757_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_4_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_4_V_address0 = cnt_4_V_addr_6_reg_3268;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_4_V_address0 = zext_ln20_reg_3135;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_4_V_address0 = zext_ln321_2_fu_2071_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_4_V_address0 = zext_ln321_fu_1749_p1;
    end else begin
        cnt_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_4_V_address1 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_4_V_address1 = zext_ln555_1_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_4_V_address1 = cnt_4_V_addr_7_reg_3333;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_4_V_address1 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_4_V_address1 = zext_ln321_3_fu_2088_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_4_V_address1 = zext_ln321_1_fu_1841_p1;
    end else begin
        cnt_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_4_V_ce0 = 1'b1;
    end else begin
        cnt_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_4_V_ce1 = 1'b1;
    end else begin
        cnt_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_4_V_d0 = add_ln700_4_fu_2258_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_4_V_d0 = trunc_ln301_14_reg_3066;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_4_V_d0 = trunc_ln301_3_fu_1793_p1;
    end else begin
        cnt_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_4_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_4_V_d1 = trunc_ln301_20_reg_3106;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_4_V_d1 = trunc_ln301_6_fu_1886_p1;
    end else begin
        cnt_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_27_reg_3260 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_4_V_we0 = 1'b1;
    end else begin
        cnt_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_22_reg_3264_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_4_V_we1 = 1'b1;
    end else begin
        cnt_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_5_V_address0 = zext_ln555_2_fu_2757_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_5_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_5_V_address0 = cnt_5_V_addr_7_reg_3281;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_5_V_address0 = zext_ln20_reg_3135;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_5_V_address0 = zext_ln321_2_fu_2071_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_5_V_address0 = zext_ln321_fu_1749_p1;
    end else begin
        cnt_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_5_V_address1 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_5_V_address1 = zext_ln555_1_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_5_V_address1 = cnt_5_V_addr_8_reg_3338;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_5_V_address1 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_5_V_address1 = zext_ln321_3_fu_2088_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_5_V_address1 = zext_ln321_1_fu_1841_p1;
    end else begin
        cnt_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_5_V_ce0 = 1'b1;
    end else begin
        cnt_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_5_V_ce1 = 1'b1;
    end else begin
        cnt_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_5_V_d0 = add_ln700_5_fu_2265_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_5_V_d0 = trunc_ln301_15_reg_3071;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_5_V_d0 = {{counts_1_q0[13:8]}};
    end else begin
        cnt_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_5_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_5_V_d1 = trunc_ln301_21_reg_3111;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_5_V_d1 = {{counts_3_q0[13:8]}};
    end else begin
        cnt_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_28_reg_3273 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_5_V_we0 = 1'b1;
    end else begin
        cnt_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_23_reg_3277_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_5_V_we1 = 1'b1;
    end else begin
        cnt_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_6_V_address0 = zext_ln555_2_fu_2757_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_6_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_6_V_address0 = cnt_6_V_addr_7_reg_3294;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_6_V_address0 = zext_ln20_reg_3135;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_6_V_address0 = zext_ln321_2_fu_2071_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_6_V_address0 = zext_ln321_fu_1749_p1;
    end else begin
        cnt_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_6_V_address1 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_6_V_address1 = zext_ln555_1_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_6_V_address1 = cnt_6_V_addr_8_reg_3343;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_6_V_address1 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_6_V_address1 = zext_ln321_3_fu_2088_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_6_V_address1 = zext_ln321_1_fu_1841_p1;
    end else begin
        cnt_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_6_V_ce0 = 1'b1;
    end else begin
        cnt_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_6_V_ce1 = 1'b1;
    end else begin
        cnt_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_6_V_d0 = add_ln700_6_fu_2272_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_6_V_d0 = trunc_ln301_16_reg_3076;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_6_V_d0 = {{counts_1_q0[21:16]}};
    end else begin
        cnt_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_6_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_6_V_d1 = trunc_ln301_22_reg_3116;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_6_V_d1 = {{counts_3_q0[21:16]}};
    end else begin
        cnt_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_29_reg_3286 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_6_V_we0 = 1'b1;
    end else begin
        cnt_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_24_reg_3290_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_6_V_we1 = 1'b1;
    end else begin
        cnt_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_7_V_address0 = zext_ln555_2_fu_2757_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_7_V_address0 = zext_ln555_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_7_V_address0 = cnt_7_V_addr_8_reg_3308;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_7_V_address0 = zext_ln20_reg_3135;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_7_V_address0 = zext_ln321_2_fu_2071_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_7_V_address0 = zext_ln321_fu_1749_p1;
    end else begin
        cnt_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        cnt_7_V_address1 = zext_ln555_3_fu_2782_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_7_V_address1 = zext_ln555_1_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_7_V_address1 = cnt_7_V_addr_9_reg_3348;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        cnt_7_V_address1 = zext_ln20_reg_3135_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_7_V_address1 = zext_ln321_3_fu_2088_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_7_V_address1 = zext_ln321_1_fu_1841_p1;
    end else begin
        cnt_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_7_V_ce0 = 1'b1;
    end else begin
        cnt_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_7_V_ce1 = 1'b1;
    end else begin
        cnt_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_7_V_d0 = add_ln700_7_fu_2279_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_7_V_d0 = trunc_ln302_5_reg_3081;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_7_V_d0 = {{counts_1_q0[29:24]}};
    end else begin
        cnt_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_7_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_7_V_d1 = trunc_ln302_7_reg_3121;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_7_V_d1 = {{counts_3_q0[29:24]}};
    end else begin
        cnt_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_30_reg_3299 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_7_V_we0 = 1'b1;
    end else begin
        cnt_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_25_reg_3303_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_2994 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_7_V_we1 = 1'b1;
    end else begin
        cnt_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        counts_0_address0 = zext_ln36_1_reg_3383;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_0_address0 = zext_ln13_fu_1722_p1;
    end else begin
        counts_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        counts_0_ce0 = 1'b1;
    end else begin
        counts_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln31_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        counts_0_we0 = 1'b1;
    end else begin
        counts_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        counts_1_address0 = zext_ln36_1_reg_3383;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_1_address0 = zext_ln13_fu_1722_p1;
    end else begin
        counts_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        counts_1_ce0 = 1'b1;
    end else begin
        counts_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln31_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        counts_1_we0 = 1'b1;
    end else begin
        counts_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        counts_2_address0 = zext_ln36_1_reg_3383;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_2_address0 = zext_ln13_fu_1722_p1;
    end else begin
        counts_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        counts_2_ce0 = 1'b1;
    end else begin
        counts_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln31_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        counts_2_we0 = 1'b1;
    end else begin
        counts_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        counts_3_address0 = zext_ln36_1_reg_3383;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_3_address0 = zext_ln13_fu_1722_p1;
    end else begin
        counts_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        counts_3_ce0 = 1'b1;
    end else begin
        counts_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln31_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        counts_3_we0 = 1'b1;
    end else begin
        counts_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_4_address0 = zext_ln36_1_reg_3383;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_4_address0 = zext_ln13_fu_1722_p1;
    end else begin
        counts_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        counts_4_ce0 = 1'b1;
    end else begin
        counts_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_4_we0 = 1'b1;
    end else begin
        counts_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_5_address0 = zext_ln36_1_reg_3383;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_5_address0 = zext_ln13_fu_1722_p1;
    end else begin
        counts_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        counts_5_ce0 = 1'b1;
    end else begin
        counts_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_5_we0 = 1'b1;
    end else begin
        counts_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_6_address0 = zext_ln36_1_reg_3383;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_6_address0 = zext_ln13_fu_1722_p1;
    end else begin
        counts_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        counts_6_ce0 = 1'b1;
    end else begin
        counts_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_6_we0 = 1'b1;
    end else begin
        counts_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_7_address0 = zext_ln36_1_reg_3383;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_7_address0 = zext_ln13_fu_1722_p1;
    end else begin
        counts_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        counts_7_ce0 = 1'b1;
    end else begin
        counts_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_7_we0 = 1'b1;
    end else begin
        counts_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_0_ce0 = 1'b1;
    end else begin
        inputs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_1_ce0 = 1'b1;
    end else begin
        inputs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_2_ce0 = 1'b1;
    end else begin
        inputs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_3_ce0 = 1'b1;
    end else begin
        inputs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_4_ce0 = 1'b1;
    end else begin
        inputs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_5_ce0 = 1'b1;
    end else begin
        inputs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_6_ce0 = 1'b1;
    end else begin
        inputs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_7_ce0 = 1'b1;
    end else begin
        inputs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            outputs_0_address0 = zext_ln36_1_reg_3383;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_0_address0 = zext_ln36_1_fu_2500_p1;
        end else begin
            outputs_0_address0 = 'bx;
        end
    end else begin
        outputs_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_0_ce0 = 1'b1;
    end else begin
        outputs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            outputs_0_d0 = zext_ln42_fu_2591_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_0_d0 = 32'd1;
        end else begin
            outputs_0_d0 = 'bx;
        end
    end else begin
        outputs_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln31_reg_3353 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_fu_2454_p2 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_0_we0 = 1'b1;
    end else begin
        outputs_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            outputs_1_address0 = zext_ln36_1_reg_3383;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_1_address0 = zext_ln36_1_fu_2500_p1;
        end else begin
            outputs_1_address0 = 'bx;
        end
    end else begin
        outputs_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_1_ce0 = 1'b1;
    end else begin
        outputs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            outputs_1_d0 = zext_ln42_1_fu_2643_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_1_d0 = 32'd1;
        end else begin
            outputs_1_d0 = 'bx;
        end
    end else begin
        outputs_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln31_reg_3353 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_fu_2454_p2 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_1_we0 = 1'b1;
    end else begin
        outputs_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            outputs_2_address0 = zext_ln36_1_reg_3383;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_2_address0 = zext_ln36_1_fu_2500_p1;
        end else begin
            outputs_2_address0 = 'bx;
        end
    end else begin
        outputs_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_2_ce0 = 1'b1;
    end else begin
        outputs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            outputs_2_d0 = zext_ln42_2_fu_2695_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_2_d0 = 32'd1;
        end else begin
            outputs_2_d0 = 'bx;
        end
    end else begin
        outputs_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln31_reg_3353 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_fu_2454_p2 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_2_we0 = 1'b1;
    end else begin
        outputs_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            outputs_3_address0 = zext_ln36_1_reg_3383;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_3_address0 = zext_ln36_1_fu_2500_p1;
        end else begin
            outputs_3_address0 = 'bx;
        end
    end else begin
        outputs_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_3_ce0 = 1'b1;
    end else begin
        outputs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            outputs_3_d0 = zext_ln42_3_fu_2747_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_3_d0 = 32'd1;
        end else begin
            outputs_3_d0 = 'bx;
        end
    end else begin
        outputs_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln31_reg_3353 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_fu_2454_p2 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_3_we0 = 1'b1;
    end else begin
        outputs_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        outputs_4_address0 = zext_ln36_1_reg_3383_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_4_address0 = zext_ln36_1_fu_2500_p1;
    end else begin
        outputs_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_4_ce0 = 1'b1;
    end else begin
        outputs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        outputs_4_d0 = zext_ln42_4_fu_2914_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_4_d0 = 32'd1;
    end else begin
        outputs_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (p_090_0217_0_reg_1672 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_fu_2454_p2 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_4_we0 = 1'b1;
    end else begin
        outputs_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        outputs_5_address0 = zext_ln36_1_reg_3383_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_5_address0 = zext_ln36_1_fu_2500_p1;
    end else begin
        outputs_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_5_ce0 = 1'b1;
    end else begin
        outputs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        outputs_5_d0 = zext_ln42_5_fu_2939_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_5_d0 = 32'd1;
    end else begin
        outputs_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (p_090_0217_0_reg_1672 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_fu_2454_p2 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_5_we0 = 1'b1;
    end else begin
        outputs_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        outputs_6_address0 = zext_ln36_1_reg_3383_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_6_address0 = zext_ln36_1_fu_2500_p1;
    end else begin
        outputs_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_6_ce0 = 1'b1;
    end else begin
        outputs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        outputs_6_d0 = zext_ln42_6_fu_2964_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_6_d0 = 32'd1;
    end else begin
        outputs_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (p_090_0217_0_reg_1672 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_fu_2454_p2 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_6_we0 = 1'b1;
    end else begin
        outputs_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        outputs_7_address0 = zext_ln36_1_reg_3383_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_7_address0 = zext_ln36_1_fu_2500_p1;
    end else begin
        outputs_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_7_ce0 = 1'b1;
    end else begin
        outputs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        outputs_7_d0 = zext_ln42_7_fu_2989_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_7_d0 = 32'd1;
    end else begin
        outputs_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (p_090_0217_0_reg_1672 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln31_fu_2454_p2 == 1'd0) & (p_090_0217_0_reg_1672 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_7_we0 = 1'b1;
    end else begin
        outputs_7_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln12_fu_1706_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln12_fu_1706_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln19_fu_2100_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln19_fu_2100_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln31_fu_2454_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln31_fu_2454_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FR_0_V_d0 = (zext_ln209_fu_2292_p1 + zext_ln209_1_fu_2296_p1);

assign FR_1_V_d0 = (zext_ln209_2_fu_2313_p1 + zext_ln209_3_fu_2317_p1);

assign FR_2_V_d0 = (zext_ln209_4_fu_2334_p1 + zext_ln209_5_fu_2338_p1);

assign FR_3_V_d0 = (zext_ln209_6_fu_2355_p1 + zext_ln209_7_fu_2359_p1);

assign FR_4_V_d0 = (zext_ln209_8_fu_2376_p1 + zext_ln209_9_fu_2380_p1);

assign FR_5_V_d0 = (zext_ln209_10_fu_2397_p1 + zext_ln209_11_fu_2401_p1);

assign FR_6_V_d0 = (zext_ln209_12_fu_2418_p1 + zext_ln209_13_fu_2422_p1);

assign FR_7_V_d0 = (zext_ln209_14_fu_2439_p1 + zext_ln209_15_fu_2443_p1);

assign add_ln12_fu_2060_p2 = (5'd8 + j_0_0_reg_1660);

assign add_ln19_fu_2128_p2 = (ap_phi_mux_i_0_0_phi_fu_1688_p4 + 7'd8);

assign add_ln31_fu_2538_p2 = (ap_phi_mux_k_0_0_phi_fu_1699_p4 + 5'd8);

assign add_ln700_1_fu_2237_p2 = (cnt_1_V_q0 + 6'd1);

assign add_ln700_2_fu_2244_p2 = (cnt_2_V_q0 + 6'd1);

assign add_ln700_3_fu_2251_p2 = (cnt_3_V_q0 + 6'd1);

assign add_ln700_4_fu_2258_p2 = (cnt_4_V_q0 + 6'd1);

assign add_ln700_5_fu_2265_p2 = (cnt_5_V_q0 + 6'd1);

assign add_ln700_6_fu_2272_p2 = (cnt_6_V_q0 + 6'd1);

assign add_ln700_7_fu_2279_p2 = (cnt_7_V_q0 + 6'd1);

assign add_ln700_fu_2230_p2 = (cnt_0_V_q0 + 6'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign counts_0_d0 = tmp_3_fu_2544_p8;

assign counts_1_d0 = tmp_4_fu_2596_p8;

assign counts_2_d0 = tmp_5_fu_2648_p8;

assign counts_3_d0 = tmp_6_fu_2700_p8;

assign counts_4_d0 = tmp_7_fu_2802_p8;

assign counts_5_d0 = tmp_8_fu_2825_p8;

assign counts_6_d0 = tmp_9_fu_2848_p8;

assign counts_7_d0 = tmp_s_fu_2871_p8;

assign icmp_ln12_fu_1706_p2 = ((ap_phi_mux_j_0_0_phi_fu_1664_p4 == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_2100_p2 = ((ap_phi_mux_i_0_0_phi_fu_1688_p4 == 7'd96) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_2454_p2 = ((ap_phi_mux_k_0_0_phi_fu_1699_p4 == 5'd24) ? 1'b1 : 1'b0);

assign inputs_0_address0 = zext_ln20_fu_2116_p1;

assign inputs_1_address0 = zext_ln20_fu_2116_p1;

assign inputs_2_address0 = zext_ln20_fu_2116_p1;

assign inputs_3_address0 = zext_ln20_fu_2116_p1;

assign inputs_4_address0 = zext_ln20_fu_2116_p1;

assign inputs_5_address0 = zext_ln20_fu_2116_p1;

assign inputs_6_address0 = zext_ln20_fu_2116_p1;

assign inputs_7_address0 = zext_ln20_fu_2116_p1;

assign lshr_ln1_fu_2106_p4 = {{ap_phi_mux_i_0_0_phi_fu_1688_p4[6:3]}};

assign lshr_ln2_fu_2490_p4 = {{ap_phi_mux_k_0_0_phi_fu_1699_p4[4:3]}};

assign lshr_ln_fu_1712_p4 = {{ap_phi_mux_j_0_0_phi_fu_1664_p4[4:3]}};

assign or_ln321_1_fu_2066_p2 = (trunc_ln1_reg_3003 | 4'd2);

assign or_ln321_2_fu_2083_p2 = (trunc_ln1_reg_3003 | 4'd3);

assign or_ln321_fu_1836_p2 = (trunc_ln1_reg_3003 | 4'd1);

assign or_ln555_1_fu_2752_p2 = (trunc_ln3_reg_3357 | 4'd2);

assign or_ln555_2_fu_2777_p2 = (trunc_ln3_reg_3357 | 4'd3);

assign or_ln555_fu_2512_p2 = (trunc_ln3_fu_2460_p4 | 4'd1);

assign shl_ln1503_1_fu_2307_p2 = cnt_1_V_q1 << 6'd2;

assign shl_ln1503_2_fu_2328_p2 = cnt_2_V_q1 << 6'd2;

assign shl_ln1503_3_fu_2349_p2 = cnt_3_V_q1 << 6'd2;

assign shl_ln1503_4_fu_2370_p2 = cnt_4_V_q1 << 6'd2;

assign shl_ln1503_5_fu_2391_p2 = cnt_5_V_q1 << 6'd2;

assign shl_ln1503_6_fu_2412_p2 = cnt_6_V_q1 << 6'd2;

assign shl_ln1503_7_fu_2433_p2 = cnt_7_V_q1 << 6'd2;

assign shl_ln1503_fu_2286_p2 = cnt_0_V_q1 << 6'd2;

assign tmp_10_fu_2579_p5 = {{{{FR_3_V_q0}, {zext_ln555_6_fu_2575_p1}}, {zext_ln555_5_fu_2571_p1}}, {zext_ln555_4_fu_2567_p1}};

assign tmp_11_fu_2631_p5 = {{{{FR_7_V_q0}, {zext_ln555_9_fu_2627_p1}}, {zext_ln555_8_fu_2623_p1}}, {zext_ln555_7_fu_2619_p1}};

assign tmp_12_fu_2683_p5 = {{{{FR_3_V_q1}, {zext_ln555_12_fu_2679_p1}}, {zext_ln555_11_fu_2675_p1}}, {zext_ln555_10_fu_2671_p1}};

assign tmp_13_fu_2735_p5 = {{{{FR_7_V_q1}, {zext_ln555_15_fu_2731_p1}}, {zext_ln555_14_fu_2727_p1}}, {zext_ln555_13_fu_2723_p1}};

assign tmp_14_fu_2903_p5 = {{{{FR_3_V_load_2_reg_3723}, {zext_ln555_18_fu_2900_p1}}, {zext_ln555_17_fu_2897_p1}}, {zext_ln555_16_fu_2894_p1}};

assign tmp_15_fu_2928_p5 = {{{{FR_7_V_load_2_reg_3743}, {zext_ln555_21_fu_2925_p1}}, {zext_ln555_20_fu_2922_p1}}, {zext_ln555_19_fu_2919_p1}};

assign tmp_16_fu_2953_p5 = {{{{FR_3_V_load_3_reg_3763}, {zext_ln555_24_fu_2950_p1}}, {zext_ln555_23_fu_2947_p1}}, {zext_ln555_22_fu_2944_p1}};

assign tmp_17_fu_2978_p5 = {{{{FR_7_V_load_3_reg_3783}, {zext_ln555_27_fu_2975_p1}}, {zext_ln555_26_fu_2972_p1}}, {zext_ln555_25_fu_2969_p1}};

assign tmp_3_fu_2544_p8 = {{{{{{{cnt_3_V_q0}, {2'd0}}, {cnt_2_V_q0}}, {2'd0}}, {cnt_1_V_q0}}, {2'd0}}, {cnt_0_V_q0}};

assign tmp_4_fu_2596_p8 = {{{{{{{cnt_7_V_q0}, {2'd0}}, {cnt_6_V_q0}}, {2'd0}}, {cnt_5_V_q0}}, {2'd0}}, {cnt_4_V_q0}};

assign tmp_5_fu_2648_p8 = {{{{{{{cnt_3_V_q1}, {2'd0}}, {cnt_2_V_q1}}, {2'd0}}, {cnt_1_V_q1}}, {2'd0}}, {cnt_0_V_q1}};

assign tmp_6_fu_2700_p8 = {{{{{{{cnt_7_V_q1}, {2'd0}}, {cnt_6_V_q1}}, {2'd0}}, {cnt_5_V_q1}}, {2'd0}}, {cnt_4_V_q1}};

assign tmp_7_fu_2802_p8 = {{{{{{{cnt_3_V_q0}, {2'd0}}, {cnt_2_V_q0}}, {2'd0}}, {cnt_1_V_q0}}, {2'd0}}, {cnt_0_V_q0}};

assign tmp_8_fu_2825_p8 = {{{{{{{cnt_7_V_q0}, {2'd0}}, {cnt_6_V_q0}}, {2'd0}}, {cnt_5_V_q0}}, {2'd0}}, {cnt_4_V_q0}};

assign tmp_9_fu_2848_p8 = {{{{{{{cnt_3_V_q1}, {2'd0}}, {cnt_2_V_q1}}, {2'd0}}, {cnt_1_V_q1}}, {2'd0}}, {cnt_0_V_q1}};

assign tmp_s_fu_2871_p8 = {{{{{{{cnt_7_V_q1}, {2'd0}}, {cnt_6_V_q1}}, {2'd0}}, {cnt_5_V_q1}}, {2'd0}}, {cnt_4_V_q1}};

assign trunc_ln301_11_fu_1924_p1 = counts_4_q0[5:0];

assign trunc_ln301_14_fu_1958_p1 = counts_5_q0[5:0];

assign trunc_ln301_17_fu_1992_p1 = counts_6_q0[5:0];

assign trunc_ln301_20_fu_2026_p1 = counts_7_q0[5:0];

assign trunc_ln301_23_fu_2134_p1 = inputs_0_q0[0:0];

assign trunc_ln301_24_fu_2146_p1 = inputs_1_q0[0:0];

assign trunc_ln301_25_fu_2158_p1 = inputs_2_q0[0:0];

assign trunc_ln301_26_fu_2170_p1 = inputs_3_q0[0:0];

assign trunc_ln301_27_fu_2182_p1 = inputs_4_q0[0:0];

assign trunc_ln301_28_fu_2194_p1 = inputs_5_q0[0:0];

assign trunc_ln301_29_fu_2206_p1 = inputs_6_q0[0:0];

assign trunc_ln301_30_fu_2218_p1 = inputs_7_q0[0:0];

assign trunc_ln301_3_fu_1793_p1 = counts_1_q0[5:0];

assign trunc_ln301_4_fu_1831_p1 = counts_2_q0[5:0];

assign trunc_ln301_6_fu_1886_p1 = counts_3_q0[5:0];

assign trunc_ln301_fu_1744_p1 = counts_0_q0[5:0];

assign trunc_ln3_fu_2460_p4 = {{ap_phi_mux_k_0_0_phi_fu_1699_p4[4:1]}};

assign zext_ln13_fu_1722_p1 = lshr_ln_fu_1712_p4;

assign zext_ln209_10_fu_2397_p1 = shl_ln1503_5_fu_2391_p2;

assign zext_ln209_11_fu_2401_p1 = cnt_5_V_q1;

assign zext_ln209_12_fu_2418_p1 = shl_ln1503_6_fu_2412_p2;

assign zext_ln209_13_fu_2422_p1 = cnt_6_V_q1;

assign zext_ln209_14_fu_2439_p1 = shl_ln1503_7_fu_2433_p2;

assign zext_ln209_15_fu_2443_p1 = cnt_7_V_q1;

assign zext_ln209_1_fu_2296_p1 = cnt_0_V_q1;

assign zext_ln209_2_fu_2313_p1 = shl_ln1503_1_fu_2307_p2;

assign zext_ln209_3_fu_2317_p1 = cnt_1_V_q1;

assign zext_ln209_4_fu_2334_p1 = shl_ln1503_2_fu_2328_p2;

assign zext_ln209_5_fu_2338_p1 = cnt_2_V_q1;

assign zext_ln209_6_fu_2355_p1 = shl_ln1503_3_fu_2349_p2;

assign zext_ln209_7_fu_2359_p1 = cnt_3_V_q1;

assign zext_ln209_8_fu_2376_p1 = shl_ln1503_4_fu_2370_p2;

assign zext_ln209_9_fu_2380_p1 = cnt_4_V_q1;

assign zext_ln209_fu_2292_p1 = shl_ln1503_fu_2286_p2;

assign zext_ln20_fu_2116_p1 = lshr_ln1_fu_2106_p4;

assign zext_ln321_1_fu_1841_p1 = or_ln321_fu_1836_p2;

assign zext_ln321_2_fu_2071_p1 = or_ln321_1_fu_2066_p2;

assign zext_ln321_3_fu_2088_p1 = or_ln321_2_fu_2083_p2;

assign zext_ln321_fu_1749_p1 = trunc_ln1_reg_3003;

assign zext_ln36_1_fu_2500_p1 = lshr_ln2_fu_2490_p4;

assign zext_ln42_1_fu_2643_p1 = tmp_11_fu_2631_p5;

assign zext_ln42_2_fu_2695_p1 = tmp_12_fu_2683_p5;

assign zext_ln42_3_fu_2747_p1 = tmp_13_fu_2735_p5;

assign zext_ln42_4_fu_2914_p1 = tmp_14_fu_2903_p5;

assign zext_ln42_5_fu_2939_p1 = tmp_15_fu_2928_p5;

assign zext_ln42_6_fu_2964_p1 = tmp_16_fu_2953_p5;

assign zext_ln42_7_fu_2989_p1 = tmp_17_fu_2978_p5;

assign zext_ln42_fu_2591_p1 = tmp_10_fu_2579_p5;

assign zext_ln555_10_fu_2671_p1 = FR_0_V_q1;

assign zext_ln555_11_fu_2675_p1 = FR_1_V_q1;

assign zext_ln555_12_fu_2679_p1 = FR_2_V_q1;

assign zext_ln555_13_fu_2723_p1 = FR_4_V_q1;

assign zext_ln555_14_fu_2727_p1 = FR_5_V_q1;

assign zext_ln555_15_fu_2731_p1 = FR_6_V_q1;

assign zext_ln555_16_fu_2894_p1 = FR_0_V_load_2_reg_3708;

assign zext_ln555_17_fu_2897_p1 = FR_1_V_load_2_reg_3713;

assign zext_ln555_18_fu_2900_p1 = FR_2_V_load_2_reg_3718;

assign zext_ln555_19_fu_2919_p1 = FR_4_V_load_2_reg_3728;

assign zext_ln555_1_fu_2518_p1 = or_ln555_fu_2512_p2;

assign zext_ln555_20_fu_2922_p1 = FR_5_V_load_2_reg_3733;

assign zext_ln555_21_fu_2925_p1 = FR_6_V_load_2_reg_3738;

assign zext_ln555_22_fu_2944_p1 = FR_0_V_load_3_reg_3748;

assign zext_ln555_23_fu_2947_p1 = FR_1_V_load_3_reg_3753;

assign zext_ln555_24_fu_2950_p1 = FR_2_V_load_3_reg_3758;

assign zext_ln555_25_fu_2969_p1 = FR_4_V_load_3_reg_3768;

assign zext_ln555_26_fu_2972_p1 = FR_5_V_load_3_reg_3773;

assign zext_ln555_27_fu_2975_p1 = FR_6_V_load_3_reg_3778;

assign zext_ln555_2_fu_2757_p1 = or_ln555_1_fu_2752_p2;

assign zext_ln555_3_fu_2782_p1 = or_ln555_2_fu_2777_p2;

assign zext_ln555_4_fu_2567_p1 = FR_0_V_q0;

assign zext_ln555_5_fu_2571_p1 = FR_1_V_q0;

assign zext_ln555_6_fu_2575_p1 = FR_2_V_q0;

assign zext_ln555_7_fu_2619_p1 = FR_4_V_q0;

assign zext_ln555_8_fu_2623_p1 = FR_5_V_q0;

assign zext_ln555_9_fu_2627_p1 = FR_6_V_q0;

assign zext_ln555_fu_2470_p1 = trunc_ln3_fu_2460_p4;

always @ (posedge ap_clk) begin
    zext_ln20_reg_3135[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_3135_pp1_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln36_1_reg_3383[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    zext_ln36_1_reg_3383_pp2_iter1_reg[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
end

endmodule //estimate_FR_2
