@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":1709:4:1709:9|Found counter in view:work.ddr3_test_top(verilog) instance rst_n_cntr[15:0] 
@N: MO231 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2571:4:2571:9|Found counter in view:work.ddr_ulogic_uniq_1(verilog) instance sngl_cmd_cnt[4:0] 
@N: MO231 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2308:4:2308:9|Found counter in view:work.ddr_ulogic_uniq_1(verilog) instance init_cnt[15:0] 
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2376:4:2376:9|Removing sequential instance addr_interval[6] (in view: work.ddr_ulogic_uniq_1(verilog)) because it does not drive other instances.
@N: MO231 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2793:4:2793:9|Found counter in view:work.data_gen_chk_uniq_1(verilog) instance seqd32e[31:0] 
@N: MO231 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2752:4:2752:9|Found counter in view:work.data_gen_chk_uniq_1(verilog) instance seqd32[31:0] 
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2884:37:2884:74|Found 8 by 8 bit equality operator ('==') un1_exp_data_11 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2888:37:2888:76|Found 8 by 8 bit equality operator ('==') un1_exp_data_12 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2892:37:2892:78|Found 8 by 8 bit equality operator ('==') un1_exp_data_13 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2896:37:2896:78|Found 8 by 8 bit equality operator ('==') un1_exp_data_14 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2900:37:2900:78|Found 8 by 8 bit equality operator ('==') un1_exp_data_15 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2840:37:2840:70|Found 8 by 8 bit equality operator ('==') un1_exp_data (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2844:37:2844:72|Found 8 by 8 bit equality operator ('==') un1_exp_data_1 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2848:37:2848:74|Found 8 by 8 bit equality operator ('==') un1_exp_data_2 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2852:37:2852:74|Found 8 by 8 bit equality operator ('==') un1_exp_data_3 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2856:37:2856:74|Found 8 by 8 bit equality operator ('==') un1_exp_data_4 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2860:37:2860:74|Found 8 by 8 bit equality operator ('==') un1_exp_data_5 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2864:37:2864:74|Found 8 by 8 bit equality operator ('==') un1_exp_data_6 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2868:37:2868:74|Found 8 by 8 bit equality operator ('==') un1_exp_data_7 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2872:37:2872:74|Found 8 by 8 bit equality operator ('==') un1_exp_data_8 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2876:37:2876:74|Found 8 by 8 bit equality operator ('==') un1_exp_data_9 (in view: work.data_gen_chk_uniq_1(verilog))
@N: MF179 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2880:37:2880:74|Found 8 by 8 bit equality operator ('==') un1_exp_data_10 (in view: work.data_gen_chk_uniq_1(verilog))
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2376:4:2376:9|Removing sequential instance u_ddr_ulogic.addr_rd[0] (in view: work.ddr3_test_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2376:4:2376:9|Removing sequential instance u_ddr_ulogic.addr_wr[0] (in view: work.ddr3_test_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2420:4:2420:9|Removing sequential instance u_ddr_ulogic.addr[0] (in view: work.ddr3_test_top(verilog)) because it does not drive other instances.
@N: FX1056 |Writing EDF file: C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
