Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_1/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_1.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_1
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3889
Number of terminals:      128
Number of snets:          2
Number of nets:           1310

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 341.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 63670.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 12587.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 699.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 663.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1283 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 335 unique inst patterns.
[INFO DRT-0084]   Complete 1186 groups.
#scanned instances     = 3889
#unique  instances     = 341
#stdCellGenAp          = 11090
#stdCellValidPlanarAp  = 357
#stdCellValidViaAp     = 8033
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4542
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:04, memory = 132.80 (MB), peak = 132.80 (MB)

Number of guides:     14172

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4590.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4167.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2352.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 135.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 22.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 6964 vertical wires in 1 frboxes and 4302 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 611 vertical wires in 1 frboxes and 1388 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.73 (MB), peak = 159.31 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.58 (MB), peak = 159.31 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 199.19 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 259.23 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 273.56 (MB).
    Completing 40% with 163 violations.
    elapsed time = 00:00:01, memory = 305.66 (MB).
    Completing 50% with 163 violations.
    elapsed time = 00:00:01, memory = 328.70 (MB).
    Completing 60% with 346 violations.
    elapsed time = 00:00:02, memory = 346.88 (MB).
    Completing 70% with 346 violations.
    elapsed time = 00:00:02, memory = 360.50 (MB).
    Completing 80% with 346 violations.
    elapsed time = 00:00:03, memory = 361.08 (MB).
    Completing 90% with 531 violations.
    elapsed time = 00:00:03, memory = 406.77 (MB).
    Completing 100% with 695 violations.
    elapsed time = 00:00:04, memory = 408.06 (MB).
[INFO DRT-0199]   Number of violations = 1093.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       13    139     36      6
Min Hole             0      3      0      0
NS Metal             1      0      0      0
Recheck              0    267    124      7
Short                0    426     71      0
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:04, memory = 411.94 (MB), peak = 647.23 (MB)
Total wire length = 77793 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37292 um.
Total wire length on LAYER met2 = 35602 um.
Total wire length on LAYER met3 = 3415 um.
Total wire length on LAYER met4 = 1482 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12956.
Up-via summary (total 12956):.

------------------------
 FR_MASTERSLICE        0
            li1     5728
           met1     6965
           met2      222
           met3       41
           met4        0
------------------------
                   12956


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1093 violations.
    elapsed time = 00:00:00, memory = 419.20 (MB).
    Completing 20% with 1093 violations.
    elapsed time = 00:00:00, memory = 442.69 (MB).
    Completing 30% with 1093 violations.
    elapsed time = 00:00:00, memory = 447.88 (MB).
    Completing 40% with 843 violations.
    elapsed time = 00:00:01, memory = 446.16 (MB).
    Completing 50% with 843 violations.
    elapsed time = 00:00:01, memory = 447.66 (MB).
    Completing 60% with 622 violations.
    elapsed time = 00:00:02, memory = 446.97 (MB).
    Completing 70% with 622 violations.
    elapsed time = 00:00:02, memory = 448.05 (MB).
    Completing 80% with 622 violations.
    elapsed time = 00:00:02, memory = 448.50 (MB).
    Completing 90% with 463 violations.
    elapsed time = 00:00:03, memory = 449.36 (MB).
    Completing 100% with 276 violations.
    elapsed time = 00:00:03, memory = 449.45 (MB).
[INFO DRT-0199]   Number of violations = 283.
Viol/Layer        met1   met2
Metal Spacing       52     20
Recheck              5      2
Short              200      4
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:03, memory = 468.28 (MB), peak = 700.55 (MB)
Total wire length = 77220 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37003 um.
Total wire length on LAYER met2 = 35319 um.
Total wire length on LAYER met3 = 3377 um.
Total wire length on LAYER met4 = 1519 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12887.
Up-via summary (total 12887):.

------------------------
 FR_MASTERSLICE        0
            li1     5723
           met1     6901
           met2      221
           met3       42
           met4        0
------------------------
                   12887


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 283 violations.
    elapsed time = 00:00:00, memory = 468.28 (MB).
    Completing 20% with 283 violations.
    elapsed time = 00:00:00, memory = 468.28 (MB).
    Completing 30% with 283 violations.
    elapsed time = 00:00:00, memory = 480.89 (MB).
    Completing 40% with 251 violations.
    elapsed time = 00:00:00, memory = 480.89 (MB).
    Completing 50% with 251 violations.
    elapsed time = 00:00:01, memory = 480.89 (MB).
    Completing 60% with 252 violations.
    elapsed time = 00:00:01, memory = 480.89 (MB).
    Completing 70% with 252 violations.
    elapsed time = 00:00:01, memory = 480.89 (MB).
    Completing 80% with 252 violations.
    elapsed time = 00:00:02, memory = 480.94 (MB).
    Completing 90% with 215 violations.
    elapsed time = 00:00:02, memory = 493.80 (MB).
    Completing 100% with 191 violations.
    elapsed time = 00:00:03, memory = 493.80 (MB).
[INFO DRT-0199]   Number of violations = 191.
Viol/Layer        met1   met2
Metal Spacing       36     15
Short              136      4
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:03, memory = 498.67 (MB), peak = 731.83 (MB)
Total wire length = 76929 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36860 um.
Total wire length on LAYER met2 = 35151 um.
Total wire length on LAYER met3 = 3425 um.
Total wire length on LAYER met4 = 1491 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12784.
Up-via summary (total 12784):.

------------------------
 FR_MASTERSLICE        0
            li1     5723
           met1     6799
           met2      222
           met3       40
           met4        0
------------------------
                   12784


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 191 violations.
    elapsed time = 00:00:00, memory = 498.67 (MB).
    Completing 20% with 191 violations.
    elapsed time = 00:00:00, memory = 498.67 (MB).
    Completing 30% with 191 violations.
    elapsed time = 00:00:00, memory = 520.69 (MB).
    Completing 40% with 128 violations.
    elapsed time = 00:00:00, memory = 520.69 (MB).
    Completing 50% with 128 violations.
    elapsed time = 00:00:00, memory = 520.78 (MB).
    Completing 60% with 96 violations.
    elapsed time = 00:00:01, memory = 520.78 (MB).
    Completing 70% with 96 violations.
    elapsed time = 00:00:01, memory = 521.95 (MB).
    Completing 80% with 96 violations.
    elapsed time = 00:00:01, memory = 522.92 (MB).
    Completing 90% with 38 violations.
    elapsed time = 00:00:01, memory = 522.64 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 523.06 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short                4      1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 526.09 (MB), peak = 759.38 (MB)
Total wire length = 76866 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36081 um.
Total wire length on LAYER met2 = 35197 um.
Total wire length on LAYER met3 = 4095 um.
Total wire length on LAYER met4 = 1491 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12909.
Up-via summary (total 12909):.

------------------------
 FR_MASTERSLICE        0
            li1     5723
           met1     6821
           met2      325
           met3       40
           met4        0
------------------------
                   12909


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 526.09 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 526.09 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 526.09 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 526.09 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 526.09 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 526.09 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 526.09 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 526.09 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 526.09 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 526.09 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 526.09 (MB), peak = 759.38 (MB)
Total wire length = 76855 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36060 um.
Total wire length on LAYER met2 = 35198 um.
Total wire length on LAYER met3 = 4104 um.
Total wire length on LAYER met4 = 1491 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12915.
Up-via summary (total 12915):.

------------------------
 FR_MASTERSLICE        0
            li1     5723
           met1     6826
           met2      326
           met3       40
           met4        0
------------------------
                   12915


[INFO DRT-0198] Complete detail routing.
Total wire length = 76855 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36060 um.
Total wire length on LAYER met2 = 35198 um.
Total wire length on LAYER met3 = 4104 um.
Total wire length on LAYER met4 = 1491 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12915.
Up-via summary (total 12915):.

------------------------
 FR_MASTERSLICE        0
            li1     5723
           met1     6826
           met2      326
           met3       40
           met4        0
------------------------
                   12915


[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:14, memory = 526.09 (MB), peak = 759.38 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.sdc'…
