	(primitive_def PHASER_IN_PHY 92 109
		(pin BURSTPENDING BURSTPENDING input)
		(pin BURSTPENDINGPHY BURSTPENDINGPHY input)
		(pin COUNTERLOADEN COUNTERLOADEN input)
		(pin COUNTERLOADVAL5 COUNTERLOADVAL5 input)
		(pin COUNTERLOADVAL4 COUNTERLOADVAL4 input)
		(pin COUNTERLOADVAL3 COUNTERLOADVAL3 input)
		(pin COUNTERLOADVAL2 COUNTERLOADVAL2 input)
		(pin COUNTERLOADVAL1 COUNTERLOADVAL1 input)
		(pin COUNTERLOADVAL0 COUNTERLOADVAL0 input)
		(pin COUNTERREADEN COUNTERREADEN input)
		(pin COUNTERREADVAL5 COUNTERREADVAL5 output)
		(pin COUNTERREADVAL4 COUNTERREADVAL4 output)
		(pin COUNTERREADVAL3 COUNTERREADVAL3 output)
		(pin COUNTERREADVAL2 COUNTERREADVAL2 output)
		(pin COUNTERREADVAL1 COUNTERREADVAL1 output)
		(pin COUNTERREADVAL0 COUNTERREADVAL0 output)
		(pin DIVIDERST DIVIDERST input)
		(pin DQSFOUND DQSFOUND output)
		(pin DQSOUTOFRANGE DQSOUTOFRANGE output)
		(pin EDGEADV EDGEADV input)
		(pin ENCALIB1 ENCALIB1 input)
		(pin ENCALIB0 ENCALIB0 input)
		(pin ENCALIBPHY1 ENCALIBPHY1 input)
		(pin ENCALIBPHY0 ENCALIBPHY0 input)
		(pin ENSTG1 ENSTG1 input)
		(pin ENSTG1ADJUSTB ENSTG1ADJUSTB input)
		(pin FINEENABLE FINEENABLE input)
		(pin FINEINC FINEINC input)
		(pin FINEOVERFLOW FINEOVERFLOW output)
		(pin FREQREFCLK FREQREFCLK input)
		(pin ICLK ICLK output)
		(pin ICLKDIV ICLKDIV output)
		(pin ISERDESRST ISERDESRST output)
		(pin MEMREFCLK MEMREFCLK input)
		(pin PHASELOCKED PHASELOCKED output)
		(pin PHASEREFCLK PHASEREFCLK input)
		(pin RANKSEL1 RANKSEL1 input)
		(pin RANKSEL0 RANKSEL0 input)
		(pin RANKSELPHY1 RANKSELPHY1 input)
		(pin RANKSELPHY0 RANKSELPHY0 input)
		(pin RCLK RCLK output)
		(pin RST RST input)
		(pin RSTDQSFIND RSTDQSFIND input)
		(pin SCANCLK SCANCLK input)
		(pin SCANENB SCANENB input)
		(pin SCANIN SCANIN input)
		(pin SCANMODEB SCANMODEB input)
		(pin SCANOUT SCANOUT output)
		(pin SELCALORSTG1 SELCALORSTG1 input)
		(pin STG1INCDEC STG1INCDEC input)
		(pin STG1LOAD STG1LOAD input)
		(pin STG1OVERFLOW STG1OVERFLOW output)
		(pin STG1READ STG1READ input)
		(pin STG1REGL8 STG1REGL8 input)
		(pin STG1REGL7 STG1REGL7 input)
		(pin STG1REGL6 STG1REGL6 input)
		(pin STG1REGL5 STG1REGL5 input)
		(pin STG1REGL4 STG1REGL4 input)
		(pin STG1REGL3 STG1REGL3 input)
		(pin STG1REGL2 STG1REGL2 input)
		(pin STG1REGL1 STG1REGL1 input)
		(pin STG1REGL0 STG1REGL0 input)
		(pin STG1REGR8 STG1REGR8 output)
		(pin STG1REGR7 STG1REGR7 output)
		(pin STG1REGR6 STG1REGR6 output)
		(pin STG1REGR5 STG1REGR5 output)
		(pin STG1REGR4 STG1REGR4 output)
		(pin STG1REGR3 STG1REGR3 output)
		(pin STG1REGR2 STG1REGR2 output)
		(pin STG1REGR1 STG1REGR1 output)
		(pin STG1REGR0 STG1REGR0 output)
		(pin SYNCIN SYNCIN input)
		(pin SYSCLK SYSCLK input)
		(pin TESTIN13 TESTIN13 input)
		(pin TESTIN12 TESTIN12 input)
		(pin TESTIN11 TESTIN11 input)
		(pin TESTIN10 TESTIN10 input)
		(pin TESTIN9 TESTIN9 input)
		(pin TESTIN8 TESTIN8 input)
		(pin TESTIN7 TESTIN7 input)
		(pin TESTIN6 TESTIN6 input)
		(pin TESTIN5 TESTIN5 input)
		(pin TESTIN4 TESTIN4 input)
		(pin TESTIN3 TESTIN3 input)
		(pin TESTIN2 TESTIN2 input)
		(pin TESTIN1 TESTIN1 input)
		(pin TESTIN0 TESTIN0 input)
		(pin TESTOUT3 TESTOUT3 output)
		(pin TESTOUT2 TESTOUT2 output)
		(pin TESTOUT1 TESTOUT1 output)
		(pin TESTOUT0 TESTOUT0 output)
		(pin WRENABLE WRENABLE output)
		(element BURST_MODE 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT_DIV 0
			(cfg 4 2 3 5 6 7 8 9 10 11 12 13 14 15 16)
		)
		(element CTL_MODE 0
			(cfg HARD SOFT)
		)
		(element DQS_BIAS_MODE 0
			(cfg FALSE TRUE)
		)
		(element EN_TEST_RING 0
			(cfg FALSE TRUE)
		)
		(element FREQ_REF_DIV 0
			(cfg NONE DIV2)
		)
		(element HALF_CYCLE_ADJ 0
			(cfg FALSE TRUE)
		)
		(element ICLK_TO_RCLK_BYPASS 0
			(cfg TRUE FALSE)
		)
		(element OUTPUT_CLK_SRC 0
			(cfg PHASE_REF DELAYED_MEM_REF DELAYED_PHASE_REF DELAYED_REF FREQ_REF MEM_REF)
		)
		(element PD_REVERSE 0
			(cfg 4 1 2 3 5 6 7 8)
		)
		(element PHASER_IN_EN 0
			(cfg TRUE FALSE)
		)
		(element STG1_PD_UPDATE 0
			(cfg 2 3 4 5 6 7 8 9)
		)
		(element SYNC_IN_DIV_RST 0
			(cfg FALSE TRUE)
		)
		(element UPDATE_NONACTIVE 0
			(cfg FALSE TRUE)
		)
		(element WR_CYCLES 0
			(cfg FALSE TRUE)
		)
		(element BURSTPENDING 1
			(pin BURSTPENDING output)
			(conn BURSTPENDING BURSTPENDING ==> PHASER_IN_PHY BURSTPENDING)
		)
		(element BURSTPENDINGPHY 1
			(pin BURSTPENDINGPHY output)
			(conn BURSTPENDINGPHY BURSTPENDINGPHY ==> PHASER_IN_PHY BURSTPENDINGPHY)
		)
		(element COUNTERLOADEN 1
			(pin COUNTERLOADEN output)
			(conn COUNTERLOADEN COUNTERLOADEN ==> PHASER_IN_PHY COUNTERLOADEN)
		)
		(element COUNTERLOADVAL0 1
			(pin COUNTERLOADVAL0 output)
			(conn COUNTERLOADVAL0 COUNTERLOADVAL0 ==> PHASER_IN_PHY COUNTERLOADVAL0)
		)
		(element COUNTERLOADVAL1 1
			(pin COUNTERLOADVAL1 output)
			(conn COUNTERLOADVAL1 COUNTERLOADVAL1 ==> PHASER_IN_PHY COUNTERLOADVAL1)
		)
		(element COUNTERLOADVAL2 1
			(pin COUNTERLOADVAL2 output)
			(conn COUNTERLOADVAL2 COUNTERLOADVAL2 ==> PHASER_IN_PHY COUNTERLOADVAL2)
		)
		(element COUNTERLOADVAL3 1
			(pin COUNTERLOADVAL3 output)
			(conn COUNTERLOADVAL3 COUNTERLOADVAL3 ==> PHASER_IN_PHY COUNTERLOADVAL3)
		)
		(element COUNTERLOADVAL4 1
			(pin COUNTERLOADVAL4 output)
			(conn COUNTERLOADVAL4 COUNTERLOADVAL4 ==> PHASER_IN_PHY COUNTERLOADVAL4)
		)
		(element COUNTERLOADVAL5 1
			(pin COUNTERLOADVAL5 output)
			(conn COUNTERLOADVAL5 COUNTERLOADVAL5 ==> PHASER_IN_PHY COUNTERLOADVAL5)
		)
		(element COUNTERREADEN 1
			(pin COUNTERREADEN output)
			(conn COUNTERREADEN COUNTERREADEN ==> PHASER_IN_PHY COUNTERREADEN)
		)
		(element COUNTERREADVAL0 1
			(pin COUNTERREADVAL0 input)
			(conn COUNTERREADVAL0 COUNTERREADVAL0 <== PHASER_IN_PHY COUNTERREADVAL0)
		)
		(element COUNTERREADVAL1 1
			(pin COUNTERREADVAL1 input)
			(conn COUNTERREADVAL1 COUNTERREADVAL1 <== PHASER_IN_PHY COUNTERREADVAL1)
		)
		(element COUNTERREADVAL2 1
			(pin COUNTERREADVAL2 input)
			(conn COUNTERREADVAL2 COUNTERREADVAL2 <== PHASER_IN_PHY COUNTERREADVAL2)
		)
		(element COUNTERREADVAL3 1
			(pin COUNTERREADVAL3 input)
			(conn COUNTERREADVAL3 COUNTERREADVAL3 <== PHASER_IN_PHY COUNTERREADVAL3)
		)
		(element COUNTERREADVAL4 1
			(pin COUNTERREADVAL4 input)
			(conn COUNTERREADVAL4 COUNTERREADVAL4 <== PHASER_IN_PHY COUNTERREADVAL4)
		)
		(element COUNTERREADVAL5 1
			(pin COUNTERREADVAL5 input)
			(conn COUNTERREADVAL5 COUNTERREADVAL5 <== PHASER_IN_PHY COUNTERREADVAL5)
		)
		(element DIVIDERST 1
			(pin DIVIDERST output)
			(conn DIVIDERST DIVIDERST ==> PHASER_IN_PHY DIVIDERST)
		)
		(element DQSFOUND 1
			(pin DQSFOUND input)
			(conn DQSFOUND DQSFOUND <== PHASER_IN_PHY DQSFOUND)
		)
		(element DQSOUTOFRANGE 1
			(pin DQSOUTOFRANGE input)
			(conn DQSOUTOFRANGE DQSOUTOFRANGE <== PHASER_IN_PHY DQSOUTOFRANGE)
		)
		(element EDGEADV 1
			(pin EDGEADV output)
			(conn EDGEADV EDGEADV ==> PHASER_IN_PHY EDGEADV)
		)
		(element ENCALIBPHY0 1
			(pin ENCALIBPHY0 output)
			(conn ENCALIBPHY0 ENCALIBPHY0 ==> PHASER_IN_PHY ENCALIBPHY0)
		)
		(element ENCALIBPHY1 1
			(pin ENCALIBPHY1 output)
			(conn ENCALIBPHY1 ENCALIBPHY1 ==> PHASER_IN_PHY ENCALIBPHY1)
		)
		(element ENCALIB0 1
			(pin ENCALIB0 output)
			(conn ENCALIB0 ENCALIB0 ==> PHASER_IN_PHY ENCALIB0)
		)
		(element ENCALIB1 1
			(pin ENCALIB1 output)
			(conn ENCALIB1 ENCALIB1 ==> PHASER_IN_PHY ENCALIB1)
		)
		(element ENSTG1 1
			(pin ENSTG1 output)
			(conn ENSTG1 ENSTG1 ==> PHASER_IN_PHY ENSTG1)
		)
		(element ENSTG1ADJUSTB 1
			(pin ENSTG1ADJUSTB output)
			(conn ENSTG1ADJUSTB ENSTG1ADJUSTB ==> PHASER_IN_PHY ENSTG1ADJUSTB)
		)
		(element FINEENABLE 1
			(pin FINEENABLE output)
			(conn FINEENABLE FINEENABLE ==> PHASER_IN_PHY FINEENABLE)
		)
		(element FINEINC 1
			(pin FINEINC output)
			(conn FINEINC FINEINC ==> PHASER_IN_PHY FINEINC)
		)
		(element FINEOVERFLOW 1
			(pin FINEOVERFLOW input)
			(conn FINEOVERFLOW FINEOVERFLOW <== PHASER_IN_PHY FINEOVERFLOW)
		)
		(element FREQREFCLK 1
			(pin FREQREFCLK output)
			(conn FREQREFCLK FREQREFCLK ==> PHASER_IN_PHY FREQREFCLK)
		)
		(element ICLK 1
			(pin ICLK input)
			(conn ICLK ICLK <== PHASER_IN_PHY ICLK)
		)
		(element ICLKDIV 1
			(pin ICLKDIV input)
			(conn ICLKDIV ICLKDIV <== PHASER_IN_PHY ICLKDIV)
		)
		(element ISERDESRST 1
			(pin ISERDESRST input)
			(conn ISERDESRST ISERDESRST <== PHASER_IN_PHY ISERDESRST)
		)
		(element MEMREFCLK 1
			(pin MEMREFCLK output)
			(conn MEMREFCLK MEMREFCLK ==> PHASER_IN_PHY MEMREFCLK)
		)
		(element PHASELOCKED 1
			(pin PHASELOCKED input)
			(conn PHASELOCKED PHASELOCKED <== PHASER_IN_PHY PHASELOCKED)
		)
		(element PHASEREFCLK 1
			(pin PHASEREFCLK output)
			(conn PHASEREFCLK PHASEREFCLK ==> PHASER_IN_PHY PHASEREFCLK)
		)
		(element RANKSELPHY0 1
			(pin RANKSELPHY0 output)
			(conn RANKSELPHY0 RANKSELPHY0 ==> PHASER_IN_PHY RANKSELPHY0)
		)
		(element RANKSELPHY1 1
			(pin RANKSELPHY1 output)
			(conn RANKSELPHY1 RANKSELPHY1 ==> PHASER_IN_PHY RANKSELPHY1)
		)
		(element RANKSEL0 1
			(pin RANKSEL0 output)
			(conn RANKSEL0 RANKSEL0 ==> PHASER_IN_PHY RANKSEL0)
		)
		(element RANKSEL1 1
			(pin RANKSEL1 output)
			(conn RANKSEL1 RANKSEL1 ==> PHASER_IN_PHY RANKSEL1)
		)
		(element RCLK 1
			(pin RCLK input)
			(conn RCLK RCLK <== PHASER_IN_PHY RCLK)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST)
			(conn RST RST ==> RSTINV RST_B)
		)
		(element RSTINV 3
			(pin OUT output)
			(pin RST input)
			(pin RST_B input)
			(cfg RST RST_B)
			(conn RSTINV OUT ==> PHASER_IN_PHY RST)
			(conn RSTINV RST <== RST RST)
			(conn RSTINV RST_B <== RST RST)
		)
		(element RSTDQSFIND 1
			(pin RSTDQSFIND output)
			(conn RSTDQSFIND RSTDQSFIND ==> PHASER_IN_PHY RSTDQSFIND)
		)
		(element SCANCLK 1
			(pin SCANCLK output)
			(conn SCANCLK SCANCLK ==> PHASER_IN_PHY SCANCLK)
		)
		(element SCANENB 1
			(pin SCANENB output)
			(conn SCANENB SCANENB ==> PHASER_IN_PHY SCANENB)
		)
		(element SCANIN 1
			(pin SCANIN output)
			(conn SCANIN SCANIN ==> PHASER_IN_PHY SCANIN)
		)
		(element SCANMODEB 1
			(pin SCANMODEB output)
			(conn SCANMODEB SCANMODEB ==> PHASER_IN_PHY SCANMODEB)
		)
		(element SCANOUT 1
			(pin SCANOUT input)
			(conn SCANOUT SCANOUT <== PHASER_IN_PHY SCANOUT)
		)
		(element SELCALORSTG1 1
			(pin SELCALORSTG1 output)
			(conn SELCALORSTG1 SELCALORSTG1 ==> PHASER_IN_PHY SELCALORSTG1)
		)
		(element STG1INCDEC 1
			(pin STG1INCDEC output)
			(conn STG1INCDEC STG1INCDEC ==> PHASER_IN_PHY STG1INCDEC)
		)
		(element STG1LOAD 1
			(pin STG1LOAD output)
			(conn STG1LOAD STG1LOAD ==> PHASER_IN_PHY STG1LOAD)
		)
		(element STG1OVERFLOW 1
			(pin STG1OVERFLOW input)
			(conn STG1OVERFLOW STG1OVERFLOW <== PHASER_IN_PHY STG1OVERFLOW)
		)
		(element STG1READ 1
			(pin STG1READ output)
			(conn STG1READ STG1READ ==> PHASER_IN_PHY STG1READ)
		)
		(element STG1REGL0 1
			(pin STG1REGL0 output)
			(conn STG1REGL0 STG1REGL0 ==> PHASER_IN_PHY STG1REGL0)
		)
		(element STG1REGL1 1
			(pin STG1REGL1 output)
			(conn STG1REGL1 STG1REGL1 ==> PHASER_IN_PHY STG1REGL1)
		)
		(element STG1REGL2 1
			(pin STG1REGL2 output)
			(conn STG1REGL2 STG1REGL2 ==> PHASER_IN_PHY STG1REGL2)
		)
		(element STG1REGL3 1
			(pin STG1REGL3 output)
			(conn STG1REGL3 STG1REGL3 ==> PHASER_IN_PHY STG1REGL3)
		)
		(element STG1REGL4 1
			(pin STG1REGL4 output)
			(conn STG1REGL4 STG1REGL4 ==> PHASER_IN_PHY STG1REGL4)
		)
		(element STG1REGL5 1
			(pin STG1REGL5 output)
			(conn STG1REGL5 STG1REGL5 ==> PHASER_IN_PHY STG1REGL5)
		)
		(element STG1REGL6 1
			(pin STG1REGL6 output)
			(conn STG1REGL6 STG1REGL6 ==> PHASER_IN_PHY STG1REGL6)
		)
		(element STG1REGL7 1
			(pin STG1REGL7 output)
			(conn STG1REGL7 STG1REGL7 ==> PHASER_IN_PHY STG1REGL7)
		)
		(element STG1REGL8 1
			(pin STG1REGL8 output)
			(conn STG1REGL8 STG1REGL8 ==> PHASER_IN_PHY STG1REGL8)
		)
		(element STG1REGR0 1
			(pin STG1REGR0 input)
			(conn STG1REGR0 STG1REGR0 <== PHASER_IN_PHY STG1REGR0)
		)
		(element STG1REGR1 1
			(pin STG1REGR1 input)
			(conn STG1REGR1 STG1REGR1 <== PHASER_IN_PHY STG1REGR1)
		)
		(element STG1REGR2 1
			(pin STG1REGR2 input)
			(conn STG1REGR2 STG1REGR2 <== PHASER_IN_PHY STG1REGR2)
		)
		(element STG1REGR3 1
			(pin STG1REGR3 input)
			(conn STG1REGR3 STG1REGR3 <== PHASER_IN_PHY STG1REGR3)
		)
		(element STG1REGR4 1
			(pin STG1REGR4 input)
			(conn STG1REGR4 STG1REGR4 <== PHASER_IN_PHY STG1REGR4)
		)
		(element STG1REGR5 1
			(pin STG1REGR5 input)
			(conn STG1REGR5 STG1REGR5 <== PHASER_IN_PHY STG1REGR5)
		)
		(element STG1REGR6 1
			(pin STG1REGR6 input)
			(conn STG1REGR6 STG1REGR6 <== PHASER_IN_PHY STG1REGR6)
		)
		(element STG1REGR7 1
			(pin STG1REGR7 input)
			(conn STG1REGR7 STG1REGR7 <== PHASER_IN_PHY STG1REGR7)
		)
		(element STG1REGR8 1
			(pin STG1REGR8 input)
			(conn STG1REGR8 STG1REGR8 <== PHASER_IN_PHY STG1REGR8)
		)
		(element SYNCIN 1
			(pin SYNCIN output)
			(conn SYNCIN SYNCIN ==> PHASER_IN_PHY SYNCIN)
		)
		(element SYSCLK 1
			(pin SYSCLK output)
			(conn SYSCLK SYSCLK ==> PHASER_IN_PHY SYSCLK)
		)
		(element TESTIN0 1
			(pin TESTIN0 output)
			(conn TESTIN0 TESTIN0 ==> PHASER_IN_PHY TESTIN0)
		)
		(element TESTIN1 1
			(pin TESTIN1 output)
			(conn TESTIN1 TESTIN1 ==> PHASER_IN_PHY TESTIN1)
		)
		(element TESTIN2 1
			(pin TESTIN2 output)
			(conn TESTIN2 TESTIN2 ==> PHASER_IN_PHY TESTIN2)
		)
		(element TESTIN3 1
			(pin TESTIN3 output)
			(conn TESTIN3 TESTIN3 ==> PHASER_IN_PHY TESTIN3)
		)
		(element TESTIN4 1
			(pin TESTIN4 output)
			(conn TESTIN4 TESTIN4 ==> PHASER_IN_PHY TESTIN4)
		)
		(element TESTIN5 1
			(pin TESTIN5 output)
			(conn TESTIN5 TESTIN5 ==> PHASER_IN_PHY TESTIN5)
		)
		(element TESTIN6 1
			(pin TESTIN6 output)
			(conn TESTIN6 TESTIN6 ==> PHASER_IN_PHY TESTIN6)
		)
		(element TESTIN7 1
			(pin TESTIN7 output)
			(conn TESTIN7 TESTIN7 ==> PHASER_IN_PHY TESTIN7)
		)
		(element TESTIN8 1
			(pin TESTIN8 output)
			(conn TESTIN8 TESTIN8 ==> PHASER_IN_PHY TESTIN8)
		)
		(element TESTIN9 1
			(pin TESTIN9 output)
			(conn TESTIN9 TESTIN9 ==> PHASER_IN_PHY TESTIN9)
		)
		(element TESTIN10 1
			(pin TESTIN10 output)
			(conn TESTIN10 TESTIN10 ==> PHASER_IN_PHY TESTIN10)
		)
		(element TESTIN11 1
			(pin TESTIN11 output)
			(conn TESTIN11 TESTIN11 ==> PHASER_IN_PHY TESTIN11)
		)
		(element TESTIN12 1
			(pin TESTIN12 output)
			(conn TESTIN12 TESTIN12 ==> PHASER_IN_PHY TESTIN12)
		)
		(element TESTIN13 1
			(pin TESTIN13 output)
			(conn TESTIN13 TESTIN13 ==> PHASER_IN_PHY TESTIN13)
		)
		(element TESTOUT0 1
			(pin TESTOUT0 input)
			(conn TESTOUT0 TESTOUT0 <== PHASER_IN_PHY TESTOUT0)
		)
		(element TESTOUT1 1
			(pin TESTOUT1 input)
			(conn TESTOUT1 TESTOUT1 <== PHASER_IN_PHY TESTOUT1)
		)
		(element TESTOUT2 1
			(pin TESTOUT2 input)
			(conn TESTOUT2 TESTOUT2 <== PHASER_IN_PHY TESTOUT2)
		)
		(element TESTOUT3 1
			(pin TESTOUT3 input)
			(conn TESTOUT3 TESTOUT3 <== PHASER_IN_PHY TESTOUT3)
		)
		(element WRENABLE 1
			(pin WRENABLE input)
			(conn WRENABLE WRENABLE <== PHASER_IN_PHY WRENABLE)
		)
		(element PHASER_IN_PHY 92 # BEL
			(pin BURSTPENDING input)
			(pin BURSTPENDINGPHY input)
			(pin COUNTERLOADEN input)
			(pin COUNTERLOADVAL0 input)
			(pin COUNTERLOADVAL1 input)
			(pin COUNTERLOADVAL2 input)
			(pin COUNTERLOADVAL3 input)
			(pin COUNTERLOADVAL4 input)
			(pin COUNTERLOADVAL5 input)
			(pin COUNTERREADEN input)
			(pin COUNTERREADVAL0 output)
			(pin COUNTERREADVAL1 output)
			(pin COUNTERREADVAL2 output)
			(pin COUNTERREADVAL3 output)
			(pin COUNTERREADVAL4 output)
			(pin COUNTERREADVAL5 output)
			(pin DIVIDERST input)
			(pin DQSFOUND output)
			(pin DQSOUTOFRANGE output)
			(pin EDGEADV input)
			(pin ENCALIBPHY0 input)
			(pin ENCALIBPHY1 input)
			(pin ENCALIB0 input)
			(pin ENCALIB1 input)
			(pin ENSTG1 input)
			(pin ENSTG1ADJUSTB input)
			(pin FINEENABLE input)
			(pin FINEINC input)
			(pin FINEOVERFLOW output)
			(pin FREQREFCLK input)
			(pin ICLK output)
			(pin ICLKDIV output)
			(pin ISERDESRST output)
			(pin MEMREFCLK input)
			(pin PHASELOCKED output)
			(pin PHASEREFCLK input)
			(pin RANKSELPHY0 input)
			(pin RANKSELPHY1 input)
			(pin RANKSEL0 input)
			(pin RANKSEL1 input)
			(pin RCLK output)
			(pin RST input)
			(pin RSTDQSFIND input)
			(pin SCANCLK input)
			(pin SCANENB input)
			(pin SCANIN input)
			(pin SCANMODEB input)
			(pin SCANOUT output)
			(pin SELCALORSTG1 input)
			(pin STG1INCDEC input)
			(pin STG1LOAD input)
			(pin STG1OVERFLOW output)
			(pin STG1READ input)
			(pin STG1REGL0 input)
			(pin STG1REGL1 input)
			(pin STG1REGL2 input)
			(pin STG1REGL3 input)
			(pin STG1REGL4 input)
			(pin STG1REGL5 input)
			(pin STG1REGL6 input)
			(pin STG1REGL7 input)
			(pin STG1REGL8 input)
			(pin STG1REGR0 output)
			(pin STG1REGR1 output)
			(pin STG1REGR2 output)
			(pin STG1REGR3 output)
			(pin STG1REGR4 output)
			(pin STG1REGR5 output)
			(pin STG1REGR6 output)
			(pin STG1REGR7 output)
			(pin STG1REGR8 output)
			(pin SYNCIN input)
			(pin SYSCLK input)
			(pin TESTIN0 input)
			(pin TESTIN1 input)
			(pin TESTIN2 input)
			(pin TESTIN3 input)
			(pin TESTIN4 input)
			(pin TESTIN5 input)
			(pin TESTIN6 input)
			(pin TESTIN7 input)
			(pin TESTIN8 input)
			(pin TESTIN9 input)
			(pin TESTIN10 input)
			(pin TESTIN11 input)
			(pin TESTIN12 input)
			(pin TESTIN13 input)
			(pin TESTOUT0 output)
			(pin TESTOUT1 output)
			(pin TESTOUT2 output)
			(pin TESTOUT3 output)
			(pin WRENABLE output)
			(conn PHASER_IN_PHY COUNTERREADVAL0 ==> COUNTERREADVAL0 COUNTERREADVAL0)
			(conn PHASER_IN_PHY COUNTERREADVAL1 ==> COUNTERREADVAL1 COUNTERREADVAL1)
			(conn PHASER_IN_PHY COUNTERREADVAL2 ==> COUNTERREADVAL2 COUNTERREADVAL2)
			(conn PHASER_IN_PHY COUNTERREADVAL3 ==> COUNTERREADVAL3 COUNTERREADVAL3)
			(conn PHASER_IN_PHY COUNTERREADVAL4 ==> COUNTERREADVAL4 COUNTERREADVAL4)
			(conn PHASER_IN_PHY COUNTERREADVAL5 ==> COUNTERREADVAL5 COUNTERREADVAL5)
			(conn PHASER_IN_PHY DQSFOUND ==> DQSFOUND DQSFOUND)
			(conn PHASER_IN_PHY DQSOUTOFRANGE ==> DQSOUTOFRANGE DQSOUTOFRANGE)
			(conn PHASER_IN_PHY FINEOVERFLOW ==> FINEOVERFLOW FINEOVERFLOW)
			(conn PHASER_IN_PHY ICLK ==> ICLK ICLK)
			(conn PHASER_IN_PHY ICLKDIV ==> ICLKDIV ICLKDIV)
			(conn PHASER_IN_PHY ISERDESRST ==> ISERDESRST ISERDESRST)
			(conn PHASER_IN_PHY PHASELOCKED ==> PHASELOCKED PHASELOCKED)
			(conn PHASER_IN_PHY RCLK ==> RCLK RCLK)
			(conn PHASER_IN_PHY SCANOUT ==> SCANOUT SCANOUT)
			(conn PHASER_IN_PHY STG1OVERFLOW ==> STG1OVERFLOW STG1OVERFLOW)
			(conn PHASER_IN_PHY STG1REGR0 ==> STG1REGR0 STG1REGR0)
			(conn PHASER_IN_PHY STG1REGR1 ==> STG1REGR1 STG1REGR1)
			(conn PHASER_IN_PHY STG1REGR2 ==> STG1REGR2 STG1REGR2)
			(conn PHASER_IN_PHY STG1REGR3 ==> STG1REGR3 STG1REGR3)
			(conn PHASER_IN_PHY STG1REGR4 ==> STG1REGR4 STG1REGR4)
			(conn PHASER_IN_PHY STG1REGR5 ==> STG1REGR5 STG1REGR5)
			(conn PHASER_IN_PHY STG1REGR6 ==> STG1REGR6 STG1REGR6)
			(conn PHASER_IN_PHY STG1REGR7 ==> STG1REGR7 STG1REGR7)
			(conn PHASER_IN_PHY STG1REGR8 ==> STG1REGR8 STG1REGR8)
			(conn PHASER_IN_PHY TESTOUT0 ==> TESTOUT0 TESTOUT0)
			(conn PHASER_IN_PHY TESTOUT1 ==> TESTOUT1 TESTOUT1)
			(conn PHASER_IN_PHY TESTOUT2 ==> TESTOUT2 TESTOUT2)
			(conn PHASER_IN_PHY TESTOUT3 ==> TESTOUT3 TESTOUT3)
			(conn PHASER_IN_PHY WRENABLE ==> WRENABLE WRENABLE)
			(conn PHASER_IN_PHY BURSTPENDING <== BURSTPENDING BURSTPENDING)
			(conn PHASER_IN_PHY BURSTPENDINGPHY <== BURSTPENDINGPHY BURSTPENDINGPHY)
			(conn PHASER_IN_PHY COUNTERLOADEN <== COUNTERLOADEN COUNTERLOADEN)
			(conn PHASER_IN_PHY COUNTERLOADVAL0 <== COUNTERLOADVAL0 COUNTERLOADVAL0)
			(conn PHASER_IN_PHY COUNTERLOADVAL1 <== COUNTERLOADVAL1 COUNTERLOADVAL1)
			(conn PHASER_IN_PHY COUNTERLOADVAL2 <== COUNTERLOADVAL2 COUNTERLOADVAL2)
			(conn PHASER_IN_PHY COUNTERLOADVAL3 <== COUNTERLOADVAL3 COUNTERLOADVAL3)
			(conn PHASER_IN_PHY COUNTERLOADVAL4 <== COUNTERLOADVAL4 COUNTERLOADVAL4)
			(conn PHASER_IN_PHY COUNTERLOADVAL5 <== COUNTERLOADVAL5 COUNTERLOADVAL5)
			(conn PHASER_IN_PHY COUNTERREADEN <== COUNTERREADEN COUNTERREADEN)
			(conn PHASER_IN_PHY DIVIDERST <== DIVIDERST DIVIDERST)
			(conn PHASER_IN_PHY EDGEADV <== EDGEADV EDGEADV)
			(conn PHASER_IN_PHY ENCALIBPHY0 <== ENCALIBPHY0 ENCALIBPHY0)
			(conn PHASER_IN_PHY ENCALIBPHY1 <== ENCALIBPHY1 ENCALIBPHY1)
			(conn PHASER_IN_PHY ENCALIB0 <== ENCALIB0 ENCALIB0)
			(conn PHASER_IN_PHY ENCALIB1 <== ENCALIB1 ENCALIB1)
			(conn PHASER_IN_PHY ENSTG1 <== ENSTG1 ENSTG1)
			(conn PHASER_IN_PHY ENSTG1ADJUSTB <== ENSTG1ADJUSTB ENSTG1ADJUSTB)
			(conn PHASER_IN_PHY FINEENABLE <== FINEENABLE FINEENABLE)
			(conn PHASER_IN_PHY FINEINC <== FINEINC FINEINC)
			(conn PHASER_IN_PHY FREQREFCLK <== FREQREFCLK FREQREFCLK)
			(conn PHASER_IN_PHY MEMREFCLK <== MEMREFCLK MEMREFCLK)
			(conn PHASER_IN_PHY PHASEREFCLK <== PHASEREFCLK PHASEREFCLK)
			(conn PHASER_IN_PHY RANKSELPHY0 <== RANKSELPHY0 RANKSELPHY0)
			(conn PHASER_IN_PHY RANKSELPHY1 <== RANKSELPHY1 RANKSELPHY1)
			(conn PHASER_IN_PHY RANKSEL0 <== RANKSEL0 RANKSEL0)
			(conn PHASER_IN_PHY RANKSEL1 <== RANKSEL1 RANKSEL1)
			(conn PHASER_IN_PHY RST <== RSTINV OUT)
			(conn PHASER_IN_PHY RSTDQSFIND <== RSTDQSFIND RSTDQSFIND)
			(conn PHASER_IN_PHY SCANCLK <== SCANCLK SCANCLK)
			(conn PHASER_IN_PHY SCANENB <== SCANENB SCANENB)
			(conn PHASER_IN_PHY SCANIN <== SCANIN SCANIN)
			(conn PHASER_IN_PHY SCANMODEB <== SCANMODEB SCANMODEB)
			(conn PHASER_IN_PHY SELCALORSTG1 <== SELCALORSTG1 SELCALORSTG1)
			(conn PHASER_IN_PHY STG1INCDEC <== STG1INCDEC STG1INCDEC)
			(conn PHASER_IN_PHY STG1LOAD <== STG1LOAD STG1LOAD)
			(conn PHASER_IN_PHY STG1READ <== STG1READ STG1READ)
			(conn PHASER_IN_PHY STG1REGL0 <== STG1REGL0 STG1REGL0)
			(conn PHASER_IN_PHY STG1REGL1 <== STG1REGL1 STG1REGL1)
			(conn PHASER_IN_PHY STG1REGL2 <== STG1REGL2 STG1REGL2)
			(conn PHASER_IN_PHY STG1REGL3 <== STG1REGL3 STG1REGL3)
			(conn PHASER_IN_PHY STG1REGL4 <== STG1REGL4 STG1REGL4)
			(conn PHASER_IN_PHY STG1REGL5 <== STG1REGL5 STG1REGL5)
			(conn PHASER_IN_PHY STG1REGL6 <== STG1REGL6 STG1REGL6)
			(conn PHASER_IN_PHY STG1REGL7 <== STG1REGL7 STG1REGL7)
			(conn PHASER_IN_PHY STG1REGL8 <== STG1REGL8 STG1REGL8)
			(conn PHASER_IN_PHY SYNCIN <== SYNCIN SYNCIN)
			(conn PHASER_IN_PHY SYSCLK <== SYSCLK SYSCLK)
			(conn PHASER_IN_PHY TESTIN0 <== TESTIN0 TESTIN0)
			(conn PHASER_IN_PHY TESTIN1 <== TESTIN1 TESTIN1)
			(conn PHASER_IN_PHY TESTIN2 <== TESTIN2 TESTIN2)
			(conn PHASER_IN_PHY TESTIN3 <== TESTIN3 TESTIN3)
			(conn PHASER_IN_PHY TESTIN4 <== TESTIN4 TESTIN4)
			(conn PHASER_IN_PHY TESTIN5 <== TESTIN5 TESTIN5)
			(conn PHASER_IN_PHY TESTIN6 <== TESTIN6 TESTIN6)
			(conn PHASER_IN_PHY TESTIN7 <== TESTIN7 TESTIN7)
			(conn PHASER_IN_PHY TESTIN8 <== TESTIN8 TESTIN8)
			(conn PHASER_IN_PHY TESTIN9 <== TESTIN9 TESTIN9)
			(conn PHASER_IN_PHY TESTIN10 <== TESTIN10 TESTIN10)
			(conn PHASER_IN_PHY TESTIN11 <== TESTIN11 TESTIN11)
			(conn PHASER_IN_PHY TESTIN12 <== TESTIN12 TESTIN12)
			(conn PHASER_IN_PHY TESTIN13 <== TESTIN13 TESTIN13)
		)
	)