--
--	Conversion of CY8CKIT59_Ardudino-Speeduino.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Jan 23 21:39:06 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
TERMINAL \ADC:Net_248\ : bit;
TERMINAL \ADC:Net_235\ : bit;
SIGNAL Net_11 : bit;
SIGNAL \ADC:vp_ctl_0\ : bit;
SIGNAL \ADC:vp_ctl_2\ : bit;
SIGNAL \ADC:vn_ctl_1\ : bit;
SIGNAL \ADC:vn_ctl_3\ : bit;
SIGNAL \ADC:vp_ctl_1\ : bit;
SIGNAL \ADC:vp_ctl_3\ : bit;
SIGNAL \ADC:vn_ctl_0\ : bit;
SIGNAL \ADC:vn_ctl_2\ : bit;
SIGNAL \ADC:Net_376\ : bit;
SIGNAL \ADC:Net_188\ : bit;
SIGNAL \ADC:Net_221\ : bit;
TERMINAL Net_8 : bit;
TERMINAL \ADC:Net_126\ : bit;
TERMINAL \ADC:Net_215\ : bit;
TERMINAL \ADC:Net_257\ : bit;
SIGNAL \ADC:soc\ : bit;
SIGNAL zero : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL Net_14 : bit;
SIGNAL \ADC:Net_207_11\ : bit;
SIGNAL \ADC:Net_207_10\ : bit;
SIGNAL \ADC:Net_207_9\ : bit;
SIGNAL \ADC:Net_207_8\ : bit;
SIGNAL \ADC:Net_207_7\ : bit;
SIGNAL \ADC:Net_207_6\ : bit;
SIGNAL \ADC:Net_207_5\ : bit;
SIGNAL \ADC:Net_207_4\ : bit;
SIGNAL \ADC:Net_207_3\ : bit;
SIGNAL \ADC:Net_207_2\ : bit;
SIGNAL \ADC:Net_207_1\ : bit;
SIGNAL \ADC:Net_207_0\ : bit;
TERMINAL \ADC:Net_210\ : bit;
SIGNAL \ADC:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \ADC:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC:Net_149\ : bit;
TERMINAL \ADC:Net_209\ : bit;
TERMINAL \ADC:Net_255\ : bit;
TERMINAL \ADC:Net_368\ : bit;
SIGNAL \ADC:Net_381\ : bit;
TERMINAL Net_4450 : bit;
TERMINAL Net_4451 : bit;
TERMINAL Net_4452 : bit;
TERMINAL Net_4449 : bit;
TERMINAL Net_4448 : bit;
TERMINAL Net_9999 : bit;
TERMINAL Net_4446 : bit;
TERMINAL Net_9997 : bit;
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:Net_643_1\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:bus_clk\ : bit;
SIGNAL \I2C:Net_1109_0\ : bit;
SIGNAL \I2C:Net_1109_1\ : bit;
SIGNAL \I2C:Net_643_0\ : bit;
SIGNAL \I2C:Net_643_2\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:Net_969\ : bit;
SIGNAL \I2C:Net_968\ : bit;
SIGNAL \I2C:udb_clk\ : bit;
SIGNAL \I2C:Net_970\ : bit;
SIGNAL Net_7603 : bit;
SIGNAL \I2C:Net_973\ : bit;
SIGNAL Net_7604 : bit;
SIGNAL \I2C:Net_974\ : bit;
SIGNAL \I2C:scl_yfb\ : bit;
SIGNAL \I2C:sda_yfb\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_7572 : bit;
SIGNAL \I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_7569 : bit;
SIGNAL \I2C:timeout_clk\ : bit;
SIGNAL Net_7609 : bit;
SIGNAL \I2C:Net_975\ : bit;
SIGNAL Net_7607 : bit;
SIGNAL Net_7608 : bit;
SIGNAL Net_2462 : bit;
SIGNAL tmpOE__DB_net_5 : bit;
SIGNAL tmpOE__DB_net_4 : bit;
SIGNAL tmpOE__DB_net_3 : bit;
SIGNAL tmpOE__DB_net_2 : bit;
SIGNAL tmpOE__DB_net_1 : bit;
SIGNAL tmpOE__DB_net_0 : bit;
SIGNAL tmpFB_5__DB_net_5 : bit;
SIGNAL tmpFB_5__DB_net_4 : bit;
SIGNAL tmpFB_5__DB_net_3 : bit;
SIGNAL tmpFB_5__DB_net_2 : bit;
SIGNAL tmpFB_5__DB_net_1 : bit;
SIGNAL tmpFB_5__DB_net_0 : bit;
SIGNAL tmpIO_5__DB_net_5 : bit;
SIGNAL tmpIO_5__DB_net_4 : bit;
SIGNAL tmpIO_5__DB_net_3 : bit;
SIGNAL tmpIO_5__DB_net_2 : bit;
SIGNAL tmpIO_5__DB_net_1 : bit;
SIGNAL tmpIO_5__DB_net_0 : bit;
TERMINAL tmpSIOVREF__DB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DB_net_0 : bit;
SIGNAL Net_1774 : bit;
SIGNAL Net_1767 : bit;
SIGNAL Net_2418 : bit;
SIGNAL CLK_1M : bit;
SIGNAL Net_1766 : bit;
SIGNAL Net_4766 : bit;
SIGNAL \Millis_Counter:Net_43\ : bit;
SIGNAL Net_4764 : bit;
SIGNAL \Millis_Counter:Net_49\ : bit;
SIGNAL \Millis_Counter:Net_82\ : bit;
SIGNAL \Millis_Counter:Net_89\ : bit;
SIGNAL \Millis_Counter:Net_95\ : bit;
SIGNAL \Millis_Counter:Net_91\ : bit;
SIGNAL \Millis_Counter:Net_102\ : bit;
SIGNAL \Millis_Counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Millis_Counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Millis_Counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Millis_Counter:CounterUDB:control_7\ : bit;
SIGNAL \Millis_Counter:CounterUDB:control_6\ : bit;
SIGNAL \Millis_Counter:CounterUDB:control_5\ : bit;
SIGNAL \Millis_Counter:CounterUDB:control_4\ : bit;
SIGNAL \Millis_Counter:CounterUDB:control_3\ : bit;
SIGNAL \Millis_Counter:CounterUDB:control_2\ : bit;
SIGNAL \Millis_Counter:CounterUDB:control_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:control_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Millis_Counter:CounterUDB:prevCapture\ : bit;
SIGNAL \Millis_Counter:CounterUDB:capt_rising\ : bit;
SIGNAL \Millis_Counter:CounterUDB:capt_falling\ : bit;
SIGNAL \Millis_Counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Millis_Counter:CounterUDB:hwCapture\ : bit;
SIGNAL \Millis_Counter:CounterUDB:reload\ : bit;
SIGNAL \Millis_Counter:CounterUDB:reload_tc\ : bit;
SIGNAL \Millis_Counter:CounterUDB:final_enable\ : bit;
SIGNAL \Millis_Counter:CounterUDB:counter_enable\ : bit;
SIGNAL \Millis_Counter:CounterUDB:status_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Millis_Counter:CounterUDB:status_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:per_zero\ : bit;
SIGNAL \Millis_Counter:CounterUDB:status_2\ : bit;
SIGNAL \Millis_Counter:CounterUDB:overflow_status\ : bit;
SIGNAL \Millis_Counter:CounterUDB:status_3\ : bit;
SIGNAL \Millis_Counter:CounterUDB:underflow_status\ : bit;
SIGNAL \Millis_Counter:CounterUDB:status_4\ : bit;
SIGNAL \Millis_Counter:CounterUDB:status_5\ : bit;
SIGNAL \Millis_Counter:CounterUDB:fifo_full\ : bit;
SIGNAL \Millis_Counter:CounterUDB:status_6\ : bit;
SIGNAL \Millis_Counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Millis_Counter:CounterUDB:reset\ : bit;
SIGNAL \Millis_Counter:CounterUDB:overflow\ : bit;
SIGNAL \Millis_Counter:CounterUDB:dp_dir\ : bit;
SIGNAL \Millis_Counter:CounterUDB:per_equal\ : bit;
SIGNAL \Millis_Counter:CounterUDB:underflow\ : bit;
SIGNAL \Millis_Counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Millis_Counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Millis_Counter:CounterUDB:tc_i\ : bit;
SIGNAL \Millis_Counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Millis_Counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Millis_Counter:CounterUDB:cmp_less\ : bit;
SIGNAL \Millis_Counter:CounterUDB:prevCompare\ : bit;
SIGNAL \Millis_Counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_4765 : bit;
SIGNAL \Millis_Counter:CounterUDB:count_stored_i\ : bit;
SIGNAL \Millis_Counter:CounterUDB:count_enable\ : bit;
SIGNAL \Millis_Counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Millis_Counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc26\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc29\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc7\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc15\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc8\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc9\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:nc38\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc41\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc25\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc28\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc2\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc14\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc4\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc6\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:nc37\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc40\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc24\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc27\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc13\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc3\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc5\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:nc36\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc39\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Millis_Counter:CounterUDB:nc45\ : bit;
SIGNAL \Millis_Counter:CounterUDB:per_FF\ : bit;
SIGNAL \Millis_Counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Millis_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_4757 : bit;
SIGNAL \Micros_Counter:Net_43\ : bit;
SIGNAL Net_4755 : bit;
SIGNAL \Micros_Counter:Net_49\ : bit;
SIGNAL \Micros_Counter:Net_82\ : bit;
SIGNAL \Micros_Counter:Net_89\ : bit;
SIGNAL \Micros_Counter:Net_95\ : bit;
SIGNAL \Micros_Counter:Net_91\ : bit;
SIGNAL \Micros_Counter:Net_102\ : bit;
SIGNAL \Micros_Counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Micros_Counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Micros_Counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Micros_Counter:CounterUDB:control_7\ : bit;
SIGNAL \Micros_Counter:CounterUDB:control_6\ : bit;
SIGNAL \Micros_Counter:CounterUDB:control_5\ : bit;
SIGNAL \Micros_Counter:CounterUDB:control_4\ : bit;
SIGNAL \Micros_Counter:CounterUDB:control_3\ : bit;
SIGNAL \Micros_Counter:CounterUDB:control_2\ : bit;
SIGNAL \Micros_Counter:CounterUDB:control_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:control_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Micros_Counter:CounterUDB:prevCapture\ : bit;
SIGNAL \Micros_Counter:CounterUDB:capt_rising\ : bit;
SIGNAL \Micros_Counter:CounterUDB:capt_falling\ : bit;
SIGNAL \Micros_Counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Micros_Counter:CounterUDB:hwCapture\ : bit;
SIGNAL \Micros_Counter:CounterUDB:reload\ : bit;
SIGNAL \Micros_Counter:CounterUDB:reload_tc\ : bit;
SIGNAL \Micros_Counter:CounterUDB:final_enable\ : bit;
SIGNAL \Micros_Counter:CounterUDB:counter_enable\ : bit;
SIGNAL \Micros_Counter:CounterUDB:status_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Micros_Counter:CounterUDB:status_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:per_zero\ : bit;
SIGNAL \Micros_Counter:CounterUDB:status_2\ : bit;
SIGNAL \Micros_Counter:CounterUDB:overflow_status\ : bit;
SIGNAL \Micros_Counter:CounterUDB:status_3\ : bit;
SIGNAL \Micros_Counter:CounterUDB:underflow_status\ : bit;
SIGNAL \Micros_Counter:CounterUDB:status_4\ : bit;
SIGNAL \Micros_Counter:CounterUDB:status_5\ : bit;
SIGNAL \Micros_Counter:CounterUDB:fifo_full\ : bit;
SIGNAL \Micros_Counter:CounterUDB:status_6\ : bit;
SIGNAL \Micros_Counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Micros_Counter:CounterUDB:reset\ : bit;
SIGNAL \Micros_Counter:CounterUDB:overflow\ : bit;
SIGNAL \Micros_Counter:CounterUDB:dp_dir\ : bit;
SIGNAL \Micros_Counter:CounterUDB:per_equal\ : bit;
SIGNAL \Micros_Counter:CounterUDB:underflow\ : bit;
SIGNAL \Micros_Counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Micros_Counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Micros_Counter:CounterUDB:tc_i\ : bit;
SIGNAL \Micros_Counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Micros_Counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Micros_Counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Micros_Counter:CounterUDB:prevCompare\ : bit;
SIGNAL \Micros_Counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_4756 : bit;
SIGNAL \Micros_Counter:CounterUDB:count_stored_i\ : bit;
SIGNAL \Micros_Counter:CounterUDB:count_enable\ : bit;
SIGNAL \Micros_Counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Micros_Counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc26\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc29\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc7\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc15\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc8\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc9\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:nc38\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc41\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc25\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc28\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc2\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc14\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc4\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc6\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:nc37\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc40\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc24\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc27\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc13\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc3\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc5\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:nc36\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc39\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Micros_Counter:CounterUDB:nc45\ : bit;
SIGNAL \Micros_Counter:CounterUDB:per_FF\ : bit;
SIGNAL \Micros_Counter:CounterUDB:cmp_less\ : bit;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Micros_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_4178 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL Net_2908 : bit;
SIGNAL tmpOE__P3_net_7 : bit;
SIGNAL tmpOE__P3_net_6 : bit;
SIGNAL tmpOE__P3_net_5 : bit;
SIGNAL tmpOE__P3_net_4 : bit;
SIGNAL tmpOE__P3_net_3 : bit;
SIGNAL tmpOE__P3_net_2 : bit;
SIGNAL tmpOE__P3_net_1 : bit;
SIGNAL tmpOE__P3_net_0 : bit;
SIGNAL P3_7 : bit;
SIGNAL P3_6 : bit;
SIGNAL P3_5 : bit;
SIGNAL P3_4 : bit;
SIGNAL tmpFB_7__P3_net_7 : bit;
SIGNAL tmpFB_7__P3_net_6 : bit;
SIGNAL tmpFB_7__P3_net_5 : bit;
SIGNAL tmpFB_7__P3_net_4 : bit;
SIGNAL tmpFB_7__P3_net_3 : bit;
SIGNAL tmpFB_7__P3_net_2 : bit;
SIGNAL tmpFB_7__P3_net_1 : bit;
SIGNAL tmpFB_7__P3_net_0 : bit;
SIGNAL tmpIO_7__P3_net_7 : bit;
SIGNAL tmpIO_7__P3_net_6 : bit;
SIGNAL tmpIO_7__P3_net_5 : bit;
SIGNAL tmpIO_7__P3_net_4 : bit;
SIGNAL tmpIO_7__P3_net_3 : bit;
SIGNAL tmpIO_7__P3_net_2 : bit;
SIGNAL tmpIO_7__P3_net_1 : bit;
SIGNAL tmpIO_7__P3_net_0 : bit;
TERMINAL tmpSIOVREF__P3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P3_net_0 : bit;
SIGNAL tmpOE__P12_net_5 : bit;
SIGNAL tmpOE__P12_net_4 : bit;
SIGNAL tmpOE__P12_net_3 : bit;
SIGNAL tmpOE__P12_net_2 : bit;
SIGNAL tmpOE__P12_net_1 : bit;
SIGNAL tmpOE__P12_net_0 : bit;
SIGNAL tmpFB_5__P12_net_5 : bit;
SIGNAL tmpFB_5__P12_net_4 : bit;
SIGNAL tmpFB_5__P12_net_3 : bit;
SIGNAL tmpFB_5__P12_net_2 : bit;
SIGNAL tmpFB_5__P12_net_1 : bit;
SIGNAL tmpFB_5__P12_net_0 : bit;
SIGNAL tmpIO_5__P12_net_3 : bit;
SIGNAL tmpIO_5__P12_net_2 : bit;
SIGNAL tmpIO_5__P12_net_1 : bit;
SIGNAL tmpIO_5__P12_net_0 : bit;
TERMINAL tmpSIOVREF__P12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P12_net_0 : bit;
SIGNAL \Counter_1ms:Net_82\ : bit;
SIGNAL \Counter_1ms:Net_91\ : bit;
SIGNAL \Counter_1ms:Net_48\ : bit;
SIGNAL \Counter_1ms:Net_47\ : bit;
SIGNAL \Counter_1ms:Net_42\ : bit;
SIGNAL Net_7410 : bit;
SIGNAL Net_7407 : bit;
SIGNAL \Counter_1ms:Net_89\ : bit;
SIGNAL \Counter_1ms:Net_95\ : bit;
SIGNAL \Counter_1ms:Net_102\ : bit;
SIGNAL tmpOE__P0_net_7 : bit;
SIGNAL tmpOE__P0_net_6 : bit;
SIGNAL tmpOE__P0_net_5 : bit;
SIGNAL tmpOE__P0_net_4 : bit;
SIGNAL tmpOE__P0_net_3 : bit;
SIGNAL tmpOE__P0_net_2 : bit;
SIGNAL tmpOE__P0_net_1 : bit;
SIGNAL tmpOE__P0_net_0 : bit;
SIGNAL tmpFB_7__P0_net_7 : bit;
SIGNAL tmpFB_7__P0_net_6 : bit;
SIGNAL tmpFB_7__P0_net_5 : bit;
SIGNAL tmpFB_7__P0_net_4 : bit;
SIGNAL tmpFB_7__P0_net_3 : bit;
SIGNAL tmpFB_7__P0_net_2 : bit;
SIGNAL tmpFB_7__P0_net_1 : bit;
SIGNAL tmpFB_7__P0_net_0 : bit;
SIGNAL tmpIO_7__P0_net_7 : bit;
SIGNAL tmpIO_7__P0_net_6 : bit;
SIGNAL tmpIO_7__P0_net_5 : bit;
SIGNAL tmpIO_7__P0_net_4 : bit;
SIGNAL tmpIO_7__P0_net_3 : bit;
SIGNAL tmpIO_7__P0_net_2 : bit;
SIGNAL tmpIO_7__P0_net_1 : bit;
SIGNAL tmpIO_7__P0_net_0 : bit;
TERMINAL tmpSIOVREF__P0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P0_net_0 : bit;
SIGNAL tmpOE__P2_net_7 : bit;
SIGNAL tmpOE__P2_net_6 : bit;
SIGNAL tmpOE__P2_net_5 : bit;
SIGNAL tmpOE__P2_net_4 : bit;
SIGNAL tmpOE__P2_net_3 : bit;
SIGNAL tmpOE__P2_net_2 : bit;
SIGNAL tmpOE__P2_net_1 : bit;
SIGNAL tmpOE__P2_net_0 : bit;
SIGNAL P2_7 : bit;
SIGNAL P2_6 : bit;
SIGNAL P2_5 : bit;
SIGNAL P2_4 : bit;
SIGNAL tmpFB_7__P2_net_4 : bit;
SIGNAL tmpFB_7__P2_net_3 : bit;
SIGNAL tmpFB_7__P2_net_2 : bit;
SIGNAL tmpFB_7__P2_net_1 : bit;
SIGNAL tmpFB_7__P2_net_0 : bit;
SIGNAL userButton : bit;
SIGNAL tmpFB_1__P2_net_0 : bit;
SIGNAL P2_0 : bit;
SIGNAL tmpIO_7__P2_net_7 : bit;
SIGNAL tmpIO_7__P2_net_6 : bit;
SIGNAL tmpIO_7__P2_net_5 : bit;
SIGNAL tmpIO_7__P2_net_4 : bit;
SIGNAL tmpIO_7__P2_net_3 : bit;
SIGNAL tmpIO_7__P2_net_2 : bit;
SIGNAL tmpIO_7__P2_net_1 : bit;
SIGNAL tmpIO_7__P2_net_0 : bit;
TERMINAL tmpSIOVREF__P2_net_0 : bit;
SIGNAL Net_3286 : bit;
SIGNAL Net_3478 : bit;
SIGNAL \BootloaderResetTimer:Net_260\ : bit;
SIGNAL \BootloaderResetTimer:Net_266\ : bit;
SIGNAL Net_3288 : bit;
SIGNAL \BootloaderResetTimer:Net_51\ : bit;
SIGNAL \BootloaderResetTimer:Net_261\ : bit;
SIGNAL \BootloaderResetTimer:Net_57\ : bit;
SIGNAL Net_4829 : bit;
SIGNAL \BootloaderResetTimer:Net_102\ : bit;
SIGNAL Net_13595 : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:km_run\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:control_7\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:control_6\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:control_5\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:control_4\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:control_3\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:control_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:control_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:control_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:prevCapture\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:capt_rising\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:capt_falling\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:hwCapture\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:hwEnable\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:trig_last\ : bit;
SIGNAL Net_5006 : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:trig_rise\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:trig_fall\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:trig_out\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:tc_i\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:trig_disable\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_10602 : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:trig_disable\\R\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:trig_disable\\S\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:final_enable\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sc_kill\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:min_kill\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:final_kill\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:km_tc\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:db_tc\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:dith_sel\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:status_6\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:status_5\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:status_4\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:status_3\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:status_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:status_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:status_0\ : bit;
SIGNAL \IgnitionTimer_1:Net_55\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:fifo_full\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:final_capture\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:nc2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:nc3\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:nc1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:nc4\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:nc5\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:nc6\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:nc7\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \IgnitionTimer_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \IgnitionTimer_1:PWMUDB:compare1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:compare2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:pwm_i\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \IgnitionTimer_1:Net_101\ : bit;
SIGNAL \IgnitionTimer_1:Net_96\ : bit;
SIGNAL Net_11116 : bit;
SIGNAL Net_11117 : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODIN1_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODIN1_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_7515 : bit;
SIGNAL Net_11118 : bit;
SIGNAL \IgnitionTimer_1:Net_113\ : bit;
SIGNAL \IgnitionTimer_1:Net_107\ : bit;
SIGNAL \IgnitionTimer_1:Net_114\ : bit;
SIGNAL Net_10395 : bit;
SIGNAL \Ignition_demux:tmp__Ignition_demux_0_reg\ : bit;
SIGNAL Net_10047_1 : bit;
SIGNAL Net_10047_0 : bit;
SIGNAL \Ignition_demux:tmp__Ignition_demux_1_reg\ : bit;
SIGNAL \Ignition_demux:tmp__Ignition_demux_2_reg\ : bit;
SIGNAL \Ignition_demux:tmp__Ignition_demux_3_reg\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:clk\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:rst\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_1:control_bus_7\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_1:control_out_7\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_1:control_bus_6\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_1:control_out_6\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_1:control_bus_5\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_1:control_out_5\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_1:control_bus_4\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_1:control_out_4\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_1:control_bus_3\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_1:control_out_3\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_bus_2\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_1:control_bus_2\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_1:control_out_2\ : bit;
SIGNAL Net_10048_1 : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_out_1\ : bit;
SIGNAL Net_10048_0 : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_out_0\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_7\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_6\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_5\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_4\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_3\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_2\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_1\ : bit;
SIGNAL \InjectionTimerPortControlReg_1:control_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:km_run\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:control_7\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:control_6\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:control_5\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:control_4\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:control_3\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:control_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:control_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:control_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:prevCapture\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:capt_rising\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:capt_falling\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:hwCapture\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:hwEnable\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:trig_last\ : bit;
SIGNAL Net_4973 : bit;
SIGNAL \InjectionTimer_1:PWMUDB:trig_rise\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:trig_fall\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:trig_out\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:tc_i\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:trig_disable\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_11136 : bit;
SIGNAL \InjectionTimer_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:trig_disable\\R\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:trig_disable\\S\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:final_enable\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sc_kill\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:min_kill\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:final_kill\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:km_tc\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:db_tc\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:dith_sel\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:status_6\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:status_5\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:status_4\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:status_3\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:status_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:status_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:status_0\ : bit;
SIGNAL \InjectionTimer_1:Net_55\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:fifo_full\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:final_capture\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:nc2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:nc3\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:nc1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:nc4\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:nc5\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:nc6\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:nc7\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_1:PWMUDB:compare1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:compare2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:pwm_i\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \InjectionTimer_1:Net_101\ : bit;
SIGNAL \InjectionTimer_1:Net_96\ : bit;
SIGNAL Net_11126 : bit;
SIGNAL Net_11127 : bit;
SIGNAL \InjectionTimer_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODIN2_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODIN2_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_7509 : bit;
SIGNAL Net_11128 : bit;
SIGNAL \InjectionTimer_1:Net_113\ : bit;
SIGNAL \InjectionTimer_1:Net_107\ : bit;
SIGNAL \InjectionTimer_1:Net_114\ : bit;
SIGNAL \IgnitionPortControlReg:clk\ : bit;
SIGNAL \IgnitionPortControlReg:rst\ : bit;
SIGNAL \IgnitionPortControlReg:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \IgnitionPortControlReg:control_bus_7\:SIGNAL IS 2;
SIGNAL \IgnitionPortControlReg:control_out_7\ : bit;
SIGNAL \IgnitionPortControlReg:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \IgnitionPortControlReg:control_bus_6\:SIGNAL IS 2;
SIGNAL \IgnitionPortControlReg:control_out_6\ : bit;
SIGNAL \IgnitionPortControlReg:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \IgnitionPortControlReg:control_bus_5\:SIGNAL IS 2;
SIGNAL \IgnitionPortControlReg:control_out_5\ : bit;
SIGNAL \IgnitionPortControlReg:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \IgnitionPortControlReg:control_bus_4\:SIGNAL IS 2;
SIGNAL \IgnitionPortControlReg:control_out_4\ : bit;
SIGNAL \IgnitionPortControlReg:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \IgnitionPortControlReg:control_bus_3\:SIGNAL IS 2;
SIGNAL \IgnitionPortControlReg:control_out_3\ : bit;
SIGNAL \IgnitionPortControlReg:control_bus_2\ : bit;
ATTRIBUTE port_state_att of \IgnitionPortControlReg:control_bus_2\:SIGNAL IS 2;
SIGNAL \IgnitionPortControlReg:control_out_2\ : bit;
SIGNAL \IgnitionPortControlReg:control_out_1\ : bit;
SIGNAL \IgnitionPortControlReg:control_out_0\ : bit;
SIGNAL \IgnitionPortControlReg:control_7\ : bit;
SIGNAL \IgnitionPortControlReg:control_6\ : bit;
SIGNAL \IgnitionPortControlReg:control_5\ : bit;
SIGNAL \IgnitionPortControlReg:control_4\ : bit;
SIGNAL \IgnitionPortControlReg:control_3\ : bit;
SIGNAL \IgnitionPortControlReg:control_2\ : bit;
SIGNAL \IgnitionPortControlReg:control_1\ : bit;
SIGNAL \IgnitionPortControlReg:control_0\ : bit;
SIGNAL \Injection_demux:tmp__Injection_demux_0_reg\ : bit;
SIGNAL \Injection_demux:tmp__Injection_demux_1_reg\ : bit;
SIGNAL \Injection_demux:tmp__Injection_demux_2_reg\ : bit;
SIGNAL \Injection_demux:tmp__Injection_demux_3_reg\ : bit;
SIGNAL Net_11174 : bit;
SIGNAL Net_11170 : bit;
SIGNAL Net_11167 : bit;
SIGNAL Net_11164 : bit;
SIGNAL tmpOE__CAN_RX_net_0 : bit;
SIGNAL Net_7583 : bit;
SIGNAL tmpIO_0__CAN_RX_net_0 : bit;
TERMINAL tmpSIOVREF__CAN_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CAN_RX_net_0 : bit;
SIGNAL tmpOE__CAN_TX_net_0 : bit;
SIGNAL Net_7581 : bit;
SIGNAL tmpFB_0__CAN_TX_net_0 : bit;
SIGNAL tmpIO_0__CAN_TX_net_0 : bit;
TERMINAL tmpSIOVREF__CAN_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CAN_TX_net_0 : bit;
SIGNAL \CAN:Net_25\ : bit;
SIGNAL Net_7575 : bit;
SIGNAL Net_7576 : bit;
SIGNAL \CAN:Net_31\ : bit;
SIGNAL \CAN:Net_30\ : bit;
SIGNAL Net_13563 : bit;
SIGNAL Net_13575 : bit;
SIGNAL \PulseConvert_1:out_pulse\ : bit;
SIGNAL \PulseConvert_1:in_sample\ : bit;
SIGNAL \PulseConvert_1:out_sample\ : bit;
SIGNAL Net_13573 : bit;
SIGNAL \CrankTriggerDummyTimer:Net_260\ : bit;
SIGNAL \CrankTriggerDummyTimer:Net_266\ : bit;
SIGNAL Net_13545 : bit;
SIGNAL \CrankTriggerDummyTimer:Net_51\ : bit;
SIGNAL \CrankTriggerDummyTimer:Net_261\ : bit;
SIGNAL \CrankTriggerDummyTimer:Net_57\ : bit;
SIGNAL Net_13547 : bit;
SIGNAL \CrankTriggerDummyTimer:Net_102\ : bit;
SIGNAL \InjectionTimerControlReg_1:clk\ : bit;
SIGNAL \InjectionTimerControlReg_1:rst\ : bit;
SIGNAL Net_10042 : bit;
SIGNAL \InjectionTimerControlReg_1:control_out_0\ : bit;
SIGNAL Net_10388 : bit;
SIGNAL \InjectionTimerControlReg_1:control_out_1\ : bit;
SIGNAL Net_10389 : bit;
SIGNAL \InjectionTimerControlReg_1:control_out_2\ : bit;
SIGNAL Net_10390 : bit;
SIGNAL \InjectionTimerControlReg_1:control_out_3\ : bit;
SIGNAL Net_10391 : bit;
SIGNAL \InjectionTimerControlReg_1:control_out_4\ : bit;
SIGNAL Net_10392 : bit;
SIGNAL \InjectionTimerControlReg_1:control_out_5\ : bit;
SIGNAL Net_10393 : bit;
SIGNAL \InjectionTimerControlReg_1:control_out_6\ : bit;
SIGNAL Net_10394 : bit;
SIGNAL \InjectionTimerControlReg_1:control_out_7\ : bit;
SIGNAL \InjectionTimerControlReg_1:control_7\ : bit;
SIGNAL \InjectionTimerControlReg_1:control_6\ : bit;
SIGNAL \InjectionTimerControlReg_1:control_5\ : bit;
SIGNAL \InjectionTimerControlReg_1:control_4\ : bit;
SIGNAL \InjectionTimerControlReg_1:control_3\ : bit;
SIGNAL \InjectionTimerControlReg_1:control_2\ : bit;
SIGNAL \InjectionTimerControlReg_1:control_1\ : bit;
SIGNAL \InjectionTimerControlReg_1:control_0\ : bit;
SIGNAL \IgnitionTimerControlReg:clk\ : bit;
SIGNAL Net_10386 : bit;
SIGNAL \IgnitionTimerControlReg:rst\ : bit;
SIGNAL Net_10045 : bit;
SIGNAL \IgnitionTimerControlReg:control_out_0\ : bit;
SIGNAL Net_10379 : bit;
SIGNAL \IgnitionTimerControlReg:control_out_1\ : bit;
SIGNAL Net_10380 : bit;
SIGNAL \IgnitionTimerControlReg:control_out_2\ : bit;
SIGNAL Net_10381 : bit;
SIGNAL \IgnitionTimerControlReg:control_out_3\ : bit;
SIGNAL Net_10382 : bit;
SIGNAL \IgnitionTimerControlReg:control_out_4\ : bit;
SIGNAL Net_10383 : bit;
SIGNAL \IgnitionTimerControlReg:control_out_5\ : bit;
SIGNAL Net_10384 : bit;
SIGNAL \IgnitionTimerControlReg:control_out_6\ : bit;
SIGNAL Net_10385 : bit;
SIGNAL \IgnitionTimerControlReg:control_out_7\ : bit;
SIGNAL \IgnitionTimerControlReg:control_7\ : bit;
SIGNAL \IgnitionTimerControlReg:control_6\ : bit;
SIGNAL \IgnitionTimerControlReg:control_5\ : bit;
SIGNAL \IgnitionTimerControlReg:control_4\ : bit;
SIGNAL \IgnitionTimerControlReg:control_3\ : bit;
SIGNAL \IgnitionTimerControlReg:control_2\ : bit;
SIGNAL \IgnitionTimerControlReg:control_1\ : bit;
SIGNAL \IgnitionTimerControlReg:control_0\ : bit;
SIGNAL Net_10397 : bit;
SIGNAL Net_11163 : bit;
SIGNAL Net_11166 : bit;
SIGNAL Net_11169 : bit;
SIGNAL Net_11173 : bit;
SIGNAL \InjectionTimer_2:PWMUDB:km_run\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:control_7\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:control_6\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:control_5\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:control_4\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:control_3\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:control_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:control_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:control_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:prevCapture\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:capt_rising\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:capt_falling\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:hwCapture\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:hwEnable\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:trig_last\ : bit;
SIGNAL Net_11530 : bit;
SIGNAL \InjectionTimer_2:PWMUDB:trig_rise\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:trig_fall\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:trig_out\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:tc_i\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:trig_disable\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_11179 : bit;
SIGNAL \InjectionTimer_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:trig_disable\\R\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:trig_disable\\S\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:final_enable\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sc_kill\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:min_kill\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:final_kill\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:km_tc\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:db_tc\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:dith_sel\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:status_6\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:status_5\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:status_4\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:status_3\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:status_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:status_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:status_0\ : bit;
SIGNAL \InjectionTimer_2:Net_55\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:prevCompare1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp1_status\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp2_status\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:fifo_full\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:final_capture\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:nc2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:nc3\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:nc1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:nc4\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:nc5\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:nc6\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:nc7\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \InjectionTimer_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \InjectionTimer_2:PWMUDB:compare1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:compare2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:pwm_i\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \InjectionTimer_2:Net_101\ : bit;
SIGNAL \InjectionTimer_2:Net_96\ : bit;
SIGNAL Net_13295 : bit;
SIGNAL Net_13296 : bit;
SIGNAL \InjectionTimer_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODIN3_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODIN3_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_11188 : bit;
SIGNAL Net_13297 : bit;
SIGNAL \InjectionTimer_2:Net_113\ : bit;
SIGNAL \InjectionTimer_2:Net_107\ : bit;
SIGNAL \InjectionTimer_2:Net_114\ : bit;
SIGNAL \Injection_demux_1:tmp__Injection_demux_1_0_reg\ : bit;
SIGNAL Net_11195_1 : bit;
SIGNAL Net_11195_0 : bit;
SIGNAL \Injection_demux_1:tmp__Injection_demux_1_1_reg\ : bit;
SIGNAL \Injection_demux_1:tmp__Injection_demux_1_2_reg\ : bit;
SIGNAL \Injection_demux_1:tmp__Injection_demux_1_3_reg\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:clk\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:rst\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_2:control_bus_7\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_2:control_out_7\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_2:control_bus_6\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_2:control_out_6\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_2:control_bus_5\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_2:control_out_5\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_2:control_bus_4\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_2:control_out_4\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_2:control_bus_3\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_2:control_out_3\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_bus_2\ : bit;
ATTRIBUTE port_state_att of \InjectionTimerPortControlReg_2:control_bus_2\:SIGNAL IS 2;
SIGNAL \InjectionTimerPortControlReg_2:control_out_2\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_out_1\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_out_0\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_7\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_6\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_5\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_4\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_3\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_2\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_1\ : bit;
SIGNAL \InjectionTimerPortControlReg_2:control_0\ : bit;
SIGNAL \InjectionTimerControlReg_2:clk\ : bit;
SIGNAL Net_11214 : bit;
SIGNAL \InjectionTimerControlReg_2:rst\ : bit;
SIGNAL Net_11209 : bit;
SIGNAL \InjectionTimerControlReg_2:control_out_0\ : bit;
SIGNAL Net_11206 : bit;
SIGNAL \InjectionTimerControlReg_2:control_out_1\ : bit;
SIGNAL Net_11207 : bit;
SIGNAL \InjectionTimerControlReg_2:control_out_2\ : bit;
SIGNAL Net_11208 : bit;
SIGNAL \InjectionTimerControlReg_2:control_out_3\ : bit;
SIGNAL Net_11210 : bit;
SIGNAL \InjectionTimerControlReg_2:control_out_4\ : bit;
SIGNAL Net_11211 : bit;
SIGNAL \InjectionTimerControlReg_2:control_out_5\ : bit;
SIGNAL Net_11212 : bit;
SIGNAL \InjectionTimerControlReg_2:control_out_6\ : bit;
SIGNAL Net_11213 : bit;
SIGNAL \InjectionTimerControlReg_2:control_out_7\ : bit;
SIGNAL \InjectionTimerControlReg_2:control_7\ : bit;
SIGNAL \InjectionTimerControlReg_2:control_6\ : bit;
SIGNAL \InjectionTimerControlReg_2:control_5\ : bit;
SIGNAL \InjectionTimerControlReg_2:control_4\ : bit;
SIGNAL \InjectionTimerControlReg_2:control_3\ : bit;
SIGNAL \InjectionTimerControlReg_2:control_2\ : bit;
SIGNAL \InjectionTimerControlReg_2:control_1\ : bit;
SIGNAL \InjectionTimerControlReg_2:control_0\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:clk\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:rst\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_out_0\ : bit;
SIGNAL Net_13312 : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_out_1\ : bit;
SIGNAL Net_11829 : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_out_2\ : bit;
SIGNAL Net_11830 : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_out_3\ : bit;
SIGNAL Net_11832 : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_out_4\ : bit;
SIGNAL Net_11833 : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_out_5\ : bit;
SIGNAL Net_11834 : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_out_6\ : bit;
SIGNAL Net_11835 : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_out_7\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_7\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_6\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_5\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_4\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_3\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_2\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_1\ : bit;
SIGNAL \CrankTriggerDummyTimerReg:control_0\ : bit;
SIGNAL \Millis_Counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Millis_Counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Millis_Counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Millis_Counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Millis_Counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Millis_Counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Millis_Counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Micros_Counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Micros_Counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Micros_Counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Micros_Counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Micros_Counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Micros_Counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Micros_Counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:trig_disable\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \IgnitionTimer_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:trig_disable\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \InjectionTimer_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PulseConvert_1:out_pulse\\D\ : bit;
SIGNAL \PulseConvert_1:in_sample\\D\ : bit;
SIGNAL \PulseConvert_1:out_sample\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:trig_disable\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \InjectionTimer_2:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\Millis_Counter:CounterUDB:status_0\ <= ((not \Millis_Counter:CounterUDB:prevCompare\ and \Millis_Counter:CounterUDB:cmp_out_i\));

\Millis_Counter:CounterUDB:status_2\ <= ((not \Millis_Counter:CounterUDB:overflow_reg_i\ and \Millis_Counter:CounterUDB:reload\));

\Millis_Counter:CounterUDB:count_enable\ <= ((not \Millis_Counter:CounterUDB:count_stored_i\ and Net_1767 and \Millis_Counter:CounterUDB:control_7\));

\Micros_Counter:CounterUDB:status_0\ <= ((not \Micros_Counter:CounterUDB:prevCompare\ and \Micros_Counter:CounterUDB:cmp_out_i\));

\Micros_Counter:CounterUDB:status_2\ <= ((not \Micros_Counter:CounterUDB:overflow_reg_i\ and \Micros_Counter:CounterUDB:reload\));

\Micros_Counter:CounterUDB:count_enable\ <= ((not \Micros_Counter:CounterUDB:count_stored_i\ and Net_1766 and \Micros_Counter:CounterUDB:control_7\));

\IgnitionTimer_1:PWMUDB:runmode_enable\\D\ <= ((not \IgnitionTimer_1:PWMUDB:trig_last\ and not \IgnitionTimer_1:PWMUDB:runmode_enable\ and not \IgnitionTimer_1:PWMUDB:trig_disable\ and \IgnitionTimer_1:PWMUDB:control_7\ and Net_13547 and Net_10045)
	OR (not \IgnitionTimer_1:PWMUDB:trig_last\ and not \IgnitionTimer_1:PWMUDB:runmode_enable\ and not \IgnitionTimer_1:PWMUDB:trig_disable\ and \IgnitionTimer_1:PWMUDB:control_7\ and Net_13575 and Net_10045)
	OR (not \IgnitionTimer_1:PWMUDB:tc_i\ and \IgnitionTimer_1:PWMUDB:control_7\ and \IgnitionTimer_1:PWMUDB:runmode_enable\));

\IgnitionTimer_1:PWMUDB:trig_disable\\D\ <= ((\IgnitionTimer_1:PWMUDB:control_7\ and \IgnitionTimer_1:PWMUDB:runmode_enable\ and \IgnitionTimer_1:PWMUDB:tc_i\)
	OR \IgnitionTimer_1:PWMUDB:trig_disable\);

\IgnitionTimer_1:PWMUDB:sc_kill_tmp\\D\ <= (not \IgnitionTimer_1:PWMUDB:tc_i\);

\IgnitionTimer_1:PWMUDB:dith_count_1\\D\ <= ((not \IgnitionTimer_1:PWMUDB:dith_count_1\ and \IgnitionTimer_1:PWMUDB:tc_i\ and \IgnitionTimer_1:PWMUDB:dith_count_0\)
	OR (not \IgnitionTimer_1:PWMUDB:dith_count_0\ and \IgnitionTimer_1:PWMUDB:dith_count_1\)
	OR (not \IgnitionTimer_1:PWMUDB:tc_i\ and \IgnitionTimer_1:PWMUDB:dith_count_1\));

\IgnitionTimer_1:PWMUDB:dith_count_0\\D\ <= ((not \IgnitionTimer_1:PWMUDB:dith_count_0\ and \IgnitionTimer_1:PWMUDB:tc_i\)
	OR (not \IgnitionTimer_1:PWMUDB:tc_i\ and \IgnitionTimer_1:PWMUDB:dith_count_0\));

\IgnitionTimer_1:PWMUDB:cmp1_status\ <= ((not \IgnitionTimer_1:PWMUDB:prevCompare1\ and \IgnitionTimer_1:PWMUDB:cmp1_less\));

\IgnitionTimer_1:PWMUDB:status_2\ <= ((\IgnitionTimer_1:PWMUDB:runmode_enable\ and \IgnitionTimer_1:PWMUDB:tc_i\));

\IgnitionTimer_1:PWMUDB:pwm_i\ <= ((\IgnitionTimer_1:PWMUDB:runmode_enable\ and \IgnitionTimer_1:PWMUDB:cmp1_less\));

P2_4 <= ((not Net_10047_1 and not Net_10047_0 and Net_7515));

P2_5 <= ((not Net_10047_1 and Net_7515 and Net_10047_0));

P2_6 <= ((not Net_10047_0 and Net_7515 and Net_10047_1));

P2_7 <= ((Net_7515 and Net_10047_1 and Net_10047_0));

\InjectionTimer_1:PWMUDB:runmode_enable\\D\ <= ((not \InjectionTimer_1:PWMUDB:trig_last\ and not \InjectionTimer_1:PWMUDB:runmode_enable\ and not \InjectionTimer_1:PWMUDB:trig_disable\ and \InjectionTimer_1:PWMUDB:control_7\ and Net_13547 and Net_10042)
	OR (not \InjectionTimer_1:PWMUDB:trig_last\ and not \InjectionTimer_1:PWMUDB:runmode_enable\ and not \InjectionTimer_1:PWMUDB:trig_disable\ and \InjectionTimer_1:PWMUDB:control_7\ and Net_13575 and Net_10042)
	OR (not \InjectionTimer_1:PWMUDB:tc_i\ and \InjectionTimer_1:PWMUDB:control_7\ and \InjectionTimer_1:PWMUDB:runmode_enable\));

\InjectionTimer_1:PWMUDB:trig_disable\\D\ <= ((\InjectionTimer_1:PWMUDB:control_7\ and \InjectionTimer_1:PWMUDB:runmode_enable\ and \InjectionTimer_1:PWMUDB:tc_i\)
	OR \InjectionTimer_1:PWMUDB:trig_disable\);

\InjectionTimer_1:PWMUDB:sc_kill_tmp\\D\ <= (not \InjectionTimer_1:PWMUDB:tc_i\);

\InjectionTimer_1:PWMUDB:dith_count_1\\D\ <= ((not \InjectionTimer_1:PWMUDB:dith_count_1\ and \InjectionTimer_1:PWMUDB:tc_i\ and \InjectionTimer_1:PWMUDB:dith_count_0\)
	OR (not \InjectionTimer_1:PWMUDB:dith_count_0\ and \InjectionTimer_1:PWMUDB:dith_count_1\)
	OR (not \InjectionTimer_1:PWMUDB:tc_i\ and \InjectionTimer_1:PWMUDB:dith_count_1\));

\InjectionTimer_1:PWMUDB:dith_count_0\\D\ <= ((not \InjectionTimer_1:PWMUDB:dith_count_0\ and \InjectionTimer_1:PWMUDB:tc_i\)
	OR (not \InjectionTimer_1:PWMUDB:tc_i\ and \InjectionTimer_1:PWMUDB:dith_count_0\));

\InjectionTimer_1:PWMUDB:cmp1_status\ <= ((not \InjectionTimer_1:PWMUDB:prevCompare1\ and \InjectionTimer_1:PWMUDB:cmp1_less\));

\InjectionTimer_1:PWMUDB:status_2\ <= ((\InjectionTimer_1:PWMUDB:runmode_enable\ and \InjectionTimer_1:PWMUDB:tc_i\));

\InjectionTimer_1:PWMUDB:pwm_i\ <= ((\InjectionTimer_1:PWMUDB:runmode_enable\ and \InjectionTimer_1:PWMUDB:cmp1_less\));

\PulseConvert_1:in_sample\\D\ <= ((not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\)
	OR P2_0);

\PulseConvert_1:out_sample\\D\ <= ((not Net_13575 and not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\)
	OR P2_0);

\PulseConvert_1:out_pulse\\D\ <= ((not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\)
	OR (not \PulseConvert_1:out_sample\ and P2_0));

Net_4973 <= ((Net_13547 and Net_10042)
	OR (Net_13575 and Net_10042));

Net_5006 <= ((Net_13547 and Net_10045)
	OR (Net_13575 and Net_10045));

P3_7 <= ((Net_11188 and Net_11195_1 and Net_11195_0)
	OR (Net_10048_1 and Net_10048_0 and Net_7509));

P3_6 <= ((not Net_11195_0 and Net_11188 and Net_11195_1)
	OR (not Net_10048_0 and Net_10048_1 and Net_7509));

P3_5 <= ((not Net_11195_1 and Net_11188 and Net_11195_0)
	OR (not Net_10048_1 and Net_10048_0 and Net_7509));

P3_4 <= ((not Net_11195_1 and not Net_11195_0 and Net_11188)
	OR (not Net_10048_1 and not Net_10048_0 and Net_7509));

\InjectionTimer_2:PWMUDB:runmode_enable\\D\ <= ((not \InjectionTimer_2:PWMUDB:trig_last\ and not \InjectionTimer_2:PWMUDB:runmode_enable\ and not \InjectionTimer_2:PWMUDB:trig_disable\ and Net_13547 and \InjectionTimer_2:PWMUDB:control_7\ and Net_11209)
	OR (not \InjectionTimer_2:PWMUDB:trig_last\ and not \InjectionTimer_2:PWMUDB:runmode_enable\ and not \InjectionTimer_2:PWMUDB:trig_disable\ and Net_13575 and \InjectionTimer_2:PWMUDB:control_7\ and Net_11209)
	OR (not \InjectionTimer_2:PWMUDB:tc_i\ and \InjectionTimer_2:PWMUDB:control_7\ and \InjectionTimer_2:PWMUDB:runmode_enable\));

\InjectionTimer_2:PWMUDB:trig_disable\\D\ <= ((\InjectionTimer_2:PWMUDB:control_7\ and \InjectionTimer_2:PWMUDB:runmode_enable\ and \InjectionTimer_2:PWMUDB:tc_i\)
	OR \InjectionTimer_2:PWMUDB:trig_disable\);

\InjectionTimer_2:PWMUDB:sc_kill_tmp\\D\ <= (not \InjectionTimer_2:PWMUDB:tc_i\);

\InjectionTimer_2:PWMUDB:dith_count_1\\D\ <= ((not \InjectionTimer_2:PWMUDB:dith_count_1\ and \InjectionTimer_2:PWMUDB:tc_i\ and \InjectionTimer_2:PWMUDB:dith_count_0\)
	OR (not \InjectionTimer_2:PWMUDB:dith_count_0\ and \InjectionTimer_2:PWMUDB:dith_count_1\)
	OR (not \InjectionTimer_2:PWMUDB:tc_i\ and \InjectionTimer_2:PWMUDB:dith_count_1\));

\InjectionTimer_2:PWMUDB:dith_count_0\\D\ <= ((not \InjectionTimer_2:PWMUDB:dith_count_0\ and \InjectionTimer_2:PWMUDB:tc_i\)
	OR (not \InjectionTimer_2:PWMUDB:tc_i\ and \InjectionTimer_2:PWMUDB:dith_count_0\));

\InjectionTimer_2:PWMUDB:cmp1_status\ <= ((not \InjectionTimer_2:PWMUDB:prevCompare1\ and \InjectionTimer_2:PWMUDB:cmp1_less\));

\InjectionTimer_2:PWMUDB:status_2\ <= ((\InjectionTimer_2:PWMUDB:runmode_enable\ and \InjectionTimer_2:PWMUDB:tc_i\));

\InjectionTimer_2:PWMUDB:pwm_i\ <= ((\InjectionTimer_2:PWMUDB:runmode_enable\ and \InjectionTimer_2:PWMUDB:cmp1_less\));

Net_11530 <= ((Net_13547 and Net_11209)
	OR (Net_13575 and Net_11209));

\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_248\,
		signal2=>\ADC:Net_235\);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_11);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d054aea2-8502-40fb-8e28-7fb7b5073263/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"78125000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_376\,
		dig_domain_out=>open);
\ADC:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_8,
		vminus=>\ADC:Net_126\,
		ext_pin=>\ADC:Net_215\,
		vrefhi_out=>\ADC:Net_257\,
		vref=>\ADC:Net_248\,
		clock=>\ADC:Net_376\,
		pump_clock=>\ADC:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC:Net_252\,
		next_out=>Net_14,
		data_out=>(\ADC:Net_207_11\, \ADC:Net_207_10\, \ADC:Net_207_9\, \ADC:Net_207_8\,
			\ADC:Net_207_7\, \ADC:Net_207_6\, \ADC:Net_207_5\, \ADC:Net_207_4\,
			\ADC:Net_207_3\, \ADC:Net_207_2\, \ADC:Net_207_1\, \ADC:Net_207_0\),
		eof_udb=>Net_11);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_215\,
		signal2=>\ADC:Net_210\);
\ADC:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d054aea2-8502-40fb-8e28-7fb7b5073263/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC:tmpFB_0__Bypass_net_0\),
		analog=>\ADC:Net_210\,
		io=>(\ADC:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC:tmpINTERRUPT_0__Bypass_net_0\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_126\,
		signal2=>\ADC:Net_149\);
\ADC:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_209\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_257\,
		signal2=>\ADC:Net_149\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_255\);
\ADC:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_235\);
\ADC:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_368\);
ADC_Mux:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>8,
		hw_control=>'0',
		one_active=>'1',
		init_mux_sel=>"00000000",
		api_type=>0,
		connect_mode=>2)
	PORT MAP(muxin=>(Net_4450, Net_4451, Net_4452, Net_4449,
			Net_4448, Net_9999, Net_4446, Net_9997),
		hw_ctrl_en=>(others => zero),
		vout=>Net_8);
\I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C:Net_697\);
\I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C:bus_clk\,
		scl_in=>\I2C:Net_1109_0\,
		sda_in=>\I2C:Net_1109_1\,
		scl_out=>\I2C:Net_643_0\,
		sda_out=>\I2C:sda_x_wire\,
		interrupt=>\I2C:Net_697\);
\I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C:bus_clk\,
		dig_domain_out=>open);
\I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_0\,
		oe=>one,
		y=>Net_7572,
		yfb=>\I2C:Net_1109_0\);
\I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C:sda_x_wire\,
		oe=>one,
		y=>Net_7569,
		yfb=>\I2C:Net_1109_1\);
Clock_10:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"485799eb-0ccb-4668-a7cc-5cfc00fa842f",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2462,
		dig_domain_out=>open);
DB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f9d21ff4-c361-4dec-9bf7-e74e09653b22",
		drive_mode=>"110110110110110110",
		ibuf_enabled=>"111111",
		init_dr_st=>"000000",
		input_sync=>"111111",
		input_clk_en=>'0',
		input_sync_mode=>"000000",
		intr_mode=>"000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"000000",
		output_sync=>"000000",
		output_clk_en=>'0',
		output_mode=>"000000",
		output_reset=>'0',
		output_clock_mode=>"000000",
		oe_sync=>"000000",
		oe_conn=>"000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,",
		pin_mode=>"BBOOBO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"111111",
		sio_ibuf=>"00000000",
		sio_info=>"000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"000000",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"000010100010",
		width=>6,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"000000",
		ovt_slew_control=>"000000000000",
		ovt_hyst_trim=>"000000",
		input_buffer_sel=>"000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one),
		y=>(zero, zero, zero, zero,
			zero, zero),
		fb=>(tmpFB_5__DB_net_5, tmpFB_5__DB_net_4, tmpFB_5__DB_net_3, tmpFB_5__DB_net_2,
			tmpFB_5__DB_net_1, tmpFB_5__DB_net_0),
		analog=>(open, open, open, open,
			open, open),
		io=>(tmpIO_5__DB_net_5, tmpIO_5__DB_net_4, tmpIO_5__DB_net_3, tmpIO_5__DB_net_2,
			tmpIO_5__DB_net_1, tmpIO_5__DB_net_0),
		siovref=>(tmpSIOVREF__DB_net_0),
		annotation=>(open, open, open, open,
			open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DB_net_0);
\Sync_2:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_2462,
		sc_in=>Net_1774,
		sc_out=>Net_1767);
\Sync_1:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_2418,
		sc_in=>CLK_1M,
		sc_out=>Net_1766);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f2110d91-1a64-41d8-a0be-2a94308d3735",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1774,
		dig_domain_out=>open);
\Millis_Counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2462,
		enable=>one,
		clock_out=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\);
\Millis_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2462,
		enable=>one,
		clock_out=>\Millis_Counter:CounterUDB:Clk_Ctl_i\);
\Millis_Counter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Millis_Counter:CounterUDB:Clk_Ctl_i\,
		control=>(\Millis_Counter:CounterUDB:control_7\, \Millis_Counter:CounterUDB:control_6\, \Millis_Counter:CounterUDB:control_5\, \Millis_Counter:CounterUDB:control_4\,
			\Millis_Counter:CounterUDB:control_3\, \Millis_Counter:CounterUDB:control_2\, \Millis_Counter:CounterUDB:control_1\, \Millis_Counter:CounterUDB:control_0\));
\Millis_Counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Millis_Counter:CounterUDB:status_6\, \Millis_Counter:CounterUDB:status_5\, zero, zero,
			\Millis_Counter:CounterUDB:status_2\, \Millis_Counter:CounterUDB:status_1\, \Millis_Counter:CounterUDB:status_0\),
		interrupt=>\Millis_Counter:Net_43\);
\Millis_Counter:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Millis_Counter:CounterUDB:count_enable\, \Millis_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Millis_Counter:CounterUDB:nc26\,
		cl0=>\Millis_Counter:CounterUDB:nc29\,
		z0=>\Millis_Counter:CounterUDB:nc7\,
		ff0=>\Millis_Counter:CounterUDB:nc15\,
		ce1=>\Millis_Counter:CounterUDB:nc8\,
		cl1=>\Millis_Counter:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Millis_Counter:CounterUDB:nc38\,
		f0_blk_stat=>\Millis_Counter:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Millis_Counter:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Millis_Counter:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Millis_Counter:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Millis_Counter:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Millis_Counter:CounterUDB:count_enable\, \Millis_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Millis_Counter:CounterUDB:nc25\,
		cl0=>\Millis_Counter:CounterUDB:nc28\,
		z0=>\Millis_Counter:CounterUDB:nc2\,
		ff0=>\Millis_Counter:CounterUDB:nc14\,
		ce1=>\Millis_Counter:CounterUDB:nc4\,
		cl1=>\Millis_Counter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Millis_Counter:CounterUDB:nc37\,
		f0_blk_stat=>\Millis_Counter:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Millis_Counter:CounterUDB:sC32:counterdp:carry0\,
		co=>\Millis_Counter:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Millis_Counter:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Millis_Counter:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Millis_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Millis_Counter:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Millis_Counter:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Millis_Counter:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Millis_Counter:CounterUDB:count_enable\, \Millis_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Millis_Counter:CounterUDB:nc24\,
		cl0=>\Millis_Counter:CounterUDB:nc27\,
		z0=>\Millis_Counter:CounterUDB:nc1\,
		ff0=>\Millis_Counter:CounterUDB:nc13\,
		ce1=>\Millis_Counter:CounterUDB:nc3\,
		cl1=>\Millis_Counter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Millis_Counter:CounterUDB:nc36\,
		f0_blk_stat=>\Millis_Counter:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Millis_Counter:CounterUDB:sC32:counterdp:carry1\,
		co=>\Millis_Counter:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Millis_Counter:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Millis_Counter:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Millis_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Millis_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Millis_Counter:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Millis_Counter:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Millis_Counter:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Millis_Counter:CounterUDB:count_enable\, \Millis_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Millis_Counter:CounterUDB:reload\,
		cl0=>\Millis_Counter:CounterUDB:nc45\,
		z0=>\Millis_Counter:CounterUDB:status_1\,
		ff0=>\Millis_Counter:CounterUDB:per_FF\,
		ce1=>\Millis_Counter:CounterUDB:cmp_equal\,
		cl1=>\Millis_Counter:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Millis_Counter:CounterUDB:status_6\,
		f0_blk_stat=>\Millis_Counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Millis_Counter:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Millis_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Millis_Counter:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Millis_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Millis_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Millis_Counter:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Micros_Counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2418,
		enable=>one,
		clock_out=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\);
\Micros_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2418,
		enable=>one,
		clock_out=>\Micros_Counter:CounterUDB:Clk_Ctl_i\);
\Micros_Counter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Micros_Counter:CounterUDB:Clk_Ctl_i\,
		control=>(\Micros_Counter:CounterUDB:control_7\, \Micros_Counter:CounterUDB:control_6\, \Micros_Counter:CounterUDB:control_5\, \Micros_Counter:CounterUDB:control_4\,
			\Micros_Counter:CounterUDB:control_3\, \Micros_Counter:CounterUDB:control_2\, \Micros_Counter:CounterUDB:control_1\, \Micros_Counter:CounterUDB:control_0\));
\Micros_Counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Micros_Counter:CounterUDB:status_6\, \Micros_Counter:CounterUDB:status_5\, zero, zero,
			\Micros_Counter:CounterUDB:status_2\, \Micros_Counter:CounterUDB:status_1\, \Micros_Counter:CounterUDB:status_0\),
		interrupt=>\Micros_Counter:Net_43\);
\Micros_Counter:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Micros_Counter:CounterUDB:count_enable\, \Micros_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Micros_Counter:CounterUDB:nc26\,
		cl0=>\Micros_Counter:CounterUDB:nc29\,
		z0=>\Micros_Counter:CounterUDB:nc7\,
		ff0=>\Micros_Counter:CounterUDB:nc15\,
		ce1=>\Micros_Counter:CounterUDB:nc8\,
		cl1=>\Micros_Counter:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Micros_Counter:CounterUDB:nc38\,
		f0_blk_stat=>\Micros_Counter:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Micros_Counter:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Micros_Counter:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Micros_Counter:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Micros_Counter:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Micros_Counter:CounterUDB:count_enable\, \Micros_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Micros_Counter:CounterUDB:nc25\,
		cl0=>\Micros_Counter:CounterUDB:nc28\,
		z0=>\Micros_Counter:CounterUDB:nc2\,
		ff0=>\Micros_Counter:CounterUDB:nc14\,
		ce1=>\Micros_Counter:CounterUDB:nc4\,
		cl1=>\Micros_Counter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Micros_Counter:CounterUDB:nc37\,
		f0_blk_stat=>\Micros_Counter:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Micros_Counter:CounterUDB:sC32:counterdp:carry0\,
		co=>\Micros_Counter:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Micros_Counter:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Micros_Counter:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Micros_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Micros_Counter:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Micros_Counter:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Micros_Counter:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Micros_Counter:CounterUDB:count_enable\, \Micros_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Micros_Counter:CounterUDB:nc24\,
		cl0=>\Micros_Counter:CounterUDB:nc27\,
		z0=>\Micros_Counter:CounterUDB:nc1\,
		ff0=>\Micros_Counter:CounterUDB:nc13\,
		ce1=>\Micros_Counter:CounterUDB:nc3\,
		cl1=>\Micros_Counter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Micros_Counter:CounterUDB:nc36\,
		f0_blk_stat=>\Micros_Counter:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Micros_Counter:CounterUDB:sC32:counterdp:carry1\,
		co=>\Micros_Counter:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Micros_Counter:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Micros_Counter:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Micros_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Micros_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Micros_Counter:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Micros_Counter:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Micros_Counter:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Micros_Counter:CounterUDB:count_enable\, \Micros_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Micros_Counter:CounterUDB:reload\,
		cl0=>\Micros_Counter:CounterUDB:nc45\,
		z0=>\Micros_Counter:CounterUDB:status_1\,
		ff0=>\Micros_Counter:CounterUDB:per_FF\,
		ce1=>\Micros_Counter:CounterUDB:cmp_out_i\,
		cl1=>\Micros_Counter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Micros_Counter:CounterUDB:status_6\,
		f0_blk_stat=>\Micros_Counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Micros_Counter:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Micros_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Micros_Counter:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Micros_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Micros_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Micros_Counter:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_4178,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_4178);
HW_INT:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2908);
P3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7cd4b659-c00a-4b03-93c8-a6aacce85dee",
		drive_mode=>"001001001001110110110110",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"11111111",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00001111",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"00000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"BBBBBBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000000000000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one, one),
		y=>(P3_7, P3_6, P3_5, P3_4,
			zero, zero, zero, zero),
		fb=>(tmpFB_7__P3_net_7, tmpFB_7__P3_net_6, tmpFB_7__P3_net_5, tmpFB_7__P3_net_4,
			tmpFB_7__P3_net_3, tmpFB_7__P3_net_2, tmpFB_7__P3_net_1, tmpFB_7__P3_net_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__P3_net_7, tmpIO_7__P3_net_6, tmpIO_7__P3_net_5, tmpIO_7__P3_net_4,
			tmpIO_7__P3_net_3, tmpIO_7__P3_net_2, tmpIO_7__P3_net_1, tmpIO_7__P3_net_0),
		siovref=>(tmpSIOVREF__P3_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P3_net_0);
P12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"54ddad5e-b383-4d27-94d1-1487ef26739b",
		drive_mode=>"100100110110110110",
		ibuf_enabled=>"111111",
		init_dr_st=>"110011",
		input_sync=>"111111",
		input_clk_en=>'0',
		input_sync_mode=>"000000",
		intr_mode=>"000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"000000",
		output_sync=>"000000",
		output_clk_en=>'0',
		output_mode=>"000000",
		output_reset=>'0',
		output_clock_mode=>"000000",
		oe_sync=>"000000",
		oe_conn=>"000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,",
		pin_mode=>"BBOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"111111",
		sio_ibuf=>"00000000",
		sio_info=>"000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"000000",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"000010101010",
		width=>6,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"000000",
		ovt_slew_control=>"000000000000",
		ovt_hyst_trim=>"000000",
		input_buffer_sel=>"000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one),
		y=>(zero, zero, zero, zero,
			zero, zero),
		fb=>(tmpFB_5__P12_net_5, tmpFB_5__P12_net_4, tmpFB_5__P12_net_3, tmpFB_5__P12_net_2,
			tmpFB_5__P12_net_1, tmpFB_5__P12_net_0),
		analog=>(open, open, open, open,
			open, open),
		io=>(tmpIO_5__P12_net_3, tmpIO_5__P12_net_2, tmpIO_5__P12_net_1, tmpIO_5__P12_net_0,
			Net_7569, Net_7572),
		siovref=>(tmpSIOVREF__P12_net_0),
		annotation=>(open, open, open, open,
			open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P12_net_0);
\Counter_1ms:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>CLK_1M,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_7407,
		compare=>\Counter_1ms:Net_47\,
		interrupt=>\Counter_1ms:Net_42\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"050cef7e-c560-45eb-90ea-86e0b6a4a88b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2418,
		dig_domain_out=>open);
P0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000000000000000000000000",
		ibuf_enabled=>"00000000",
		init_dr_st=>"00000000",
		input_sync=>"11111111",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"00000000",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"00000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"AAAAAAAA",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"1010101010101010",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		fb=>(tmpFB_7__P0_net_7, tmpFB_7__P0_net_6, tmpFB_7__P0_net_5, tmpFB_7__P0_net_4,
			tmpFB_7__P0_net_3, tmpFB_7__P0_net_2, tmpFB_7__P0_net_1, tmpFB_7__P0_net_0),
		analog=>(Net_4450, Net_4451, Net_4452, Net_4449,
			Net_4448, Net_9999, Net_4446, Net_9997),
		io=>(tmpIO_7__P0_net_7, tmpIO_7__P0_net_6, tmpIO_7__P0_net_5, tmpIO_7__P0_net_4,
			tmpIO_7__P0_net_3, tmpIO_7__P0_net_2, tmpIO_7__P0_net_1, tmpIO_7__P0_net_0),
		siovref=>(tmpSIOVREF__P0_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P0_net_0);
P2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c29ca281-ba38-4f0d-bbbd-0d147e21df43",
		drive_mode=>"001110010001110110110110",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00100000",
		input_sync=>"11111111",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0100000100000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00001111",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"00000000",
		oe_reset=>'0',
		pin_aliases=>",UserLed,UserButton,,,,,",
		pin_mode=>"IOIIBBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0010000000000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one, one),
		y=>(P2_7, P2_6, P2_5, P2_4,
			zero, zero, zero, zero),
		fb=>(tmpFB_7__P2_net_4, tmpFB_7__P2_net_3, tmpFB_7__P2_net_2, tmpFB_7__P2_net_1,
			tmpFB_7__P2_net_0, userButton, tmpFB_1__P2_net_0, P2_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__P2_net_7, tmpIO_7__P2_net_6, tmpIO_7__P2_net_5, tmpIO_7__P2_net_4,
			tmpIO_7__P2_net_3, tmpIO_7__P2_net_2, tmpIO_7__P2_net_1, tmpIO_7__P2_net_0),
		siovref=>(tmpSIOVREF__P2_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_2908);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"42782ee4-15e1-48f3-bd5a-2ce9aec0afad",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>CLK_1M,
		dig_domain_out=>open);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6a324184-69f4-4c0d-9ea3-258a3a840587",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3286,
		dig_domain_out=>open);
BootloaderResetInterrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3478);
\BootloaderResetTimer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_3286,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_3478,
		compare=>\BootloaderResetTimer:Net_261\,
		interrupt=>\BootloaderResetTimer:Net_57\);
Counter_1ms_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"01",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_7407);
CLK_PC1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b61b548c-01cd-4757-aba9-c2d9ab8d4d01",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_13595,
		dig_domain_out=>open);
\IgnitionTimer_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK_1M,
		enable=>one,
		clock_out=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\);
\IgnitionTimer_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\IgnitionTimer_1:PWMUDB:control_7\, \IgnitionTimer_1:PWMUDB:control_6\, \IgnitionTimer_1:PWMUDB:control_5\, \IgnitionTimer_1:PWMUDB:control_4\,
			\IgnitionTimer_1:PWMUDB:control_3\, \IgnitionTimer_1:PWMUDB:control_2\, \IgnitionTimer_1:PWMUDB:control_1\, \IgnitionTimer_1:PWMUDB:control_0\));
\IgnitionTimer_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_10602,
		clock=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \IgnitionTimer_1:PWMUDB:status_5\, zero, \IgnitionTimer_1:PWMUDB:status_3\,
			\IgnitionTimer_1:PWMUDB:status_2\, \IgnitionTimer_1:PWMUDB:status_1\, \IgnitionTimer_1:PWMUDB:status_0\),
		interrupt=>\IgnitionTimer_1:Net_55\);
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\IgnitionTimer_1:PWMUDB:tc_i\, \IgnitionTimer_1:PWMUDB:runmode_enable\, Net_10602),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\IgnitionTimer_1:PWMUDB:nc2\,
		cl0=>\IgnitionTimer_1:PWMUDB:nc3\,
		z0=>\IgnitionTimer_1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\IgnitionTimer_1:PWMUDB:nc4\,
		cl1=>\IgnitionTimer_1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\IgnitionTimer_1:PWMUDB:nc6\,
		f1_blk_stat=>\IgnitionTimer_1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\IgnitionTimer_1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\IgnitionTimer_1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\IgnitionTimer_1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\IgnitionTimer_1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cap_1\, \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\IgnitionTimer_1:PWMUDB:tc_i\, \IgnitionTimer_1:PWMUDB:runmode_enable\, Net_10602),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\IgnitionTimer_1:PWMUDB:cmp1_eq\,
		cl0=>\IgnitionTimer_1:PWMUDB:cmp1_less\,
		z0=>\IgnitionTimer_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\IgnitionTimer_1:PWMUDB:cmp2_eq\,
		cl1=>\IgnitionTimer_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\IgnitionTimer_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\IgnitionTimer_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\IgnitionTimer_1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\IgnitionTimer_1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\IgnitionTimer_1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\IgnitionTimer_1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cap_1\, \IgnitionTimer_1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\IgnitionTimer_1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f9899850-ce0d-4d6a-a57c-231c8ad654d5",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10395,
		dig_domain_out=>open);
\InjectionTimerPortControlReg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\InjectionTimerPortControlReg_1:control_7\, \InjectionTimerPortControlReg_1:control_6\, \InjectionTimerPortControlReg_1:control_5\, \InjectionTimerPortControlReg_1:control_4\,
			\InjectionTimerPortControlReg_1:control_3\, \InjectionTimerPortControlReg_1:control_2\, Net_10048_1, Net_10048_0));
\InjectionTimer_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK_1M,
		enable=>one,
		clock_out=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\);
\InjectionTimer_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\InjectionTimer_1:PWMUDB:control_7\, \InjectionTimer_1:PWMUDB:control_6\, \InjectionTimer_1:PWMUDB:control_5\, \InjectionTimer_1:PWMUDB:control_4\,
			\InjectionTimer_1:PWMUDB:control_3\, \InjectionTimer_1:PWMUDB:control_2\, \InjectionTimer_1:PWMUDB:control_1\, \InjectionTimer_1:PWMUDB:control_0\));
\InjectionTimer_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_11136,
		clock=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \InjectionTimer_1:PWMUDB:status_5\, zero, \InjectionTimer_1:PWMUDB:status_3\,
			\InjectionTimer_1:PWMUDB:status_2\, \InjectionTimer_1:PWMUDB:status_1\, \InjectionTimer_1:PWMUDB:status_0\),
		interrupt=>\InjectionTimer_1:Net_55\);
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\InjectionTimer_1:PWMUDB:tc_i\, \InjectionTimer_1:PWMUDB:runmode_enable\, Net_11136),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\InjectionTimer_1:PWMUDB:nc2\,
		cl0=>\InjectionTimer_1:PWMUDB:nc3\,
		z0=>\InjectionTimer_1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\InjectionTimer_1:PWMUDB:nc4\,
		cl1=>\InjectionTimer_1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\InjectionTimer_1:PWMUDB:nc6\,
		f1_blk_stat=>\InjectionTimer_1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\InjectionTimer_1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\InjectionTimer_1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\InjectionTimer_1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\InjectionTimer_1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\InjectionTimer_1:PWMUDB:sP16:pwmdp:cap_1\, \InjectionTimer_1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\InjectionTimer_1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\InjectionTimer_1:PWMUDB:tc_i\, \InjectionTimer_1:PWMUDB:runmode_enable\, Net_11136),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\InjectionTimer_1:PWMUDB:cmp1_eq\,
		cl0=>\InjectionTimer_1:PWMUDB:cmp1_less\,
		z0=>\InjectionTimer_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\InjectionTimer_1:PWMUDB:cmp2_eq\,
		cl1=>\InjectionTimer_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\InjectionTimer_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\InjectionTimer_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\InjectionTimer_1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\InjectionTimer_1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\InjectionTimer_1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\InjectionTimer_1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \InjectionTimer_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\InjectionTimer_1:PWMUDB:sP16:pwmdp:cap_1\, \InjectionTimer_1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\InjectionTimer_1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\IgnitionPortControlReg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\IgnitionPortControlReg:control_7\, \IgnitionPortControlReg:control_6\, \IgnitionPortControlReg:control_5\, \IgnitionPortControlReg:control_4\,
			\IgnitionPortControlReg:control_3\, \IgnitionPortControlReg:control_2\, Net_10047_1, Net_10047_0));
CAN_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_7583,
		analog=>(open),
		io=>(tmpIO_0__CAN_RX_net_0),
		siovref=>(tmpSIOVREF__CAN_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CAN_RX_net_0);
CAN_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7581,
		fb=>(tmpFB_0__CAN_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__CAN_TX_net_0),
		siovref=>(tmpSIOVREF__CAN_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CAN_TX_net_0);
\CAN:Clock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2c366327-8ea9-4813-ab0d-a7ce473af76e/ccbbccde-4db5-4009-af85-8e8bae589faa",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\CAN:Net_25\,
		dig_domain_out=>open);
\CAN:CanIP\:cy_psoc3_can_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>\CAN:Net_25\,
		can_rx=>Net_7583,
		can_tx=>Net_7581,
		can_tx_en=>Net_7575,
		interrupt=>Net_7576);
\CAN:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_7576);
CrankTriggerDummyTimer_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_13563);
\CrankTriggerDummyTimer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_13573,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>Net_13545,
		tc=>Net_13547,
		compare=>\CrankTriggerDummyTimer:Net_261\,
		interrupt=>Net_13563);
\InjectionTimerControlReg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>Net_11136,
		clock=>Net_10395,
		control=>(\InjectionTimerControlReg_1:control_7\, \InjectionTimerControlReg_1:control_6\, \InjectionTimerControlReg_1:control_5\, \InjectionTimerControlReg_1:control_4\,
			\InjectionTimerControlReg_1:control_3\, \InjectionTimerControlReg_1:control_2\, \InjectionTimerControlReg_1:control_1\, Net_10042));
\IgnitionTimerControlReg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>Net_10602,
		clock=>Net_10386,
		control=>(\IgnitionTimerControlReg:control_7\, \IgnitionTimerControlReg:control_6\, \IgnitionTimerControlReg:control_5\, \IgnitionTimerControlReg:control_4\,
			\IgnitionTimerControlReg:control_3\, \IgnitionTimerControlReg:control_2\, \IgnitionTimerControlReg:control_1\, Net_10045));
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"61076ef7-2606-4b29-975b-07702b2415b6",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10386,
		dig_domain_out=>open);
\InjectionTimer_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK_1M,
		enable=>one,
		clock_out=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\);
\InjectionTimer_2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\InjectionTimer_2:PWMUDB:control_7\, \InjectionTimer_2:PWMUDB:control_6\, \InjectionTimer_2:PWMUDB:control_5\, \InjectionTimer_2:PWMUDB:control_4\,
			\InjectionTimer_2:PWMUDB:control_3\, \InjectionTimer_2:PWMUDB:control_2\, \InjectionTimer_2:PWMUDB:control_1\, \InjectionTimer_2:PWMUDB:control_0\));
\InjectionTimer_2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_11179,
		clock=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \InjectionTimer_2:PWMUDB:status_5\, zero, \InjectionTimer_2:PWMUDB:status_3\,
			\InjectionTimer_2:PWMUDB:status_2\, \InjectionTimer_2:PWMUDB:status_1\, \InjectionTimer_2:PWMUDB:status_0\),
		interrupt=>\InjectionTimer_2:Net_55\);
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\InjectionTimer_2:PWMUDB:tc_i\, \InjectionTimer_2:PWMUDB:runmode_enable\, Net_11179),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\InjectionTimer_2:PWMUDB:nc2\,
		cl0=>\InjectionTimer_2:PWMUDB:nc3\,
		z0=>\InjectionTimer_2:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\InjectionTimer_2:PWMUDB:nc4\,
		cl1=>\InjectionTimer_2:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\InjectionTimer_2:PWMUDB:nc6\,
		f1_blk_stat=>\InjectionTimer_2:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\InjectionTimer_2:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\InjectionTimer_2:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\InjectionTimer_2:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\InjectionTimer_2:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\InjectionTimer_2:PWMUDB:sP16:pwmdp:cap_1\, \InjectionTimer_2:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\InjectionTimer_2:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\InjectionTimer_2:PWMUDB:tc_i\, \InjectionTimer_2:PWMUDB:runmode_enable\, Net_11179),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\InjectionTimer_2:PWMUDB:cmp1_eq\,
		cl0=>\InjectionTimer_2:PWMUDB:cmp1_less\,
		z0=>\InjectionTimer_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\InjectionTimer_2:PWMUDB:cmp2_eq\,
		cl1=>\InjectionTimer_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\InjectionTimer_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\InjectionTimer_2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\InjectionTimer_2:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\InjectionTimer_2:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\InjectionTimer_2:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\InjectionTimer_2:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \InjectionTimer_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\InjectionTimer_2:PWMUDB:sP16:pwmdp:cap_1\, \InjectionTimer_2:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\InjectionTimer_2:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\InjectionTimerPortControlReg_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\InjectionTimerPortControlReg_2:control_7\, \InjectionTimerPortControlReg_2:control_6\, \InjectionTimerPortControlReg_2:control_5\, \InjectionTimerPortControlReg_2:control_4\,
			\InjectionTimerPortControlReg_2:control_3\, \InjectionTimerPortControlReg_2:control_2\, Net_11195_1, Net_11195_0));
\InjectionTimerControlReg_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>Net_11179,
		clock=>Net_11214,
		control=>(\InjectionTimerControlReg_2:control_7\, \InjectionTimerControlReg_2:control_6\, \InjectionTimerControlReg_2:control_5\, \InjectionTimerControlReg_2:control_4\,
			\InjectionTimerControlReg_2:control_3\, \InjectionTimerControlReg_2:control_2\, \InjectionTimerControlReg_2:control_1\, Net_11209));
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a1a6e826-0400-4918-93ae-f4dc8e151645",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_11214,
		dig_domain_out=>open);
\CrankTriggerDummyTimerReg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000001",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>Net_13573,
		control=>(\CrankTriggerDummyTimerReg:control_7\, \CrankTriggerDummyTimerReg:control_6\, \CrankTriggerDummyTimerReg:control_5\, \CrankTriggerDummyTimerReg:control_4\,
			\CrankTriggerDummyTimerReg:control_3\, \CrankTriggerDummyTimerReg:control_2\, \CrankTriggerDummyTimerReg:control_1\, Net_13545));
Clock_9:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9d5152b1-e57c-4d3b-afa1-a1be7f43e413",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_13573,
		dig_domain_out=>open);
\Millis_Counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Millis_Counter:CounterUDB:prevCapture\);
\Millis_Counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Millis_Counter:CounterUDB:reload\,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Millis_Counter:CounterUDB:overflow_reg_i\);
\Millis_Counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Millis_Counter:CounterUDB:underflow_reg_i\);
\Millis_Counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Millis_Counter:CounterUDB:reload\,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Millis_Counter:CounterUDB:tc_reg_i\);
\Millis_Counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Millis_Counter:CounterUDB:cmp_out_i\,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Millis_Counter:CounterUDB:prevCompare\);
\Millis_Counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Millis_Counter:CounterUDB:cmp_out_i\,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Millis_Counter:CounterUDB:cmp_out_reg_i\);
\Millis_Counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_1767,
		clk=>\Millis_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Millis_Counter:CounterUDB:count_stored_i\);
\Micros_Counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Micros_Counter:CounterUDB:prevCapture\);
\Micros_Counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Micros_Counter:CounterUDB:reload\,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Micros_Counter:CounterUDB:overflow_reg_i\);
\Micros_Counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Micros_Counter:CounterUDB:underflow_reg_i\);
\Micros_Counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Micros_Counter:CounterUDB:reload\,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Micros_Counter:CounterUDB:tc_reg_i\);
\Micros_Counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Micros_Counter:CounterUDB:cmp_out_i\,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Micros_Counter:CounterUDB:prevCompare\);
\Micros_Counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Micros_Counter:CounterUDB:cmp_out_i\,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Micros_Counter:CounterUDB:cmp_out_reg_i\);
\Micros_Counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_1766,
		clk=>\Micros_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Micros_Counter:CounterUDB:count_stored_i\);
\IgnitionTimer_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_10602,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:min_kill_reg\);
\IgnitionTimer_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:prevCapture\);
\IgnitionTimer_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_5006,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:trig_last\);
\IgnitionTimer_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\IgnitionTimer_1:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>Net_10602,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:runmode_enable\);
\IgnitionTimer_1:PWMUDB:trig_disable\:cy_dsrff
	PORT MAP(d=>\IgnitionTimer_1:PWMUDB:trig_disable\\D\,
		s=>zero,
		r=>Net_10602,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:trig_disable\);
\IgnitionTimer_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\IgnitionTimer_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:sc_kill_tmp\);
\IgnitionTimer_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_10602,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:ltch_kill_reg\);
\IgnitionTimer_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\IgnitionTimer_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_10602,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:dith_count_1\);
\IgnitionTimer_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\IgnitionTimer_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_10602,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:dith_count_0\);
\IgnitionTimer_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\IgnitionTimer_1:PWMUDB:cmp1_less\,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:prevCompare1\);
\IgnitionTimer_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\IgnitionTimer_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>Net_10602,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:status_0\);
\IgnitionTimer_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_10602,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:status_1\);
\IgnitionTimer_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_10602,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:status_5\);
\IgnitionTimer_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\IgnitionTimer_1:PWMUDB:pwm_i\,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_7515);
\IgnitionTimer_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:pwm1_i_reg\);
\IgnitionTimer_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\IgnitionTimer_1:PWMUDB:pwm2_i_reg\);
\IgnitionTimer_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\IgnitionTimer_1:PWMUDB:status_2\,
		clk=>\IgnitionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_10602);
\InjectionTimer_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_11136,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:min_kill_reg\);
\InjectionTimer_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:prevCapture\);
\InjectionTimer_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_4973,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:trig_last\);
\InjectionTimer_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\InjectionTimer_1:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>Net_11136,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:runmode_enable\);
\InjectionTimer_1:PWMUDB:trig_disable\:cy_dsrff
	PORT MAP(d=>\InjectionTimer_1:PWMUDB:trig_disable\\D\,
		s=>zero,
		r=>Net_11136,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:trig_disable\);
\InjectionTimer_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\InjectionTimer_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:sc_kill_tmp\);
\InjectionTimer_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_11136,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:ltch_kill_reg\);
\InjectionTimer_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\InjectionTimer_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_11136,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:dith_count_1\);
\InjectionTimer_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\InjectionTimer_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_11136,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:dith_count_0\);
\InjectionTimer_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\InjectionTimer_1:PWMUDB:cmp1_less\,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:prevCompare1\);
\InjectionTimer_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\InjectionTimer_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>Net_11136,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:status_0\);
\InjectionTimer_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_11136,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:status_1\);
\InjectionTimer_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_11136,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:status_5\);
\InjectionTimer_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\InjectionTimer_1:PWMUDB:pwm_i\,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_7509);
\InjectionTimer_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:pwm1_i_reg\);
\InjectionTimer_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_1:PWMUDB:pwm2_i_reg\);
\InjectionTimer_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\InjectionTimer_1:PWMUDB:status_2\,
		clk=>\InjectionTimer_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_11136);
\PulseConvert_1:out_pulse\:cy_dff
	PORT MAP(d=>\PulseConvert_1:out_pulse\\D\,
		clk=>Net_13595,
		q=>Net_13575);
\PulseConvert_1:in_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_1:in_sample\\D\,
		clk=>Net_13595,
		q=>\PulseConvert_1:in_sample\);
\PulseConvert_1:out_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_1:out_sample\\D\,
		clk=>Net_13595,
		q=>\PulseConvert_1:out_sample\);
\InjectionTimer_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_11179,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:min_kill_reg\);
\InjectionTimer_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:prevCapture\);
\InjectionTimer_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_11530,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:trig_last\);
\InjectionTimer_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\InjectionTimer_2:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>Net_11179,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:runmode_enable\);
\InjectionTimer_2:PWMUDB:trig_disable\:cy_dsrff
	PORT MAP(d=>\InjectionTimer_2:PWMUDB:trig_disable\\D\,
		s=>zero,
		r=>Net_11179,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:trig_disable\);
\InjectionTimer_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\InjectionTimer_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:sc_kill_tmp\);
\InjectionTimer_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_11179,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:ltch_kill_reg\);
\InjectionTimer_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\InjectionTimer_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_11179,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:dith_count_1\);
\InjectionTimer_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\InjectionTimer_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_11179,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:dith_count_0\);
\InjectionTimer_2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\InjectionTimer_2:PWMUDB:cmp1_less\,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:prevCompare1\);
\InjectionTimer_2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\InjectionTimer_2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>Net_11179,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:status_0\);
\InjectionTimer_2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_11179,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:status_1\);
\InjectionTimer_2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_11179,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:status_5\);
\InjectionTimer_2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\InjectionTimer_2:PWMUDB:pwm_i\,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_11188);
\InjectionTimer_2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:pwm1_i_reg\);
\InjectionTimer_2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\InjectionTimer_2:PWMUDB:pwm2_i_reg\);
\InjectionTimer_2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\InjectionTimer_2:PWMUDB:status_2\,
		clk=>\InjectionTimer_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_11179);

END R_T_L;
