module lsu(
           input logic         clk_i,
           input logic         rst_i,

           // core interface
           input logic         core_req_i,
           input logic         core_we_i,
           input logic [2:0]   core_size_i,
           input logic [31:0]  core_addr_i,
           input logic [31:0]  core_wd_i,
           output logic [31:0] core_rd_o,
           output logic        core_stall_o,

           // data memory interface
           output logic        mem_req_o,
           output logic        mem_we_o,
           output logic [3:0]  mem_be_o,
           output logic [31:0] mem_addr_o,
           output logic [31:0] mem_wd_o,
           input logic [31:0]  mem_rd_i,
           input logic         mem_ready_i
           );


endmodule // lsu
