$date
	Thu Dec 12 21:06:35 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_comb_str $end
$var wire 1 ! p_y $end
$var reg 1 " p_sel $end
$var reg 4 # temp [3:0] $end
$scope module m_cb1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 " sel $end
$var wire 1 ( u1 $end
$var wire 1 ) u2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
0'
0&
0%
0$
b0 #
0"
x!
$end
#3
1(
1"
#4
1!
1)
#6
1!
0"
#9
1"
#12
1$
1!
0"
b1 #
#15
1"
#18
1!
0"
#21
1"
#24
0$
1%
1!
0"
b10 #
#27
1"
#30
1!
0"
#33
1"
#36
1$
1!
0"
b11 #
#39
0(
1"
#42
0!
0"
#45
1!
1"
#48
0$
0%
1&
0!
0"
b100 #
#51
1(
1!
1"
#54
1!
0"
#57
1"
#60
1$
1!
0"
b101 #
#63
1"
#66
1!
0"
#69
1"
#72
0$
1%
1!
0"
b110 #
#75
1"
#78
1!
0"
#81
1"
#84
1$
1!
0"
b111 #
#87
0(
1"
#90
0!
0"
#93
1!
1"
#96
0$
0%
0&
1'
0!
0"
b1000 #
#99
1(
1!
1"
#102
1!
0"
#105
1"
#108
1$
1!
0"
b1001 #
#111
1"
#114
1!
0"
#117
1"
#120
0$
1%
1!
0"
b1010 #
#123
1"
#126
1!
0"
#129
1"
#132
1$
1!
0"
b1011 #
#135
0(
1"
#138
0!
0"
#141
1!
1"
#144
0$
0%
1&
0!
0"
b1100 #
#147
1(
1!
1"
#148
0!
0)
#150
1!
0"
#153
0!
1"
#156
1$
1!
0"
b1101 #
#159
0!
1"
#162
1!
0"
#165
0!
1"
#168
0$
1%
1!
0"
b1110 #
#171
0!
1"
#174
1!
0"
#177
0!
1"
#180
1$
1!
0"
b1111 #
#183
0(
0!
1"
#186
0!
0"
#189
1"
#192
