package require -exact qsys 15.0
set_module_property NAME fir_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME fir_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Arria 10"}
set_module_assignment hls.cosim.name {_Z3firii}
set_module_assignment hls.compressed.name {fir}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fir_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "fir_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/fir_function_wrapper.sv"
add_fileset_file "fir_function.sv" SYSTEM_VERILOG PATH "ip/fir_function.sv"
add_fileset_file "fir_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B0_runOnce.sv"
add_fileset_file "fir_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B0_runOnce_stall_region.sv"
add_fileset_file "fir_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B0_runOnce_merge_reg.sv"
add_fileset_file "fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "fir_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B0_runOnce_branch.sv"
add_fileset_file "fir_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B0_runOnce_merge.sv"
add_fileset_file "fir_bb_B10.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B10.sv"
add_fileset_file "fir_bb_B10_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B10_stall_region.sv"
add_fileset_file "fir_i_llvm_fpga_mem_memdep_5_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_memdep_5_0.sv"
add_fileset_file "fir_B10_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B10_branch.sv"
add_fileset_file "fir_B10_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B10_merge.sv"
add_fileset_file "fir_bb_B11.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B11.sv"
add_fileset_file "fir_bb_B11_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B11_stall_region.sv"
add_fileset_file "fir_B11_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B11_merge_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_body26_s_c0_enter12311_fir1.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_body26_s_c0_enter12311_fir1.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body26_s_c0_exit131_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body26_s_c0_exit131_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000001Z1_fir1_full_detector.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000001Z1_fir1_full_detector.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zit131_fir1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zit131_fir1_data_fifo.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_body26_s_c0_enter12311_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_body26_s_c0_enter12311_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i1_cmp242420_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i1_cmp242420_0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i1_cmp242421_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i1_cmp242421_0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i1_cmp242422_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i1_cmp242422_0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i32_taps3319_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i32_taps3319_0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i33_unnamed_12_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i33_unnamed_12_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_lm121_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_lm121_0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_lm2_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_lm2_0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i16_025_pop28_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i16_025_pop28_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i1_notcmp2475_pop31_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i1_notcmp2475_pop31_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i1_notcmp2974_pop30_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i1_notcmp2974_pop30_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i32_j_027_pop2476_pop32_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i32_j_027_pop2476_pop32_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i32_k22_026_pop27_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i32_k22_026_pop27_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i33_fpga_indvars_iv9_pop26_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i33_fpga_indvars_iv9_pop26_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i16_025_push28_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i16_025_push28_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notcmp2475_push31_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notcmp2475_push31_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notcmp2974_push30_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notcmp2974_push30_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i2_cleanups_push29_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i2_cleanups_push29_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i32_j_027_pop2476_push32_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i32_j_027_pop2476_push32_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i32_k22_026_push27_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i32_k22_026_push27_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i33_fpga_indvars_iv9_push26_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i33_fpga_indvars_iv9_push26_0.sv"
add_fileset_file "fir_B11_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B11_branch.sv"
add_fileset_file "fir_B11_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B11_merge.sv"
add_fileset_file "fir_bb_B2.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B2.sv"
add_fileset_file "fir_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B2_stall_region.sv"
add_fileset_file "fir_B2_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B2_branch.sv"
add_fileset_file "fir_B2_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B2_merge.sv"
add_fileset_file "fir_bb_B3.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B3.sv"
add_fileset_file "fir_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B3_stall_region.sv"
add_fileset_file "fir_B3_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B3_merge_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_body_s_c0_enter897_fir1.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_body_s_c0_enter897_fir1.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit91_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit91_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Z1_fir1_full_detector.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Z1_fir1_full_detector.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zxit91_fir1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zxit91_fir1_data_fifo.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter897_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter897_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going55_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going55_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i32_k_031_pop15_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i32_k_031_pop15_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i4_cleanups58_pop17_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i4_cleanups58_pop17_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i4_initerations53_pop16_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i4_initerations53_pop16_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop14_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop14_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_lastiniteration57_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_lastiniteration57_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond65_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond65_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i32_k_031_push15_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i32_k_031_push15_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i4_cleanups58_push17_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i4_cleanups58_push17_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i4_initerations53_push16_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i4_initerations53_push16_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i7_fpga_indvars_iv_push14_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i7_fpga_indvars_iv_push14_0.sv"
add_fileset_file "fir_B3_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B3_branch.sv"
add_fileset_file "fir_B3_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B3_merge.sv"
add_fileset_file "fir_bb_B5.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B5.sv"
add_fileset_file "fir_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B5_stall_region.sv"
add_fileset_file "fir_B5_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B5_merge_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_body5_s_c0_enter948_fir1.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_body5_s_c0_enter948_fir1.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body5_s_c0_exit98_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body5_s_c0_exit98_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Z8_fir1_full_detector.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Z8_fir1_full_detector.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zxit98_fir1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zxit98_fir1_data_fifo.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_body5_s_c0_enter948_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_body5_s_c0_enter948_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_memdep_3_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_memdep_3_0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_memdep_4_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_memdep_4_0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going38_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going38_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i11_fpga_indvars_iv6_pop18_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv6_pop18_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i32_k1_030_pop19_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i32_k1_030_pop19_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i4_cleanups41_pop21_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i4_cleanups41_pop21_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i4_initerations36_pop20_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i4_initerations36_pop20_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i11_fpga_indvars_iv6_push18_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i11_fpga_indvars_iv6_push18_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_lastiniteration40_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_lastiniteration40_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond48_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond48_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i32_k1_030_push19_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i32_k1_030_push19_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i4_cleanups41_push21_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i4_cleanups41_push21_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i4_initerations36_push20_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i4_initerations36_push20_0.sv"
add_fileset_file "fir_B5_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B5_branch.sv"
add_fileset_file "fir_B5_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B5_merge.sv"
add_fileset_file "fir_bb_B6.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B6.sv"
add_fileset_file "fir_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B6_stall_region.sv"
add_fileset_file "fir_B6_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B6_merge_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_cond18_preheader_s_c0_enter1029_fir1.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_cond18_preheader_s_c0_enter1029_fir1.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zer_s_c0_exit106_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zer_s_c0_exit106_fir0.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_cond18_preheader_s_c0_enter1029_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_cond18_preheader_s_c0_enter1029_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going31_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going31_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i8_fpga_indvars_iv15_pop22_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i8_fpga_indvars_iv15_pop22_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond32_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond32_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i8_fpga_indvars_iv15_push22_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i8_fpga_indvars_iv15_push22_0.sv"
add_fileset_file "fir_B6_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B6_branch.sv"
add_fileset_file "fir_B6_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B6_merge.sv"
add_fileset_file "fir_bb_B7.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B7.sv"
add_fileset_file "fir_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B7_stall_region.sv"
add_fileset_file "fir_i_iowr_bl_return_unnamed_fir11_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_iowr_bl_return_unnamed_fir11_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_cond_cleanup16_s_c0_enter109_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_cond_cleanup16_s_c0_enter109_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z16_s_c0_exit111_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z16_s_c0_exit111_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z1_fir1_full_detector.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z1_fir1_full_detector.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zit111_fir1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zit111_fir1_data_fifo.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_cond_cleanup16_s_c0_enter109_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_cond_cleanup16_s_c0_enter109_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i32_idx3218_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i32_idx3218_0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_unnamed_10_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_unnamed_10_fir0.sv"
add_fileset_file "fir_B7_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B7_branch.sv"
add_fileset_file "fir_B7_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B7_merge.sv"
add_fileset_file "fir_bb_B8.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B8.sv"
add_fileset_file "fir_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B8_stall_region.sv"
add_fileset_file "fir_B8_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B8_merge_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_cond23_preheader_s_c0_enter11410_fir1.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_cond23_preheader_s_c0_enter11410_fir1.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zer_s_c0_exit118_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zer_s_c0_exit118_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z8_fir1_full_detector.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z8_fir1_full_detector.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zit118_fir1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zit118_fir1_data_fifo.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_cond23_preheader_s_c0_enter11410_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_cond23_preheader_s_c0_enter11410_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going26_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going26_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i11_fpga_indvars_iv12_pop23_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv12_pop23_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i1_notcmp2973_pop25_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i1_notcmp2973_pop25_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i32_j_027_pop24_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i32_j_027_pop24_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i11_fpga_indvars_iv12_push23_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i11_fpga_indvars_iv12_push23_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notcmp2973_push25_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notcmp2973_push25_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond27_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond27_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i32_j_027_push24_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i32_j_027_push24_0.sv"
add_fileset_file "fir_B8_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B8_branch.sv"
add_fileset_file "fir_B8_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B8_merge.sv"
add_fileset_file "fir_bb_B9.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B9.sv"
add_fileset_file "fir_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B9_stall_region.sv"
add_fileset_file "fir_B9_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B9_branch.sv"
add_fileset_file "fir_B9_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B9_merge.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going26_2_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going26_2_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going26_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going26_2_valid_fifo.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going31_2_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going31_2_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going31_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going31_2_valid_fifo.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going38_6_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going38_6_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going38_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going38_6_valid_fifo.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going55_6_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going55_6_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going55_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going55_6_valid_fifo.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going68_1_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going68_1_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going68_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going68_1_valid_fifo.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going_6_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
add_fileset_file "fir_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/fir_loop_limiter_0.sv"
add_fileset_file "fir_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/fir_loop_limiter_1.sv"
add_fileset_file "fir_loop_limiter_2.sv" SYSTEM_VERILOG PATH "ip/fir_loop_limiter_2.sv"
add_fileset_file "fir_loop_limiter_3.sv" SYSTEM_VERILOG PATH "ip/fir_loop_limiter_3.sv"
add_fileset_file "fir_loop_limiter_4.sv" SYSTEM_VERILOG PATH "ip/fir_loop_limiter_4.sv"
add_fileset_file "fir_bb_B10_sr_0.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B10_sr_0.sv"
add_fileset_file "fir_bb_B11_sr_1.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B11_sr_1.sv"
add_fileset_file "fir_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B1_start.sv"
add_fileset_file "fir_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B1_start_stall_region.sv"
add_fileset_file "fir_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B1_start_merge_reg.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_source_i32_unnamed_4_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_source_i32_unnamed_4_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "fir_i_iord_bl_call_unnamed_fir2_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_iord_bl_call_unnamed_fir2_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_source_s_struct_z3ii_inputss_unnamed_fir3_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_source_s_struct_z3ii_inputss_unnamed_fir3_fir0.sv"
add_fileset_file "fir_i_sfc_s_c0_in_wt_entry_s_c0_enter6_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter6_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going68_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going68_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond69_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond69_0.sv"
add_fileset_file "fir_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B1_start_branch.sv"
add_fileset_file "fir_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B1_start_merge.sv"
add_fileset_file "fir_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B2_sr_0.sv"
add_fileset_file "fir_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B3_sr_1.sv"
add_fileset_file "fir_bb_B4.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B4.sv"
add_fileset_file "fir_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B4_stall_region.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_source_i1_unnamed_7_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_source_i1_unnamed_7_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_source_i32_unnamed_6_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_source_i32_unnamed_6_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_source_i33_unnamed_8_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_source_i33_unnamed_8_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_s_struct_z3ii_inputss_unnamed_fir5_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_s_struct_z3ii_inputss_unnamed_fir5_fir0.sv"
add_fileset_file "fir_B4_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B4_branch.sv"
add_fileset_file "fir_B4_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B4_merge.sv"
add_fileset_file "fir_bb_B4_sr_0.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B4_sr_0.sv"
add_fileset_file "fir_bb_B5_sr_1.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B5_sr_1.sv"
add_fileset_file "fir_bb_B6_sr_1.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B6_sr_1.sv"
add_fileset_file "fir_bb_B7_sr_0.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B7_sr_0.sv"
add_fileset_file "fir_bb_B8_sr_1.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B8_sr_1.sv"
add_fileset_file "fir_bb_B9_sr_0.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B9_sr_0.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_mem1x.v" SYSTEM_VERILOG PATH "ip/acl_mem1x.v"
add_fileset_file "acl_mem_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_mem_staging_reg.v"
add_fileset_file "acl_ic_local_mem_router.v" SYSTEM_VERILOG PATH "ip/acl_ic_local_mem_router.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "fir_internal.v" SYSTEM_VERILOG PATH "fir_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL fir_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "fir_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/fir_function_wrapper.sv"
add_fileset_file "fir_function.sv" SYSTEM_VERILOG PATH "ip/fir_function.sv"
add_fileset_file "fir_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B0_runOnce.sv"
add_fileset_file "fir_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B0_runOnce_stall_region.sv"
add_fileset_file "fir_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B0_runOnce_merge_reg.sv"
add_fileset_file "fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "fir_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B0_runOnce_branch.sv"
add_fileset_file "fir_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B0_runOnce_merge.sv"
add_fileset_file "fir_bb_B10.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B10.sv"
add_fileset_file "fir_bb_B10_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B10_stall_region.sv"
add_fileset_file "fir_i_llvm_fpga_mem_memdep_5_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_memdep_5_0.sv"
add_fileset_file "fir_B10_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B10_branch.sv"
add_fileset_file "fir_B10_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B10_merge.sv"
add_fileset_file "fir_bb_B11.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B11.sv"
add_fileset_file "fir_bb_B11_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B11_stall_region.sv"
add_fileset_file "fir_B11_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B11_merge_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_body26_s_c0_enter12311_fir1.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_body26_s_c0_enter12311_fir1.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body26_s_c0_exit131_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body26_s_c0_exit131_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000001Z1_fir1_full_detector.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000001Z1_fir1_full_detector.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zit131_fir1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zit131_fir1_data_fifo.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_body26_s_c0_enter12311_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_body26_s_c0_enter12311_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i1_cmp242420_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i1_cmp242420_0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i1_cmp242421_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i1_cmp242421_0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i1_cmp242422_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i1_cmp242422_0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i32_taps3319_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i32_taps3319_0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i33_unnamed_12_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i33_unnamed_12_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_lm121_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_lm121_0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_lm2_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_lm2_0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i16_025_pop28_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i16_025_pop28_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i1_notcmp2475_pop31_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i1_notcmp2475_pop31_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i1_notcmp2974_pop30_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i1_notcmp2974_pop30_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i32_j_027_pop2476_pop32_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i32_j_027_pop2476_pop32_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i32_k22_026_pop27_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i32_k22_026_pop27_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i33_fpga_indvars_iv9_pop26_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i33_fpga_indvars_iv9_pop26_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i16_025_push28_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i16_025_push28_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notcmp2475_push31_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notcmp2475_push31_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notcmp2974_push30_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notcmp2974_push30_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i2_cleanups_push29_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i2_cleanups_push29_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i32_j_027_pop2476_push32_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i32_j_027_pop2476_push32_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i32_k22_026_push27_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i32_k22_026_push27_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i33_fpga_indvars_iv9_push26_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i33_fpga_indvars_iv9_push26_0.sv"
add_fileset_file "fir_B11_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B11_branch.sv"
add_fileset_file "fir_B11_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B11_merge.sv"
add_fileset_file "fir_bb_B2.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B2.sv"
add_fileset_file "fir_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B2_stall_region.sv"
add_fileset_file "fir_B2_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B2_branch.sv"
add_fileset_file "fir_B2_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B2_merge.sv"
add_fileset_file "fir_bb_B3.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B3.sv"
add_fileset_file "fir_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B3_stall_region.sv"
add_fileset_file "fir_B3_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B3_merge_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_body_s_c0_enter897_fir1.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_body_s_c0_enter897_fir1.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit91_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit91_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Z1_fir1_full_detector.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Z1_fir1_full_detector.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zxit91_fir1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zxit91_fir1_data_fifo.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter897_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter897_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going55_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going55_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i32_k_031_pop15_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i32_k_031_pop15_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i4_cleanups58_pop17_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i4_cleanups58_pop17_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i4_initerations53_pop16_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i4_initerations53_pop16_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop14_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop14_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_lastiniteration57_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_lastiniteration57_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond65_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond65_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i32_k_031_push15_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i32_k_031_push15_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i4_cleanups58_push17_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i4_cleanups58_push17_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i4_initerations53_push16_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i4_initerations53_push16_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i7_fpga_indvars_iv_push14_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i7_fpga_indvars_iv_push14_0.sv"
add_fileset_file "fir_B3_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B3_branch.sv"
add_fileset_file "fir_B3_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B3_merge.sv"
add_fileset_file "fir_bb_B5.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B5.sv"
add_fileset_file "fir_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B5_stall_region.sv"
add_fileset_file "fir_B5_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B5_merge_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_body5_s_c0_enter948_fir1.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_body5_s_c0_enter948_fir1.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body5_s_c0_exit98_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body5_s_c0_exit98_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Z8_fir1_full_detector.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Z8_fir1_full_detector.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zxit98_fir1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zxit98_fir1_data_fifo.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_body5_s_c0_enter948_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_body5_s_c0_enter948_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_memdep_3_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_memdep_3_0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_memdep_4_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_memdep_4_0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going38_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going38_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i11_fpga_indvars_iv6_pop18_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv6_pop18_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i32_k1_030_pop19_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i32_k1_030_pop19_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i4_cleanups41_pop21_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i4_cleanups41_pop21_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i4_initerations36_pop20_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i4_initerations36_pop20_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i11_fpga_indvars_iv6_push18_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i11_fpga_indvars_iv6_push18_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_lastiniteration40_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_lastiniteration40_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond48_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond48_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i32_k1_030_push19_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i32_k1_030_push19_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i4_cleanups41_push21_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i4_cleanups41_push21_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i4_initerations36_push20_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i4_initerations36_push20_0.sv"
add_fileset_file "fir_B5_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B5_branch.sv"
add_fileset_file "fir_B5_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B5_merge.sv"
add_fileset_file "fir_bb_B6.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B6.sv"
add_fileset_file "fir_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B6_stall_region.sv"
add_fileset_file "fir_B6_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B6_merge_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_cond18_preheader_s_c0_enter1029_fir1.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_cond18_preheader_s_c0_enter1029_fir1.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zer_s_c0_exit106_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zer_s_c0_exit106_fir0.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_cond18_preheader_s_c0_enter1029_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_cond18_preheader_s_c0_enter1029_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going31_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going31_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i8_fpga_indvars_iv15_pop22_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i8_fpga_indvars_iv15_pop22_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond32_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond32_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i8_fpga_indvars_iv15_push22_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i8_fpga_indvars_iv15_push22_0.sv"
add_fileset_file "fir_B6_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B6_branch.sv"
add_fileset_file "fir_B6_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B6_merge.sv"
add_fileset_file "fir_bb_B7.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B7.sv"
add_fileset_file "fir_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B7_stall_region.sv"
add_fileset_file "fir_i_iowr_bl_return_unnamed_fir11_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_iowr_bl_return_unnamed_fir11_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_cond_cleanup16_s_c0_enter109_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_cond_cleanup16_s_c0_enter109_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z16_s_c0_exit111_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z16_s_c0_exit111_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z1_fir1_full_detector.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z1_fir1_full_detector.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zit111_fir1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zit111_fir1_data_fifo.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_cond_cleanup16_s_c0_enter109_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_cond_cleanup16_s_c0_enter109_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_i32_idx3218_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_i32_idx3218_0.sv"
add_fileset_file "fir_i_llvm_fpga_mem_unnamed_10_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_mem_unnamed_10_fir0.sv"
add_fileset_file "fir_B7_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B7_branch.sv"
add_fileset_file "fir_B7_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B7_merge.sv"
add_fileset_file "fir_bb_B8.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B8.sv"
add_fileset_file "fir_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B8_stall_region.sv"
add_fileset_file "fir_B8_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B8_merge_reg.sv"
add_fileset_file "fir_i_sfc_s_c0_in_for_cond23_preheader_s_c0_enter11410_fir1.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_for_cond23_preheader_s_c0_enter11410_fir1.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zer_s_c0_exit118_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zer_s_c0_exit118_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z8_fir1_full_detector.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z8_fir1_full_detector.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zit118_fir1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zit118_fir1_data_fifo.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_for_cond23_preheader_s_c0_enter11410_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_for_cond23_preheader_s_c0_enter11410_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going26_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going26_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i11_fpga_indvars_iv12_pop23_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv12_pop23_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i1_notcmp2973_pop25_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i1_notcmp2973_pop25_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_i32_j_027_pop24_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_i32_j_027_pop24_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i11_fpga_indvars_iv12_push23_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i11_fpga_indvars_iv12_push23_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notcmp2973_push25_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notcmp2973_push25_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond27_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond27_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i32_j_027_push24_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i32_j_027_push24_0.sv"
add_fileset_file "fir_B8_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B8_branch.sv"
add_fileset_file "fir_B8_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B8_merge.sv"
add_fileset_file "fir_bb_B9.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B9.sv"
add_fileset_file "fir_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B9_stall_region.sv"
add_fileset_file "fir_B9_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B9_branch.sv"
add_fileset_file "fir_B9_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B9_merge.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going26_2_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going26_2_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going26_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going26_2_valid_fifo.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going31_2_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going31_2_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going31_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going31_2_valid_fifo.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going38_6_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going38_6_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going38_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going38_6_valid_fifo.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going55_6_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going55_6_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going55_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going55_6_valid_fifo.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going68_1_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going68_1_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going68_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going68_1_valid_fifo.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going_6_sr.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
add_fileset_file "fir_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/fir_loop_limiter_0.sv"
add_fileset_file "fir_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/fir_loop_limiter_1.sv"
add_fileset_file "fir_loop_limiter_2.sv" SYSTEM_VERILOG PATH "ip/fir_loop_limiter_2.sv"
add_fileset_file "fir_loop_limiter_3.sv" SYSTEM_VERILOG PATH "ip/fir_loop_limiter_3.sv"
add_fileset_file "fir_loop_limiter_4.sv" SYSTEM_VERILOG PATH "ip/fir_loop_limiter_4.sv"
add_fileset_file "fir_bb_B10_sr_0.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B10_sr_0.sv"
add_fileset_file "fir_bb_B11_sr_1.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B11_sr_1.sv"
add_fileset_file "fir_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B1_start.sv"
add_fileset_file "fir_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B1_start_stall_region.sv"
add_fileset_file "fir_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/fir_B1_start_merge_reg.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_source_i32_unnamed_4_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_source_i32_unnamed_4_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "fir_i_iord_bl_call_unnamed_fir2_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_iord_bl_call_unnamed_fir2_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_source_s_struct_z3ii_inputss_unnamed_fir3_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_source_s_struct_z3ii_inputss_unnamed_fir3_fir0.sv"
add_fileset_file "fir_i_sfc_s_c0_in_wt_entry_s_c0_enter6_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter6_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv"
add_fileset_file "fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_pipeline_keep_going68_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_pipeline_keep_going68_0.sv"
add_fileset_file "fir_i_llvm_fpga_push_i1_notexitcond69_0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_push_i1_notexitcond69_0.sv"
add_fileset_file "fir_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B1_start_branch.sv"
add_fileset_file "fir_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B1_start_merge.sv"
add_fileset_file "fir_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B2_sr_0.sv"
add_fileset_file "fir_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B3_sr_1.sv"
add_fileset_file "fir_bb_B4.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B4.sv"
add_fileset_file "fir_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B4_stall_region.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_source_i1_unnamed_7_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_source_i1_unnamed_7_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_source_i32_unnamed_6_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_source_i32_unnamed_6_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_source_i33_unnamed_8_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_source_i33_unnamed_8_fir0.sv"
add_fileset_file "fir_i_llvm_fpga_ffwd_dest_s_struct_z3ii_inputss_unnamed_fir5_fir0.sv" SYSTEM_VERILOG PATH "ip/fir_i_llvm_fpga_ffwd_dest_s_struct_z3ii_inputss_unnamed_fir5_fir0.sv"
add_fileset_file "fir_B4_branch.sv" SYSTEM_VERILOG PATH "ip/fir_B4_branch.sv"
add_fileset_file "fir_B4_merge.sv" SYSTEM_VERILOG PATH "ip/fir_B4_merge.sv"
add_fileset_file "fir_bb_B4_sr_0.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B4_sr_0.sv"
add_fileset_file "fir_bb_B5_sr_1.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B5_sr_1.sv"
add_fileset_file "fir_bb_B6_sr_1.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B6_sr_1.sv"
add_fileset_file "fir_bb_B7_sr_0.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B7_sr_0.sv"
add_fileset_file "fir_bb_B8_sr_1.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B8_sr_1.sv"
add_fileset_file "fir_bb_B9_sr_0.sv" SYSTEM_VERILOG PATH "ip/fir_bb_B9_sr_0.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_mem1x.v" SYSTEM_VERILOG PATH "ip/acl_mem1x.v"
add_fileset_file "acl_mem_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_mem_staging_reg.v"
add_fileset_file "acl_ic_local_mem_router.v" SYSTEM_VERILOG PATH "ip/acl_ic_local_mem_router.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "fir_internal.v" SYSTEM_VERILOG PATH "fir_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### The component return data interface (returndata)
add_interface returndata conduit source
set_interface_property returndata associatedClock clock
set_interface_property returndata associatedReset reset
set_interface_assignment returndata hls.cosim.name {$returndata}
add_interface_port returndata returndata data output 32

#### Parameter idx interface
add_interface idx conduit sink
set_interface_property idx associatedClock clock
set_interface_property idx associatedReset reset
set_interface_assignment idx hls.cosim.name {idx}
add_interface_port idx idx data input 32

#### Parameter taps interface
add_interface taps conduit sink
set_interface_property taps associatedClock clock
set_interface_property taps associatedReset reset
set_interface_assignment taps hls.cosim.name {taps}
add_interface_port taps taps data input 32

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
