0.6
2018.3
Dec  7 2018
00:33:28
D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sim_1/new/tb_kara_128bit.v,1596619917,verilog,,,,tb_kara_128bit,,,,,,,,
D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sim_1/new/tb_kara_34bit.v,1596616484,verilog,,,,tb_kara_34bit,,,,,,,,
D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sim_1/new/tb_kara_66bit.v,1596618930,verilog,,,,tb_kara_66bit,,,,,,,,
D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sources_1/ip/mult_signed_18bit/sim/mult_signed_18bit.vhd,1596609076,vhdl,,,,mult_signed_18bit,,,,,,,,
D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sources_1/new/kara_mult_34bit.v,1596681332,verilog,,D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sources_1/new/kara_mult_66bit.v,,kara_mult_34bit,,,,,,,,
D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sources_1/new/kara_mult_66bit.v,1596681112,verilog,,D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sources_1/new/karatsuba_top.v,,kara_mult_66bit,,,,,,,,
D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sources_1/new/karatsuba_top.v,1596679442,verilog,,D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sim_1/new/tb_kara_128bit.v,,karatsuba_top,,,,,,,,
