

================================================================
== Vivado HLS Report for 'FCMac'
================================================================
* Date:           Mon May 15 18:27:41 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FC1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  31355|  31355|  31355|  31355|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_init_ne    |     40|     40|         1|          -|          -|    40|    no    |
        |- loop_dim        |  31232|  31232|       122|          -|          -|   256|    no    |
        | + loop_ne        |    120|    120|         3|          -|          -|    40|    no    |
        |- loop_output_ne  |     80|     80|         2|          -|          -|    40|    no    |
        +------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	4  / (!tmp_s)
	7  / (tmp_s)
4 --> 
	5  / (!tmp_2)
	3  / (tmp_2)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / (!tmp_1)
8 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_0_V = alloca [40 x i8], align 1" [FC1/conv1d.h:1481]   --->   Operation 11 'alloca' 'macRegisters_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_1 : Operation 12 [1/1] (1.30ns)   --->   "br label %1" [FC1/conv1d.h:1485]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ne = phi i6 [ 0, %0 ], [ %ne_1, %.critedge ]"   --->   Operation 13 'phi' 'ne' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.18ns)   --->   "%tmp = icmp eq i6 %ne, -24" [FC1/conv1d.h:1485]   --->   Operation 14 'icmp' 'tmp' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.61ns)   --->   "%ne_1 = add i6 %ne, 1" [FC1/conv1d.h:1485]   --->   Operation 16 'add' 'ne_1' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader143.preheader, label %.critedge" [FC1/conv1d.h:1485]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str13) nounwind" [FC1/conv1d.h:1486]   --->   Operation 18 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)" [FC1/conv1d.h:1486]   --->   Operation 19 'specregionbegin' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = zext i6 %ne to i64" [FC1/conv1d.h:1493]   --->   Operation 20 'zext' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str14) nounwind" [FC1/conv1d.h:1490]   --->   Operation 21 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.53ns)   --->   "%temp_bias_V = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 94, i8 -27, i8 53, i8 -31, i8 76, i8 34, i8 -34, i8 -14, i8 -121, i8 -7, i8 -29, i8 -13, i8 -9, i8 -27, i8 2, i8 -30, i8 -3, i8 -19, i8 -18, i8 -39, i8 -20, i8 -1, i8 55, i8 -11, i8 -33, i8 -19, i8 -8, i8 -38, i8 -34, i8 -44, i8 101, i8 -43, i8 -37, i8 40, i8 -29, i8 23, i8 -4, i8 56, i8 -19, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i8 -31, i6 %ne)" [FC1/conv1d.h:1485]   --->   Operation 22 'mux' 'temp_bias_V' <Predicate = (!tmp)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad = getelementptr [40 x i8]* %macRegisters_0_V, i64 0, i64 %tmp_9" [FC1/conv1d.h:1493]   --->   Operation 23 'getelementptr' 'macRegisters_0_V_ad' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_0_V_ad, align 1" [FC1/conv1d.h:1496]   --->   Operation 24 'store' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_8)" [FC1/conv1d.h:1500]   --->   Operation 25 'specregionend' 'empty_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [FC1/conv1d.h:1485]   --->   Operation 26 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "br label %.preheader143" [FC1/conv1d.h:1502]   --->   Operation 27 'br' <Predicate = (tmp)> <Delay = 1.30>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sy = phi i9 [ %sy_1, %4 ], [ 0, %.preheader143.preheader ]"   --->   Operation 28 'phi' 'sy' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sy_cast = zext i9 %sy to i14" [FC1/conv1d.h:1502]   --->   Operation 29 'zext' 'sy_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.36ns)   --->   "%tmp_s = icmp eq i9 %sy, -256" [FC1/conv1d.h:1502]   --->   Operation 30 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 31 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.70ns)   --->   "%sy_1 = add i9 %sy, 1" [FC1/conv1d.h:1502]   --->   Operation 32 'add' 'sy_1' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader.preheader, label %2" [FC1/conv1d.h:1502]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [FC1/conv1d.h:1503]   --->   Operation 34 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [FC1/conv1d.h:1503]   --->   Operation 35 'specregionbegin' 'tmp_10' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.40ns)   --->   "%tmp_V_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [FC1/conv1d.h:1506]   --->   Operation 36 'read' 'tmp_V_3' <Predicate = (!tmp_s)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%OP1_V_cast_cast = sext i8 %tmp_V_3 to i14" [FC1/conv1d.h:1509]   --->   Operation 37 'sext' 'OP1_V_cast_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.30ns)   --->   "br label %3" [FC1/conv1d.h:1509]   --->   Operation 38 'br' <Predicate = (!tmp_s)> <Delay = 1.30>
ST_3 : Operation 39 [1/1] (1.30ns)   --->   "br label %.preheader" [FC1/conv1d.h:1552]   --->   Operation 39 'br' <Predicate = (tmp_s)> <Delay = 1.30>

State 4 <SV = 3> <Delay = 4.48>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ne4 = phi i6 [ 0, %2 ], [ %ne_3, %.critedge1 ]"   --->   Operation 40 'phi' 'ne4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.18ns)   --->   "%tmp_2 = icmp eq i6 %ne4, -24" [FC1/conv1d.h:1509]   --->   Operation 41 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 42 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.61ns)   --->   "%ne_3 = add i6 %ne4, 1" [FC1/conv1d.h:1509]   --->   Operation 43 'add' 'ne_3' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %4, label %.critedge1" [FC1/conv1d.h:1509]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %ne4, i8 0)" [FC1/conv1d.h:1528]   --->   Operation 45 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.71ns)   --->   "%tmp_6 = add i14 %tmp_5, %sy_cast" [FC1/conv1d.h:1528]   --->   Operation 46 'add' 'tmp_6' <Predicate = (!tmp_2)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = zext i14 %tmp_6 to i64" [FC1/conv1d.h:1528]   --->   Operation 47 'zext' 'tmp_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%weights27_m_weights_1 = getelementptr [10240 x i6]* @weights27_m_weights_s, i64 0, i64 %tmp_7" [FC1/conv1d.h:1528]   --->   Operation 48 'getelementptr' 'weights27_m_weights_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (2.77ns)   --->   "%temp_weight_V = load i6* %weights27_m_weights_1, align 1" [FC1/conv1d.h:1528]   --->   Operation 49 'load' 'temp_weight_V' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10240> <ROM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_10)" [FC1/conv1d.h:1550]   --->   Operation 50 'specregionend' 'empty_22' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader143" [FC1/conv1d.h:1502]   --->   Operation 51 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.36>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = zext i6 %ne4 to i64" [FC1/conv1d.h:1513]   --->   Operation 52 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_1 = getelementptr [40 x i8]* %macRegisters_0_V, i64 0, i64 %tmp_4" [FC1/conv1d.h:1513]   --->   Operation 53 'getelementptr' 'macRegisters_0_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (1.75ns)   --->   "%p_Val2_3 = load i8* %macRegisters_0_V_ad_1, align 1" [FC1/conv1d.h:1513]   --->   Operation 54 'load' 'p_Val2_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_5 : Operation 55 [1/2] (2.77ns)   --->   "%temp_weight_V = load i6* %weights27_m_weights_1, align 1" [FC1/conv1d.h:1528]   --->   Operation 55 'load' 'temp_weight_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10240> <ROM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%OP2_V_cast_cast = sext i6 %temp_weight_V to i14" [FC1/conv1d.h:1534]   --->   Operation 56 'sext' 'OP2_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i14 %OP1_V_cast_cast, %OP2_V_cast_cast" [FC1/conv1d.h:1534]   --->   Operation 57 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 13)" [FC1/conv1d.h:1534]   --->   Operation 58 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s, i32 7, i32 13)" [FC1/conv1d.h:1534]   --->   Operation 59 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%qbit = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 6)" [FC1/conv1d.h:1534]   --->   Operation 60 'bitselect' 'qbit' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_21 = trunc i14 %p_Val2_s to i1" [FC1/conv1d.h:1534]   --->   Operation 61 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_17 = or i1 %tmp_21, %tmp_16" [FC1/conv1d.h:1534]   --->   Operation 62 'or' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_18 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s, i32 1, i32 5)" [FC1/conv1d.h:1534]   --->   Operation 63 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_19 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_18, i1 %tmp_17)" [FC1/conv1d.h:1534]   --->   Operation 64 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_11 = icmp ne i6 %tmp_19, 0" [FC1/conv1d.h:1534]   --->   Operation 65 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_11, %qbit" [FC1/conv1d.h:1534]   --->   Operation 66 'and' 'qb_assign_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.47>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str16) nounwind" [FC1/conv1d.h:1510]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str16)" [FC1/conv1d.h:1510]   --->   Operation 68 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str17) nounwind" [FC1/conv1d.h:1512]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str17)" [FC1/conv1d.h:1512]   --->   Operation 70 'specregionbegin' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/2] (1.75ns)   --->   "%p_Val2_3 = load i8* %macRegisters_0_V_ad_1, align 1" [FC1/conv1d.h:1513]   --->   Operation 71 'load' 'p_Val2_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind" [FC1/conv1d.h:1516]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_2 = sext i7 %tmp_15 to i8" [FC1/conv1d.h:1534]   --->   Operation 73 'sext' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_14 = zext i1 %qb_assign_1 to i8" [FC1/conv1d.h:1534]   --->   Operation 74 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %p_Val2_2, %tmp_14" [FC1/conv1d.h:1540]   --->   Operation 75 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_6 = add i8 %tmp1, %p_Val2_3" [FC1/conv1d.h:1540]   --->   Operation 76 'add' 'p_Val2_6' <Predicate = true> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (1.75ns)   --->   "store i8 %p_Val2_6, i8* %macRegisters_0_V_ad_1, align 1" [FC1/conv1d.h:1547]   --->   Operation 77 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str17, i32 %tmp_13)" [FC1/conv1d.h:1548]   --->   Operation 78 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str16, i32 %tmp_12)" [FC1/conv1d.h:1549]   --->   Operation 79 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %3" [FC1/conv1d.h:1509]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.75>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%ne6 = phi i6 [ %ne_2, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 81 'phi' 'ne6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.18ns)   --->   "%tmp_1 = icmp eq i6 %ne6, -24" [FC1/conv1d.h:1552]   --->   Operation 82 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 83 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.61ns)   --->   "%ne_2 = add i6 %ne6, 1" [FC1/conv1d.h:1552]   --->   Operation 84 'add' 'ne_2' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %6, label %5" [FC1/conv1d.h:1552]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = zext i6 %ne6 to i64" [FC1/conv1d.h:1561]   --->   Operation 86 'zext' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_2 = getelementptr [40 x i8]* %macRegisters_0_V, i64 0, i64 %tmp_3" [FC1/conv1d.h:1561]   --->   Operation 87 'getelementptr' 'macRegisters_0_V_ad_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (1.75ns)   --->   "%tmp_V = load i8* %macRegisters_0_V_ad_2, align 1" [FC1/conv1d.h:1561]   --->   Operation 88 'load' 'tmp_V' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [FC1/conv1d.h:1577]   --->   Operation 89 'ret' <Predicate = (tmp_1)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 5.15>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str19) nounwind" [FC1/conv1d.h:1553]   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/2] (1.75ns)   --->   "%tmp_V = load i8* %macRegisters_0_V_ad_2, align 1" [FC1/conv1d.h:1561]   --->   Operation 91 'load' 'tmp_V' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_8 : Operation 92 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %tmp_V)" [FC1/conv1d.h:1574]   --->   Operation 92 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [FC1/conv1d.h:1552]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ne') with incoming values : ('ne', FC1/conv1d.h:1485) [9]  (1.3 ns)

 <State 2>: 4.29ns
The critical path consists of the following:
	'phi' operation ('ne') with incoming values : ('ne', FC1/conv1d.h:1485) [9]  (0 ns)
	'mux' operation ('temp_bias.V', FC1/conv1d.h:1485) [19]  (2.53 ns)
	'store' operation (FC1/conv1d.h:1496) of variable 'temp_bias.V', FC1/conv1d.h:1485 on array 'macRegisters[0].V', FC1/conv1d.h:1481 [21]  (1.75 ns)

 <State 3>: 3.4ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (FC1/conv1d.h:1506) [36]  (3.4 ns)

 <State 4>: 4.49ns
The critical path consists of the following:
	'phi' operation ('ne') with incoming values : ('ne', FC1/conv1d.h:1509) [40]  (0 ns)
	'add' operation ('tmp_6', FC1/conv1d.h:1528) [50]  (1.72 ns)
	'getelementptr' operation ('weights27_m_weights_1', FC1/conv1d.h:1528) [56]  (0 ns)
	'load' operation ('temp_weight.V', FC1/conv1d.h:1528) on array 'weights27_m_weights_s' [58]  (2.77 ns)

 <State 5>: 8.37ns
The critical path consists of the following:
	'load' operation ('temp_weight.V', FC1/conv1d.h:1528) on array 'weights27_m_weights_s' [58]  (2.77 ns)
	'mul' operation ('__Val2__', FC1/conv1d.h:1534) [60]  (3.61 ns)
	'or' operation ('tmp_17', FC1/conv1d.h:1534) [66]  (0 ns)
	'icmp' operation ('tmp_11', FC1/conv1d.h:1534) [69]  (1.19 ns)
	'and' operation ('qb', FC1/conv1d.h:1534) [70]  (0.8 ns)

 <State 6>: 6.48ns
The critical path consists of the following:
	'load' operation ('__Val2__', FC1/conv1d.h:1513) on array 'macRegisters[0].V', FC1/conv1d.h:1481 [55]  (1.75 ns)
	'add' operation ('p_Val2_6', FC1/conv1d.h:1540) [73]  (2.97 ns)
	'store' operation (FC1/conv1d.h:1547) of variable 'p_Val2_6', FC1/conv1d.h:1540 on array 'macRegisters[0].V', FC1/conv1d.h:1481 [74]  (1.75 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'phi' operation ('ne') with incoming values : ('ne', FC1/conv1d.h:1552) [84]  (0 ns)
	'getelementptr' operation ('macRegisters_0_V_ad_2', FC1/conv1d.h:1561) [92]  (0 ns)
	'load' operation ('tmp.V', FC1/conv1d.h:1561) on array 'macRegisters[0].V', FC1/conv1d.h:1481 [93]  (1.75 ns)

 <State 8>: 5.16ns
The critical path consists of the following:
	'load' operation ('tmp.V', FC1/conv1d.h:1561) on array 'macRegisters[0].V', FC1/conv1d.h:1481 [93]  (1.75 ns)
	fifo write on port 'out_V_V' (FC1/conv1d.h:1574) [94]  (3.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
