
      <!DOCTYPE html>
<html>
  <head>
    <title>Gate level VCD</title>
    <link rel="stylesheet" href="css/drv_recomm.css">
    <style>
      table,
      th,
      td {
        padding: 10px;
        border: 1px solid black;
        border-collapse: collapse;
      }
    </style>

  </head>

  <body>
<div class="a"><b>Gate level VCD</b></div>

<xmp>
  Step 1:  Please create a *.v file which has both Verilog and testbench (there are few modifications compared to our last testbench)

module design (a,ck,d,z,y);
input a, ck, d ;
output z,y;
wire w1, w2;

BUFX2 bb1 (.A(a), .Y(y));
CLKINVX1 ckinv (.Y(w2), .A(ck));
DFFHQX1 dff1 (.D(d), .CK(ck), .Q(w1));
DFFHQX1 dff2 (.D(w1), .CK(w2), .Q(z));

endmodule

module tb;
reg a, ck, d;
wire z, y;
design d1 (.a(a), .ck(ck), .d(d), .z(z), .y(y));
initial begin
ck=1'b0;
a=1'b1;
d=1'b0;
#15 a=1'b0;
#15 d=1'b1;
#100 $finish();
end
always #5 ck=~ck;

endmodule

Step 2: Create a new input.tcl which contains below information

database -open waves -into waves.vcd -default -vcd
probe -create -vcd -depth all -all -database waves
run
exit

Step 3:

xrun tetsbenc.v -access +rwc -v lib.v -clean -input input.tcl
</xmp>



  </body>
</html>
