{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC6CFA53B4580162",
      "device": "xc7z020clg484-3",
      "gen_directory": "../../../../third_aes.gen/sources_1/bd/design_2",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "axi_smc": "",
      "rst_ps7_0_50M": "",
      "aes_top2_0": "",
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "axi_gpio_2": "",
      "axi_gpio_3": "",
      "xlconcat_0": "",
      "axi_gpio_4": "",
      "axi_gpio_5": "",
      "axi_gpio_6": "",
      "axi_gpio_7": "",
      "xlconcat_1": "",
      "axi_gpio_8": "",
      "axi_gpio_9": "",
      "axi_gpio_10": "",
      "axi_gpio_11": "",
      "xlconcat_2": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "xlslice_5": "",
      "xlslice_6": "",
      "xlslice_7": "",
      "axi_gpio_12": "",
      "axi_gpio_13": "",
      "axi_gpio_14": "",
      "axi_gpio_15": "",
      "axi_gpio_16": "",
      "axi_gpio_17": "",
      "axi_gpio_18": "",
      "axi_gpio_19": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "design_2_processing_system7_0_0",
        "xci_path": "ip\\design_2_processing_system7_0_0\\design_2_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "23",
        "xci_name": "design_2_axi_smc_0",
        "xci_path": "ip\\design_2_axi_smc_0\\design_2_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_MI": {
            "value": "20"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI",
              "M08_AXI",
              "M09_AXI",
              "M10_AXI",
              "M11_AXI",
              "M12_AXI",
              "M13_AXI",
              "M14_AXI",
              "M15_AXI",
              "M16_AXI",
              "M17_AXI",
              "M18_AXI",
              "M19_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "design_2_rst_ps7_0_50M_0",
        "xci_path": "ip\\design_2_rst_ps7_0_50M_0\\design_2_rst_ps7_0_50M_0.xci",
        "inst_hier_path": "rst_ps7_0_50M"
      },
      "aes_top2_0": {
        "vlnv": "xilinx.com:module_ref:aes_top2:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_aes_top2_0_0",
        "xci_path": "ip\\design_2_aes_top2_0_0\\design_2_aes_top2_0_0.xci",
        "inst_hier_path": "aes_top2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "aes_top2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "plaintext0": {
            "direction": "I",
            "left": "127",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "128",
                "value_src": "ip_prop"
              }
            }
          },
          "plaintext1": {
            "direction": "I",
            "left": "127",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "128",
                "value_src": "ip_prop"
              }
            }
          },
          "cipher_key": {
            "direction": "I",
            "left": "127",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "128",
                "value_src": "ip_prop"
              }
            }
          },
          "ciphertext0": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "ciphertext1": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_0_0",
        "xci_path": "ip\\design_2_axi_gpio_0_0\\design_2_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0"
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_0_1",
        "xci_path": "ip\\design_2_axi_gpio_0_1\\design_2_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_1"
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_0_2",
        "xci_path": "ip\\design_2_axi_gpio_0_2\\design_2_axi_gpio_0_2.xci",
        "inst_hier_path": "axi_gpio_2"
      },
      "axi_gpio_3": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_0_3",
        "xci_path": "ip\\design_2_axi_gpio_0_3\\design_2_axi_gpio_0_3.xci",
        "inst_hier_path": "axi_gpio_3"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "design_2_xlconcat_0_0",
        "xci_path": "ip\\design_2_xlconcat_0_0\\design_2_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "32"
          },
          "IN2_WIDTH": {
            "value": "32"
          },
          "IN3_WIDTH": {
            "value": "32"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "axi_gpio_4": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_3_0",
        "xci_path": "ip\\design_2_axi_gpio_3_0\\design_2_axi_gpio_3_0.xci",
        "inst_hier_path": "axi_gpio_4",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "0"
          }
        }
      },
      "axi_gpio_5": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_3_1",
        "xci_path": "ip\\design_2_axi_gpio_3_1\\design_2_axi_gpio_3_1.xci",
        "inst_hier_path": "axi_gpio_5"
      },
      "axi_gpio_6": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_3_2",
        "xci_path": "ip\\design_2_axi_gpio_3_2\\design_2_axi_gpio_3_2.xci",
        "inst_hier_path": "axi_gpio_6"
      },
      "axi_gpio_7": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_3_3",
        "xci_path": "ip\\design_2_axi_gpio_3_3\\design_2_axi_gpio_3_3.xci",
        "inst_hier_path": "axi_gpio_7"
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "design_2_xlconcat_0_1",
        "xci_path": "ip\\design_2_xlconcat_0_1\\design_2_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "32"
          },
          "IN2_WIDTH": {
            "value": "32"
          },
          "IN3_WIDTH": {
            "value": "32"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "axi_gpio_8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_7_0",
        "xci_path": "ip\\design_2_axi_gpio_7_0\\design_2_axi_gpio_7_0.xci",
        "inst_hier_path": "axi_gpio_8"
      },
      "axi_gpio_9": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_7_1",
        "xci_path": "ip\\design_2_axi_gpio_7_1\\design_2_axi_gpio_7_1.xci",
        "inst_hier_path": "axi_gpio_9"
      },
      "axi_gpio_10": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_7_2",
        "xci_path": "ip\\design_2_axi_gpio_7_2\\design_2_axi_gpio_7_2.xci",
        "inst_hier_path": "axi_gpio_10"
      },
      "axi_gpio_11": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_7_3",
        "xci_path": "ip\\design_2_axi_gpio_7_3\\design_2_axi_gpio_7_3.xci",
        "inst_hier_path": "axi_gpio_11"
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "design_2_xlconcat_1_0",
        "xci_path": "ip\\design_2_xlconcat_1_0\\design_2_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_2",
        "parameters": {
          "IN0_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "32"
          },
          "IN2_WIDTH": {
            "value": "32"
          },
          "IN3_WIDTH": {
            "value": "32"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_2_xlslice_0_0",
        "xci_path": "ip\\design_2_xlslice_0_0\\design_2_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_WIDTH": {
            "value": "128"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_2_xlslice_0_1",
        "xci_path": "ip\\design_2_xlslice_0_1\\design_2_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_WIDTH": {
            "value": "128"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_2_xlslice_0_2",
        "xci_path": "ip\\design_2_xlslice_0_2\\design_2_xlslice_0_2.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "63"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "128"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_2_xlslice_2_0",
        "xci_path": "ip\\design_2_xlslice_2_0\\design_2_xlslice_2_0.xci",
        "inst_hier_path": "xlslice_3",
        "parameters": {
          "DIN_FROM": {
            "value": "63"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "128"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_2_xlslice_2_1",
        "xci_path": "ip\\design_2_xlslice_2_1\\design_2_xlslice_2_1.xci",
        "inst_hier_path": "xlslice_4",
        "parameters": {
          "DIN_FROM": {
            "value": "95"
          },
          "DIN_TO": {
            "value": "64"
          },
          "DIN_WIDTH": {
            "value": "128"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_2_xlslice_4_0",
        "xci_path": "ip\\design_2_xlslice_4_0\\design_2_xlslice_4_0.xci",
        "inst_hier_path": "xlslice_5",
        "parameters": {
          "DIN_FROM": {
            "value": "95"
          },
          "DIN_TO": {
            "value": "64"
          },
          "DIN_WIDTH": {
            "value": "128"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_6": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_2_xlslice_4_1",
        "xci_path": "ip\\design_2_xlslice_4_1\\design_2_xlslice_4_1.xci",
        "inst_hier_path": "xlslice_6",
        "parameters": {
          "DIN_FROM": {
            "value": "127"
          },
          "DIN_TO": {
            "value": "96"
          },
          "DIN_WIDTH": {
            "value": "128"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_7": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "design_2_xlslice_6_0",
        "xci_path": "ip\\design_2_xlslice_6_0\\design_2_xlslice_6_0.xci",
        "inst_hier_path": "xlslice_7",
        "parameters": {
          "DIN_FROM": {
            "value": "127"
          },
          "DIN_TO": {
            "value": "96"
          },
          "DIN_WIDTH": {
            "value": "128"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "axi_gpio_12": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_0_4",
        "xci_path": "ip\\design_2_axi_gpio_0_4\\design_2_axi_gpio_0_4.xci",
        "inst_hier_path": "axi_gpio_12"
      },
      "axi_gpio_13": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_12_0",
        "xci_path": "ip\\design_2_axi_gpio_12_0\\design_2_axi_gpio_12_0.xci",
        "inst_hier_path": "axi_gpio_13"
      },
      "axi_gpio_14": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_12_1",
        "xci_path": "ip\\design_2_axi_gpio_12_1\\design_2_axi_gpio_12_1.xci",
        "inst_hier_path": "axi_gpio_14"
      },
      "axi_gpio_15": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_12_2",
        "xci_path": "ip\\design_2_axi_gpio_12_2\\design_2_axi_gpio_12_2.xci",
        "inst_hier_path": "axi_gpio_15"
      },
      "axi_gpio_16": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_15_0",
        "xci_path": "ip\\design_2_axi_gpio_15_0\\design_2_axi_gpio_15_0.xci",
        "inst_hier_path": "axi_gpio_16"
      },
      "axi_gpio_17": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_15_1",
        "xci_path": "ip\\design_2_axi_gpio_15_1\\design_2_axi_gpio_15_1.xci",
        "inst_hier_path": "axi_gpio_17"
      },
      "axi_gpio_18": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_15_2",
        "xci_path": "ip\\design_2_axi_gpio_15_2\\design_2_axi_gpio_15_2.xci",
        "inst_hier_path": "axi_gpio_18"
      },
      "axi_gpio_19": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "design_2_axi_gpio_15_3",
        "xci_path": "ip\\design_2_axi_gpio_15_3\\design_2_axi_gpio_15_3.xci",
        "inst_hier_path": "axi_gpio_19"
      }
    },
    "interface_nets": {
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "axi_smc_M02_AXI": {
        "interface_ports": [
          "axi_smc/M02_AXI",
          "axi_gpio_2/S_AXI"
        ]
      },
      "axi_smc_M03_AXI": {
        "interface_ports": [
          "axi_smc/M03_AXI",
          "axi_gpio_12/S_AXI"
        ]
      },
      "axi_smc_M04_AXI": {
        "interface_ports": [
          "axi_smc/M04_AXI",
          "axi_gpio_13/S_AXI"
        ]
      },
      "axi_smc_M05_AXI": {
        "interface_ports": [
          "axi_smc/M05_AXI",
          "axi_gpio_3/S_AXI"
        ]
      },
      "axi_smc_M06_AXI": {
        "interface_ports": [
          "axi_smc/M06_AXI",
          "axi_gpio_4/S_AXI"
        ]
      },
      "axi_smc_M07_AXI": {
        "interface_ports": [
          "axi_smc/M07_AXI",
          "axi_gpio_5/S_AXI"
        ]
      },
      "axi_smc_M08_AXI": {
        "interface_ports": [
          "axi_smc/M08_AXI",
          "axi_gpio_6/S_AXI"
        ]
      },
      "axi_smc_M09_AXI": {
        "interface_ports": [
          "axi_smc/M09_AXI",
          "axi_gpio_7/S_AXI"
        ]
      },
      "axi_smc_M10_AXI": {
        "interface_ports": [
          "axi_smc/M10_AXI",
          "axi_gpio_8/S_AXI"
        ]
      },
      "axi_smc_M11_AXI": {
        "interface_ports": [
          "axi_smc/M11_AXI",
          "axi_gpio_9/S_AXI"
        ]
      },
      "axi_smc_M12_AXI": {
        "interface_ports": [
          "axi_smc/M12_AXI",
          "axi_gpio_10/S_AXI"
        ]
      },
      "axi_smc_M13_AXI": {
        "interface_ports": [
          "axi_smc/M13_AXI",
          "axi_gpio_11/S_AXI"
        ]
      },
      "axi_smc_M14_AXI": {
        "interface_ports": [
          "axi_smc/M14_AXI",
          "axi_gpio_14/S_AXI"
        ]
      },
      "axi_smc_M15_AXI": {
        "interface_ports": [
          "axi_smc/M15_AXI",
          "axi_gpio_15/S_AXI"
        ]
      },
      "axi_smc_M16_AXI": {
        "interface_ports": [
          "axi_smc/M16_AXI",
          "axi_gpio_16/S_AXI"
        ]
      },
      "axi_smc_M17_AXI": {
        "interface_ports": [
          "axi_smc/M17_AXI",
          "axi_gpio_17/S_AXI"
        ]
      },
      "axi_smc_M18_AXI": {
        "interface_ports": [
          "axi_smc/M18_AXI",
          "axi_gpio_18/S_AXI"
        ]
      },
      "axi_smc_M19_AXI": {
        "interface_ports": [
          "axi_smc/M19_AXI",
          "axi_gpio_19/S_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_smc/S00_AXI"
        ]
      }
    },
    "nets": {
      "aes_top2_0_ciphertext0": {
        "ports": [
          "aes_top2_0/ciphertext0",
          "xlslice_0/Din",
          "xlslice_4/Din",
          "xlslice_2/Din",
          "xlslice_6/Din"
        ]
      },
      "aes_top2_0_ciphertext1": {
        "ports": [
          "aes_top2_0/ciphertext1",
          "xlslice_1/Din",
          "xlslice_3/Din",
          "xlslice_5/Din",
          "xlslice_7/Din"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "xlconcat_0/In0"
        ]
      },
      "axi_gpio_10_gpio_io_o": {
        "ports": [
          "axi_gpio_10/gpio_io_o",
          "xlconcat_2/In2"
        ]
      },
      "axi_gpio_11_gpio_io_o": {
        "ports": [
          "axi_gpio_11/gpio_io_o",
          "xlconcat_2/In3"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "xlconcat_0/In1"
        ]
      },
      "axi_gpio_2_gpio_io_o": {
        "ports": [
          "axi_gpio_2/gpio_io_o",
          "xlconcat_0/In2"
        ]
      },
      "axi_gpio_3_gpio_io_o": {
        "ports": [
          "axi_gpio_3/gpio_io_o",
          "xlconcat_0/In3"
        ]
      },
      "axi_gpio_4_gpio_io_o": {
        "ports": [
          "axi_gpio_4/gpio_io_o",
          "xlconcat_1/In0"
        ]
      },
      "axi_gpio_5_gpio_io_o": {
        "ports": [
          "axi_gpio_5/gpio_io_o",
          "xlconcat_1/In1"
        ]
      },
      "axi_gpio_6_gpio_io_o": {
        "ports": [
          "axi_gpio_6/gpio_io_o",
          "xlconcat_1/In2"
        ]
      },
      "axi_gpio_7_gpio_io_o": {
        "ports": [
          "axi_gpio_7/gpio_io_o",
          "xlconcat_1/In3"
        ]
      },
      "axi_gpio_8_gpio_io_o": {
        "ports": [
          "axi_gpio_8/gpio_io_o",
          "xlconcat_2/In0"
        ]
      },
      "axi_gpio_9_gpio_io_o": {
        "ports": [
          "axi_gpio_9/gpio_io_o",
          "xlconcat_2/In1"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_smc/aclk",
          "rst_ps7_0_50M/slowest_sync_clk",
          "axi_gpio_0/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "axi_gpio_2/s_axi_aclk",
          "axi_gpio_3/s_axi_aclk",
          "axi_gpio_4/s_axi_aclk",
          "axi_gpio_5/s_axi_aclk",
          "axi_gpio_6/s_axi_aclk",
          "axi_gpio_7/s_axi_aclk",
          "axi_gpio_8/s_axi_aclk",
          "axi_gpio_9/s_axi_aclk",
          "axi_gpio_10/s_axi_aclk",
          "axi_gpio_11/s_axi_aclk",
          "axi_gpio_12/s_axi_aclk",
          "axi_gpio_13/s_axi_aclk",
          "axi_gpio_14/s_axi_aclk",
          "axi_gpio_15/s_axi_aclk",
          "axi_gpio_16/s_axi_aclk",
          "axi_gpio_17/s_axi_aclk",
          "axi_gpio_18/s_axi_aclk",
          "axi_gpio_19/s_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "axi_smc/aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_gpio_2/s_axi_aresetn",
          "axi_gpio_3/s_axi_aresetn",
          "axi_gpio_4/s_axi_aresetn",
          "axi_gpio_5/s_axi_aresetn",
          "axi_gpio_6/s_axi_aresetn",
          "axi_gpio_7/s_axi_aresetn",
          "axi_gpio_8/s_axi_aresetn",
          "axi_gpio_9/s_axi_aresetn",
          "axi_gpio_10/s_axi_aresetn",
          "axi_gpio_11/s_axi_aresetn",
          "axi_gpio_12/s_axi_aresetn",
          "axi_gpio_13/s_axi_aresetn",
          "axi_gpio_14/s_axi_aresetn",
          "axi_gpio_15/s_axi_aresetn",
          "axi_gpio_16/s_axi_aresetn",
          "axi_gpio_17/s_axi_aresetn",
          "axi_gpio_18/s_axi_aresetn",
          "axi_gpio_19/s_axi_aresetn"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "aes_top2_0/plaintext0"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "aes_top2_0/plaintext1"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "aes_top2_0/cipher_key"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "axi_gpio_12/gpio_io_i"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "axi_gpio_16/gpio_io_i"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "axi_gpio_13/gpio_io_i"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "axi_gpio_17/gpio_io_i"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "axi_gpio_14/gpio_io_i"
        ]
      },
      "xlslice_5_Dout": {
        "ports": [
          "xlslice_5/Dout",
          "axi_gpio_18/gpio_io_i"
        ]
      },
      "xlslice_6_Dout": {
        "ports": [
          "xlslice_6/Dout",
          "axi_gpio_15/gpio_io_i"
        ]
      },
      "xlslice_7_Dout": {
        "ports": [
          "xlslice_7/Dout",
          "axi_gpio_19/gpio_io_i"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_10_Reg": {
                "address_block": "/axi_gpio_10/S_AXI/Reg",
                "offset": "0x412A0000",
                "range": "64K"
              },
              "SEG_axi_gpio_11_Reg": {
                "address_block": "/axi_gpio_11/S_AXI/Reg",
                "offset": "0x412B0000",
                "range": "64K"
              },
              "SEG_axi_gpio_12_Reg": {
                "address_block": "/axi_gpio_12/S_AXI/Reg",
                "offset": "0x412C0000",
                "range": "64K"
              },
              "SEG_axi_gpio_13_Reg": {
                "address_block": "/axi_gpio_13/S_AXI/Reg",
                "offset": "0x412D0000",
                "range": "64K"
              },
              "SEG_axi_gpio_14_Reg": {
                "address_block": "/axi_gpio_14/S_AXI/Reg",
                "offset": "0x412E0000",
                "range": "64K"
              },
              "SEG_axi_gpio_15_Reg": {
                "address_block": "/axi_gpio_15/S_AXI/Reg",
                "offset": "0x412F0000",
                "range": "64K"
              },
              "SEG_axi_gpio_16_Reg": {
                "address_block": "/axi_gpio_16/S_AXI/Reg",
                "offset": "0x41300000",
                "range": "64K"
              },
              "SEG_axi_gpio_17_Reg": {
                "address_block": "/axi_gpio_17/S_AXI/Reg",
                "offset": "0x41310000",
                "range": "64K"
              },
              "SEG_axi_gpio_18_Reg": {
                "address_block": "/axi_gpio_18/S_AXI/Reg",
                "offset": "0x41320000",
                "range": "64K"
              },
              "SEG_axi_gpio_19_Reg": {
                "address_block": "/axi_gpio_19/S_AXI/Reg",
                "offset": "0x41330000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/axi_gpio_2/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/axi_gpio_3/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg": {
                "address_block": "/axi_gpio_4/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_axi_gpio_5_Reg": {
                "address_block": "/axi_gpio_5/S_AXI/Reg",
                "offset": "0x41250000",
                "range": "64K"
              },
              "SEG_axi_gpio_6_Reg": {
                "address_block": "/axi_gpio_6/S_AXI/Reg",
                "offset": "0x41260000",
                "range": "64K"
              },
              "SEG_axi_gpio_7_Reg": {
                "address_block": "/axi_gpio_7/S_AXI/Reg",
                "offset": "0x41270000",
                "range": "64K"
              },
              "SEG_axi_gpio_8_Reg": {
                "address_block": "/axi_gpio_8/S_AXI/Reg",
                "offset": "0x41280000",
                "range": "64K"
              },
              "SEG_axi_gpio_9_Reg": {
                "address_block": "/axi_gpio_9/S_AXI/Reg",
                "offset": "0x41290000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}