==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: config_compile -disable_unroll_code_size_check -pipeline_style flp 
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
WARNING: [HLS 200-643] The 'config_compile -disable_unroll_code_size_check' hidden command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_rtl -module_auto_prefix 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 754.012 MB.
INFO: [HLS 200-10] Analyzing design file '/tmp/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/top_StreamingMaxPool_hls_4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.52 seconds. CPU system time: 0.8 seconds. Elapsed time: 10.37 seconds; current allocated memory: 761.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_161_7' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:161:29)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_7' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:161:29) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' completely with a factor of 56 (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_9' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:175:25) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' completely with a factor of 56 (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_2' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:148:23) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' completely with a factor of 56 (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:142:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.2 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.9 seconds; current allocated memory: 761.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.113 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 767.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 775.426 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:147) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_8' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 806.309 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_156_5' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156:43) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_4' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:155:41) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_154_3' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154:39) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:150:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168:27)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 840.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'StreamingMaxPool_hls_4' ...
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' to 'StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1'.
WARNING: [HLS 200-1843] Loop 'VITIS_LOOP_147_1' will not be implemented as Flushable(/Unaligned) Pipeline as it has been scheduled as a sequential circuit (II == depth). Changing pipeline style specification to 'style=stp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_147_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 842.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 842.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_6'.
WARNING: [HLS 200-1843] Loop 'VITIS_LOOP_158_6' will not be implemented as Flushable(/Unaligned) Pipeline as it has been scheduled as a sequential circuit (II == depth). Changing pipeline style specification to 'style=stp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_158_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 848.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 848.219 MB.
