--------------- Initial state ---------------

r1 = 32768
r2 = 32767
r3 = 1
r4 = 2
r5 = 1024

dmem_word[0] = 50
dmem_word[1] = 100
dmem_word[1023] = 150
dmem_word[1022] = 200
dmem_word[1021] = 250
dmem_word[1020] = 300
dmem_word[1019] = 350
dmem_word[1018] = 400
dmem_word[1017] = 450
dmem_word[1016] = 500
dmem_word[1015] = 550
dmem_word[1014] = 600
dmem_word[1013] = 650
dmem_word[1012] = 700
dmem_word[1011] = 750
dmem_word[1010] = 800
dmem_word[1009] = 850
dmem_word[1008] = 900
dmem_word[8] = 950

----------------- Test code -----------------

lw $31, -1($3)
nop
lw $31, -1($4)
nop
lw $31, -2($4)
nop

lw $31, -1($5)
nop
lw $31, -2($5)
nop
lw $31, -3($5)
nop
lw $31, -4($5)
nop
lw $31, -5($5)
nop
lw $31, -6($5)
nop
lw $31, -7($5)
nop
lw $31, -8($5)
nop
lw $31, -9($5)
nop
nop
lw $31, -10($5)
nop
lw $31, -11($5)
nop
lw $31, -12($5)
nop
lw $31, -13($5)
nop
lw $31, -14($5)
nop
lw $31, -15($5)
nop
lw $31, -16($5)
nop

lw $31, -32768($1)
nop
lw $31, -32767($1)
nop
lw $31, -32760($1)
nop
lw $31, -31760($1)
nop
lw $31, -31759($1)
nop
lw $31, -31758($1)
nop
lw $31, -31757($1)
nop
lw $31, -31756($1)
nop
nop
lw $31, -31755($1)
nop
lw $31, -31754($1)
nop
lw $31, -31753($1)
nop
lw $31, -31752($1)
nop
lw $31, -31751($1)
nop
lw $31, -31750($1)
nop
lw $31, -31749($1)
nop
lw $31, -31748($1)
nop
nop
lw $31, -31747($1)
nop
lw $31, -31746($1)
nop
lw $31, -31745($1)
nop

---------- Expected state updates -----------

r31 = 50
r31 = 100
r31 = 50

r31 = 150
r31 = 200
r31 = 250
r31 = 300
r31 = 350
r31 = 400
r31 = 450
r31 = 500
r31 = 550
r31 = 600
r31 = 650
r31 = 700
r31 = 750
r31 = 800
r31 = 850
r31 = 900

r31 = 50
r31 = 100
r31 = 950
r31 = 900
r31 = 850
r31 = 800
r31 = 750
r31 = 700
r31 = 650
r31 = 600
r31 = 550
r31 = 500
r31 = 450
r31 = 400
r31 = 350
r31 = 300
r31 = 250
r31 = 200
r31 = 150

------------ Timeout cycle count ------------
610