INFO: [VRFC 10-163] Analyzing VHDL file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_0/1_bit_Full_Adder.srcs/sources_1/new/Full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_0/sim/four_bit_Adder_Full_adder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'four_bit_Adder_Full_adder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_1/sim/four_bit_Adder_Full_adder_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'four_bit_Adder_Full_adder_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_2/sim/four_bit_Adder_Full_adder_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'four_bit_Adder_Full_adder_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_3/sim/four_bit_Adder_Full_adder_0_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'four_bit_Adder_Full_adder_0_3'
