

================================================================
== Vitis HLS Report for 'IDST7B32_Pipeline_VITIS_LOOP_73_1'
================================================================
* Date:           Tue Dec  9 15:04:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       42|       42|  0.420 us|  0.420 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_1  |       40|       40|        10|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_8 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_43"   --->   Operation 15 'read' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_9 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %empty_42"   --->   Operation 16 'read' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_10 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty_41"   --->   Operation 17 'read' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cutoff_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cutoff"   --->   Operation 18 'read' 'cutoff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_11 = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %empty_40"   --->   Operation 19 'read' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax"   --->   Operation 20 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin"   --->   Operation 21 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_12 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_39"   --->   Operation 22 'read' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i_i_i"   --->   Operation 23 'read' 'sh_prom_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i9_i_i"   --->   Operation 24 'read' 'sh_prom_i9_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i12_i_i"   --->   Operation 25 'read' 'conv3_i12_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%src_16_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_16_val"   --->   Operation 26 'read' 'src_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%src_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_15_val"   --->   Operation 27 'read' 'src_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%src_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_14_val"   --->   Operation 28 'read' 'src_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%src_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_13_val"   --->   Operation 29 'read' 'src_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%src_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_12_val"   --->   Operation 30 'read' 'src_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%src_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_11_val"   --->   Operation 31 'read' 'src_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%src_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_10_val"   --->   Operation 32 'read' 'src_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%src_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_9_val"   --->   Operation 33 'read' 'src_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%src_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_8_val"   --->   Operation 34 'read' 'src_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val"   --->   Operation 35 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val"   --->   Operation 36 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val"   --->   Operation 37 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val"   --->   Operation 38 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val"   --->   Operation 39 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val"   --->   Operation 40 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val"   --->   Operation 41 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val"   --->   Operation 42 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast = zext i32 %sh_prom_i_i_i_read"   --->   Operation 43 'zext' 'sh_prom_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_cast = zext i32 %sh_prom_i9_i_i_read"   --->   Operation 44 'zext' 'sh_prom_i9_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_cast = sext i32 %conv3_i12_i_i_read"   --->   Operation 45 'sext' 'conv3_i12_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.96ns)   --->   "%icmp200 = icmp_sgt  i27 %tmp_11, i27 0"   --->   Operation 46 'icmp' 'icmp200' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.01ns)   --->   "%cmp_i_i_30 = icmp_sgt  i32 %cutoff_read, i32 30"   --->   Operation 47 'icmp' 'cmp_i_i_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.01ns)   --->   "%cmp_i_i_29 = icmp_sgt  i32 %cutoff_read, i32 29"   --->   Operation 48 'icmp' 'cmp_i_i_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.01ns)   --->   "%cmp_i_i_28 = icmp_sgt  i32 %cutoff_read, i32 28"   --->   Operation 49 'icmp' 'cmp_i_i_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.01ns)   --->   "%cmp_i_i_27 = icmp_sgt  i32 %cutoff_read, i32 27"   --->   Operation 50 'icmp' 'cmp_i_i_27' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.01ns)   --->   "%cmp_i_i_26 = icmp_sgt  i32 %cutoff_read, i32 26"   --->   Operation 51 'icmp' 'cmp_i_i_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.01ns)   --->   "%cmp_i_i_25 = icmp_sgt  i32 %cutoff_read, i32 25"   --->   Operation 52 'icmp' 'cmp_i_i_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.01ns)   --->   "%cmp_i_i_24 = icmp_sgt  i32 %cutoff_read, i32 24"   --->   Operation 53 'icmp' 'cmp_i_i_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.01ns)   --->   "%cmp_i_i_23 = icmp_sgt  i32 %cutoff_read, i32 23"   --->   Operation 54 'icmp' 'cmp_i_i_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.01ns)   --->   "%cmp_i_i_22 = icmp_sgt  i32 %cutoff_read, i32 22"   --->   Operation 55 'icmp' 'cmp_i_i_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.01ns)   --->   "%cmp_i_i_21 = icmp_sgt  i32 %cutoff_read, i32 21"   --->   Operation 56 'icmp' 'cmp_i_i_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.01ns)   --->   "%cmp_i_i_20 = icmp_sgt  i32 %cutoff_read, i32 20"   --->   Operation 57 'icmp' 'cmp_i_i_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.01ns)   --->   "%cmp_i_i_19 = icmp_sgt  i32 %cutoff_read, i32 19"   --->   Operation 58 'icmp' 'cmp_i_i_19' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.01ns)   --->   "%cmp_i_i_18 = icmp_sgt  i32 %cutoff_read, i32 18"   --->   Operation 59 'icmp' 'cmp_i_i_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.01ns)   --->   "%cmp_i_i_17 = icmp_sgt  i32 %cutoff_read, i32 17"   --->   Operation 60 'icmp' 'cmp_i_i_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.01ns)   --->   "%cmp_i_i_16 = icmp_sgt  i32 %cutoff_read, i32 16"   --->   Operation 61 'icmp' 'cmp_i_i_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns)   --->   "%icmp197 = icmp_sgt  i28 %tmp_10, i28 0"   --->   Operation 62 'icmp' 'icmp197' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.01ns)   --->   "%cmp_i_i_14 = icmp_sgt  i32 %cutoff_read, i32 14"   --->   Operation 63 'icmp' 'cmp_i_i_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.01ns)   --->   "%cmp_i_i_13 = icmp_sgt  i32 %cutoff_read, i32 13"   --->   Operation 64 'icmp' 'cmp_i_i_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.01ns)   --->   "%cmp_i_i_12 = icmp_sgt  i32 %cutoff_read, i32 12"   --->   Operation 65 'icmp' 'cmp_i_i_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.01ns)   --->   "%cmp_i_i_11 = icmp_sgt  i32 %cutoff_read, i32 11"   --->   Operation 66 'icmp' 'cmp_i_i_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.01ns)   --->   "%cmp_i_i_10 = icmp_sgt  i32 %cutoff_read, i32 10"   --->   Operation 67 'icmp' 'cmp_i_i_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.01ns)   --->   "%cmp_i_i_9 = icmp_sgt  i32 %cutoff_read, i32 9"   --->   Operation 68 'icmp' 'cmp_i_i_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.01ns)   --->   "%cmp_i_i_8 = icmp_sgt  i32 %cutoff_read, i32 8"   --->   Operation 69 'icmp' 'cmp_i_i_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.98ns)   --->   "%icmp194 = icmp_sgt  i29 %tmp_9, i29 0"   --->   Operation 70 'icmp' 'icmp194' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.01ns)   --->   "%cmp_i_i_6 = icmp_sgt  i32 %cutoff_read, i32 6"   --->   Operation 71 'icmp' 'cmp_i_i_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.01ns)   --->   "%cmp_i_i_5 = icmp_sgt  i32 %cutoff_read, i32 5"   --->   Operation 72 'icmp' 'cmp_i_i_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.01ns)   --->   "%cmp_i_i_4 = icmp_sgt  i32 %cutoff_read, i32 4"   --->   Operation 73 'icmp' 'cmp_i_i_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.99ns)   --->   "%icmp191 = icmp_sgt  i30 %tmp_8, i30 0"   --->   Operation 74 'icmp' 'icmp191' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.01ns)   --->   "%cmp_i_i_2 = icmp_sgt  i32 %cutoff_read, i32 2"   --->   Operation 75 'icmp' 'cmp_i_i_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%icmp = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 76 'icmp' 'icmp' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.01ns)   --->   "%cmp_i_i = icmp_sgt  i32 %cutoff_read, i32 0"   --->   Operation 77 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln73 = store i6 0, i6 %j" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 78 'store' 'store_ln73' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body.i" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 79 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%j_2 = load i6 %j" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 80 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.78ns)   --->   "%icmp_ln73 = icmp_eq  i6 %j_2, i6 32" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 81 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln73 = add i6 %j_2, i6 1" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 82 'add' 'add_ln73' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.body.i.split_ifconv, void %_Z13INV_MATMUL_32PK6ap_intILi32EEPS0_S0_S0_S0_S0_PA32_S1_.exit.exitStub" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 83 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %j_2" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 84 'zext' 'zext_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i6 %j_2" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 85 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_0_addr = getelementptr i7 %p_ZL8idst7_32_0, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 86 'getelementptr' 'p_ZL8idst7_32_0_addr' <Predicate = (!icmp_ln73 & cmp_i_i)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_0_load = load i5 %p_ZL8idst7_32_0_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 87 'load' 'p_ZL8idst7_32_0_load' <Predicate = (!icmp_ln73 & cmp_i_i)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_1_addr = getelementptr i8 %p_ZL8idst7_32_1, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 88 'getelementptr' 'p_ZL8idst7_32_1_addr' <Predicate = (!icmp_ln73 & icmp)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_1_load = load i5 %p_ZL8idst7_32_1_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 89 'load' 'p_ZL8idst7_32_1_load' <Predicate = (!icmp_ln73 & icmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_2_addr = getelementptr i8 %p_ZL8idst7_32_2, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 90 'getelementptr' 'p_ZL8idst7_32_2_addr' <Predicate = (!icmp_ln73 & cmp_i_i_2)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_2_load = load i5 %p_ZL8idst7_32_2_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 91 'load' 'p_ZL8idst7_32_2_load' <Predicate = (!icmp_ln73 & cmp_i_i_2)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_3_addr = getelementptr i8 %p_ZL8idst7_32_3, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 92 'getelementptr' 'p_ZL8idst7_32_3_addr' <Predicate = (!icmp_ln73 & icmp191)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_3_load = load i5 %p_ZL8idst7_32_3_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 93 'load' 'p_ZL8idst7_32_3_load' <Predicate = (!icmp_ln73 & icmp191)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_4_addr = getelementptr i8 %p_ZL8idst7_32_4, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 94 'getelementptr' 'p_ZL8idst7_32_4_addr' <Predicate = (!icmp_ln73 & cmp_i_i_4)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_4_load = load i5 %p_ZL8idst7_32_4_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 95 'load' 'p_ZL8idst7_32_4_load' <Predicate = (!icmp_ln73 & cmp_i_i_4)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 96 [1/1] (0.78ns)   --->   "%switch_ln88 = switch i5 %trunc_ln73, void %arrayidx22.i41.case.31, i5 0, void %arrayidx22.i41.case.0, i5 1, void %arrayidx22.i41.case.1, i5 2, void %arrayidx22.i41.case.2, i5 3, void %arrayidx22.i41.case.3, i5 4, void %arrayidx22.i41.case.4, i5 5, void %arrayidx22.i41.case.5, i5 6, void %arrayidx22.i41.case.6, i5 7, void %arrayidx22.i41.case.7, i5 8, void %arrayidx22.i41.case.8, i5 9, void %arrayidx22.i41.case.9, i5 10, void %arrayidx22.i41.case.10, i5 11, void %arrayidx22.i41.case.11, i5 12, void %arrayidx22.i41.case.12, i5 13, void %arrayidx22.i41.case.13, i5 14, void %arrayidx22.i41.case.14, i5 15, void %arrayidx22.i41.case.15, i5 16, void %arrayidx22.i41.case.16, i5 17, void %arrayidx22.i41.case.17, i5 18, void %arrayidx22.i41.case.18, i5 19, void %arrayidx22.i41.case.19, i5 20, void %arrayidx22.i41.case.20, i5 21, void %arrayidx22.i41.case.21, i5 22, void %arrayidx22.i41.case.22, i5 23, void %arrayidx22.i41.case.23, i5 24, void %arrayidx22.i41.case.24, i5 25, void %arrayidx22.i41.case.25, i5 26, void %arrayidx22.i41.case.26, i5 27, void %arrayidx22.i41.case.27, i5 28, void %arrayidx22.i41.case.28, i5 29, void %arrayidx22.i41.case.29, i5 30, void %arrayidx22.i41.case.30" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 96 'switch' 'switch_ln88' <Predicate = (!icmp_ln73)> <Delay = 0.78>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln73 = store i6 %add_ln73, i6 %j" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 97 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body.i" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 98 'br' 'br_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 99 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_0_load = load i5 %p_ZL8idst7_32_0_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 99 'load' 'p_ZL8idst7_32_0_load' <Predicate = (cmp_i_i)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i7 %p_ZL8idst7_32_0_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 100 'zext' 'zext_ln83' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (3.42ns)   --->   "%sum = mul i32 %zext_ln83, i32 %src_0_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 101 'mul' 'sum' <Predicate = (cmp_i_i)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.44ns)   --->   "%sum_16 = select i1 %cmp_i_i, i32 %sum, i32 0" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 102 'select' 'sum_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_1_load = load i5 %p_ZL8idst7_32_1_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 103 'load' 'p_ZL8idst7_32_1_load' <Predicate = (icmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i8 %p_ZL8idst7_32_1_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 104 'sext' 'sext_ln83' <Predicate = (icmp)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (3.42ns)   --->   "%mul_ln83 = mul i32 %sext_ln83, i32 %src_1_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 105 'mul' 'mul_ln83' <Predicate = (icmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.01ns)   --->   "%sum_17 = add i32 %mul_ln83, i32 %sum_16" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 106 'add' 'sum_17' <Predicate = (icmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.44ns)   --->   "%sum_18 = select i1 %icmp, i32 %sum_17, i32 %sum_16" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 107 'select' 'sum_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_2_load = load i5 %p_ZL8idst7_32_2_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 108 'load' 'p_ZL8idst7_32_2_load' <Predicate = (cmp_i_i_2)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln83_1 = sext i8 %p_ZL8idst7_32_2_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 109 'sext' 'sext_ln83_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (3.42ns)   --->   "%mul_ln83_1 = mul i32 %sext_ln83_1, i32 %src_2_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 110 'mul' 'mul_ln83_1' <Predicate = (cmp_i_i_2)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.01ns)   --->   "%sum_19 = add i32 %mul_ln83_1, i32 %sum_18" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 111 'add' 'sum_19' <Predicate = (cmp_i_i_2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_3_load = load i5 %p_ZL8idst7_32_3_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 112 'load' 'p_ZL8idst7_32_3_load' <Predicate = (icmp191)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln83_2 = sext i8 %p_ZL8idst7_32_3_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 113 'sext' 'sext_ln83_2' <Predicate = (icmp191)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (3.42ns)   --->   "%mul_ln83_2 = mul i32 %sext_ln83_2, i32 %src_3_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 114 'mul' 'mul_ln83_2' <Predicate = (icmp191)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_4_load = load i5 %p_ZL8idst7_32_4_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 115 'load' 'p_ZL8idst7_32_4_load' <Predicate = (cmp_i_i_4)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln83_3 = sext i8 %p_ZL8idst7_32_4_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 116 'sext' 'sext_ln83_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (3.42ns)   --->   "%mul_ln83_3 = mul i32 %sext_ln83_3, i32 %src_4_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 117 'mul' 'mul_ln83_3' <Predicate = (cmp_i_i_4)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_5_addr = getelementptr i8 %p_ZL8idst7_32_5, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 118 'getelementptr' 'p_ZL8idst7_32_5_addr' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_5_load = load i5 %p_ZL8idst7_32_5_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 119 'load' 'p_ZL8idst7_32_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_6_addr = getelementptr i8 %p_ZL8idst7_32_6, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 120 'getelementptr' 'p_ZL8idst7_32_6_addr' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_6_load = load i5 %p_ZL8idst7_32_6_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 121 'load' 'p_ZL8idst7_32_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_7_addr = getelementptr i8 %p_ZL8idst7_32_7, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 122 'getelementptr' 'p_ZL8idst7_32_7_addr' <Predicate = (icmp194)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_7_load = load i5 %p_ZL8idst7_32_7_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 123 'load' 'p_ZL8idst7_32_7_load' <Predicate = (icmp194)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_8_addr = getelementptr i8 %p_ZL8idst7_32_8, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 124 'getelementptr' 'p_ZL8idst7_32_8_addr' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_8_load = load i5 %p_ZL8idst7_32_8_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 125 'load' 'p_ZL8idst7_32_8_load' <Predicate = (cmp_i_i_8)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 7.02>
ST_3 : Operation 126 [1/1] (0.44ns)   --->   "%sum_20 = select i1 %cmp_i_i_2, i32 %sum_19, i32 %sum_18" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 126 'select' 'sum_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (1.01ns)   --->   "%sum_21 = add i32 %mul_ln83_2, i32 %sum_20" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 127 'add' 'sum_21' <Predicate = (icmp191)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.44ns)   --->   "%sum_22 = select i1 %icmp191, i32 %sum_21, i32 %sum_20" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 128 'select' 'sum_22' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (1.01ns)   --->   "%sum_23 = add i32 %mul_ln83_3, i32 %sum_22" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 129 'add' 'sum_23' <Predicate = (cmp_i_i_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.44ns)   --->   "%sum_24 = select i1 %cmp_i_i_4, i32 %sum_23, i32 %sum_22" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 130 'select' 'sum_24' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_5_load = load i5 %p_ZL8idst7_32_5_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 131 'load' 'p_ZL8idst7_32_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln83_4 = sext i8 %p_ZL8idst7_32_5_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 132 'sext' 'sext_ln83_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (3.42ns)   --->   "%mul_ln83_4 = mul i32 %sext_ln83_4, i32 %src_5_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 133 'mul' 'mul_ln83_4' <Predicate = (cmp_i_i_5)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (1.01ns)   --->   "%sum_25 = add i32 %mul_ln83_4, i32 %sum_24" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 134 'add' 'sum_25' <Predicate = (cmp_i_i_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.44ns)   --->   "%sum_26 = select i1 %cmp_i_i_5, i32 %sum_25, i32 %sum_24" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 135 'select' 'sum_26' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_6_load = load i5 %p_ZL8idst7_32_6_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 136 'load' 'p_ZL8idst7_32_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln83_5 = sext i8 %p_ZL8idst7_32_6_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 137 'sext' 'sext_ln83_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (3.42ns)   --->   "%mul_ln83_5 = mul i32 %sext_ln83_5, i32 %src_6_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 138 'mul' 'mul_ln83_5' <Predicate = (cmp_i_i_6)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (1.01ns)   --->   "%sum_27 = add i32 %mul_ln83_5, i32 %sum_26" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 139 'add' 'sum_27' <Predicate = (cmp_i_i_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.44ns)   --->   "%sum_28 = select i1 %cmp_i_i_6, i32 %sum_27, i32 %sum_26" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 140 'select' 'sum_28' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_7_load = load i5 %p_ZL8idst7_32_7_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 141 'load' 'p_ZL8idst7_32_7_load' <Predicate = (icmp194)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln83_6 = sext i8 %p_ZL8idst7_32_7_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 142 'sext' 'sext_ln83_6' <Predicate = (icmp194)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (3.42ns)   --->   "%mul_ln83_6 = mul i32 %sext_ln83_6, i32 %src_7_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 143 'mul' 'mul_ln83_6' <Predicate = (icmp194)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_8_load = load i5 %p_ZL8idst7_32_8_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 144 'load' 'p_ZL8idst7_32_8_load' <Predicate = (cmp_i_i_8)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln83_7 = sext i8 %p_ZL8idst7_32_8_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 145 'sext' 'sext_ln83_7' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (3.42ns)   --->   "%mul_ln83_7 = mul i32 %sext_ln83_7, i32 %src_8_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 146 'mul' 'mul_ln83_7' <Predicate = (cmp_i_i_8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_9_addr = getelementptr i8 %p_ZL8idst7_32_9, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 147 'getelementptr' 'p_ZL8idst7_32_9_addr' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_9_load = load i5 %p_ZL8idst7_32_9_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 148 'load' 'p_ZL8idst7_32_9_load' <Predicate = (cmp_i_i_9)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_10_addr = getelementptr i8 %p_ZL8idst7_32_10, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 149 'getelementptr' 'p_ZL8idst7_32_10_addr' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_3 : Operation 150 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_10_load = load i5 %p_ZL8idst7_32_10_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 150 'load' 'p_ZL8idst7_32_10_load' <Predicate = (cmp_i_i_10)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_11_addr = getelementptr i8 %p_ZL8idst7_32_11, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 151 'getelementptr' 'p_ZL8idst7_32_11_addr' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_11_load = load i5 %p_ZL8idst7_32_11_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 152 'load' 'p_ZL8idst7_32_11_load' <Predicate = (cmp_i_i_11)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_12_addr = getelementptr i8 %p_ZL8idst7_32_12, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 153 'getelementptr' 'p_ZL8idst7_32_12_addr' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_12_load = load i5 %p_ZL8idst7_32_12_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 154 'load' 'p_ZL8idst7_32_12_load' <Predicate = (cmp_i_i_12)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 7.02>
ST_4 : Operation 155 [1/1] (1.01ns)   --->   "%sum_29 = add i32 %mul_ln83_6, i32 %sum_28" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 155 'add' 'sum_29' <Predicate = (icmp194)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.44ns)   --->   "%sum_30 = select i1 %icmp194, i32 %sum_29, i32 %sum_28" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 156 'select' 'sum_30' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (1.01ns)   --->   "%sum_31 = add i32 %mul_ln83_7, i32 %sum_30" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 157 'add' 'sum_31' <Predicate = (cmp_i_i_8)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.44ns)   --->   "%sum_32 = select i1 %cmp_i_i_8, i32 %sum_31, i32 %sum_30" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 158 'select' 'sum_32' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_9_load = load i5 %p_ZL8idst7_32_9_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 159 'load' 'p_ZL8idst7_32_9_load' <Predicate = (cmp_i_i_9)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln83_8 = sext i8 %p_ZL8idst7_32_9_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 160 'sext' 'sext_ln83_8' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (3.42ns)   --->   "%mul_ln83_8 = mul i32 %sext_ln83_8, i32 %src_9_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 161 'mul' 'mul_ln83_8' <Predicate = (cmp_i_i_9)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (1.01ns)   --->   "%sum_33 = add i32 %mul_ln83_8, i32 %sum_32" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 162 'add' 'sum_33' <Predicate = (cmp_i_i_9)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.44ns)   --->   "%sum_34 = select i1 %cmp_i_i_9, i32 %sum_33, i32 %sum_32" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 163 'select' 'sum_34' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_10_load = load i5 %p_ZL8idst7_32_10_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 164 'load' 'p_ZL8idst7_32_10_load' <Predicate = (cmp_i_i_10)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln83_9 = sext i8 %p_ZL8idst7_32_10_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 165 'sext' 'sext_ln83_9' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (3.42ns)   --->   "%mul_ln83_9 = mul i32 %sext_ln83_9, i32 %src_10_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 166 'mul' 'mul_ln83_9' <Predicate = (cmp_i_i_10)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (1.01ns)   --->   "%sum_35 = add i32 %mul_ln83_9, i32 %sum_34" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 167 'add' 'sum_35' <Predicate = (cmp_i_i_10)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.44ns)   --->   "%sum_36 = select i1 %cmp_i_i_10, i32 %sum_35, i32 %sum_34" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 168 'select' 'sum_36' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_11_load = load i5 %p_ZL8idst7_32_11_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 169 'load' 'p_ZL8idst7_32_11_load' <Predicate = (cmp_i_i_11)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln83_10 = sext i8 %p_ZL8idst7_32_11_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 170 'sext' 'sext_ln83_10' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (3.42ns)   --->   "%mul_ln83_10 = mul i32 %sext_ln83_10, i32 %src_11_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 171 'mul' 'mul_ln83_10' <Predicate = (cmp_i_i_11)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_12_load = load i5 %p_ZL8idst7_32_12_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 172 'load' 'p_ZL8idst7_32_12_load' <Predicate = (cmp_i_i_12)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln83_11 = sext i8 %p_ZL8idst7_32_12_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 173 'sext' 'sext_ln83_11' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (3.42ns)   --->   "%mul_ln83_11 = mul i32 %sext_ln83_11, i32 %src_12_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 174 'mul' 'mul_ln83_11' <Predicate = (cmp_i_i_12)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_13_addr = getelementptr i8 %p_ZL8idst7_32_13, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 175 'getelementptr' 'p_ZL8idst7_32_13_addr' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_4 : Operation 176 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_13_load = load i5 %p_ZL8idst7_32_13_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 176 'load' 'p_ZL8idst7_32_13_load' <Predicate = (cmp_i_i_13)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_14_addr = getelementptr i8 %p_ZL8idst7_32_14, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 177 'getelementptr' 'p_ZL8idst7_32_14_addr' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_4 : Operation 178 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_14_load = load i5 %p_ZL8idst7_32_14_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 178 'load' 'p_ZL8idst7_32_14_load' <Predicate = (cmp_i_i_14)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_15_addr = getelementptr i8 %p_ZL8idst7_32_15, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 179 'getelementptr' 'p_ZL8idst7_32_15_addr' <Predicate = (icmp197)> <Delay = 0.00>
ST_4 : Operation 180 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_15_load = load i5 %p_ZL8idst7_32_15_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 180 'load' 'p_ZL8idst7_32_15_load' <Predicate = (icmp197)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_16_addr = getelementptr i8 %p_ZL8idst7_32_16, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 181 'getelementptr' 'p_ZL8idst7_32_16_addr' <Predicate = (cmp_i_i_16)> <Delay = 0.00>
ST_4 : Operation 182 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_16_load = load i5 %p_ZL8idst7_32_16_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 182 'load' 'p_ZL8idst7_32_16_load' <Predicate = (cmp_i_i_16)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 7.02>
ST_5 : Operation 183 [1/1] (1.01ns)   --->   "%sum_37 = add i32 %mul_ln83_10, i32 %sum_36" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 183 'add' 'sum_37' <Predicate = (cmp_i_i_11)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.44ns)   --->   "%sum_38 = select i1 %cmp_i_i_11, i32 %sum_37, i32 %sum_36" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 184 'select' 'sum_38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (1.01ns)   --->   "%sum_39 = add i32 %mul_ln83_11, i32 %sum_38" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 185 'add' 'sum_39' <Predicate = (cmp_i_i_12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.44ns)   --->   "%sum_40 = select i1 %cmp_i_i_12, i32 %sum_39, i32 %sum_38" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 186 'select' 'sum_40' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_13_load = load i5 %p_ZL8idst7_32_13_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 187 'load' 'p_ZL8idst7_32_13_load' <Predicate = (cmp_i_i_13)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln83_12 = sext i8 %p_ZL8idst7_32_13_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 188 'sext' 'sext_ln83_12' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (3.42ns)   --->   "%mul_ln83_12 = mul i32 %sext_ln83_12, i32 %src_13_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 189 'mul' 'mul_ln83_12' <Predicate = (cmp_i_i_13)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (1.01ns)   --->   "%sum_41 = add i32 %mul_ln83_12, i32 %sum_40" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 190 'add' 'sum_41' <Predicate = (cmp_i_i_13)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.44ns)   --->   "%sum_42 = select i1 %cmp_i_i_13, i32 %sum_41, i32 %sum_40" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 191 'select' 'sum_42' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 192 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_14_load = load i5 %p_ZL8idst7_32_14_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 192 'load' 'p_ZL8idst7_32_14_load' <Predicate = (cmp_i_i_14)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln83_13 = sext i8 %p_ZL8idst7_32_14_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 193 'sext' 'sext_ln83_13' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (3.42ns)   --->   "%mul_ln83_13 = mul i32 %sext_ln83_13, i32 %src_14_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 194 'mul' 'mul_ln83_13' <Predicate = (cmp_i_i_14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (1.01ns)   --->   "%sum_43 = add i32 %mul_ln83_13, i32 %sum_42" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 195 'add' 'sum_43' <Predicate = (cmp_i_i_14)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.44ns)   --->   "%sum_44 = select i1 %cmp_i_i_14, i32 %sum_43, i32 %sum_42" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 196 'select' 'sum_44' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_15_load = load i5 %p_ZL8idst7_32_15_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 197 'load' 'p_ZL8idst7_32_15_load' <Predicate = (icmp197)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln83_14 = sext i8 %p_ZL8idst7_32_15_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 198 'sext' 'sext_ln83_14' <Predicate = (icmp197)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (3.42ns)   --->   "%mul_ln83_14 = mul i32 %sext_ln83_14, i32 %src_15_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 199 'mul' 'mul_ln83_14' <Predicate = (icmp197)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_16_load = load i5 %p_ZL8idst7_32_16_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 200 'load' 'p_ZL8idst7_32_16_load' <Predicate = (cmp_i_i_16)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln83_15 = sext i8 %p_ZL8idst7_32_16_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 201 'sext' 'sext_ln83_15' <Predicate = (cmp_i_i_16)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (3.42ns)   --->   "%mul_ln83_15 = mul i32 %sext_ln83_15, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 202 'mul' 'mul_ln83_15' <Predicate = (cmp_i_i_16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_17_addr = getelementptr i8 %p_ZL8idst7_32_17, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 203 'getelementptr' 'p_ZL8idst7_32_17_addr' <Predicate = (cmp_i_i_17)> <Delay = 0.00>
ST_5 : Operation 204 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_17_load = load i5 %p_ZL8idst7_32_17_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 204 'load' 'p_ZL8idst7_32_17_load' <Predicate = (cmp_i_i_17)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_18_addr = getelementptr i8 %p_ZL8idst7_32_18, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 205 'getelementptr' 'p_ZL8idst7_32_18_addr' <Predicate = (cmp_i_i_18)> <Delay = 0.00>
ST_5 : Operation 206 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_18_load = load i5 %p_ZL8idst7_32_18_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 206 'load' 'p_ZL8idst7_32_18_load' <Predicate = (cmp_i_i_18)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_19_addr = getelementptr i8 %p_ZL8idst7_32_19, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 207 'getelementptr' 'p_ZL8idst7_32_19_addr' <Predicate = (cmp_i_i_19)> <Delay = 0.00>
ST_5 : Operation 208 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_19_load = load i5 %p_ZL8idst7_32_19_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 208 'load' 'p_ZL8idst7_32_19_load' <Predicate = (cmp_i_i_19)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_20_addr = getelementptr i8 %p_ZL8idst7_32_20, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 209 'getelementptr' 'p_ZL8idst7_32_20_addr' <Predicate = (cmp_i_i_20)> <Delay = 0.00>
ST_5 : Operation 210 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_20_load = load i5 %p_ZL8idst7_32_20_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 210 'load' 'p_ZL8idst7_32_20_load' <Predicate = (cmp_i_i_20)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 7.02>
ST_6 : Operation 211 [1/1] (1.01ns)   --->   "%sum_45 = add i32 %mul_ln83_14, i32 %sum_44" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 211 'add' 'sum_45' <Predicate = (icmp197)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.44ns)   --->   "%sum_46 = select i1 %icmp197, i32 %sum_45, i32 %sum_44" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 212 'select' 'sum_46' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (1.01ns)   --->   "%sum_47 = add i32 %mul_ln83_15, i32 %sum_46" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 213 'add' 'sum_47' <Predicate = (cmp_i_i_16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.44ns)   --->   "%sum_48 = select i1 %cmp_i_i_16, i32 %sum_47, i32 %sum_46" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 214 'select' 'sum_48' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 215 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_17_load = load i5 %p_ZL8idst7_32_17_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 215 'load' 'p_ZL8idst7_32_17_load' <Predicate = (cmp_i_i_17)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln83_16 = sext i8 %p_ZL8idst7_32_17_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 216 'sext' 'sext_ln83_16' <Predicate = (cmp_i_i_17)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (3.42ns)   --->   "%mul_ln83_16 = mul i32 %sext_ln83_16, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 217 'mul' 'mul_ln83_16' <Predicate = (cmp_i_i_17)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (1.01ns)   --->   "%sum_49 = add i32 %mul_ln83_16, i32 %sum_48" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 218 'add' 'sum_49' <Predicate = (cmp_i_i_17)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.44ns)   --->   "%sum_50 = select i1 %cmp_i_i_17, i32 %sum_49, i32 %sum_48" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 219 'select' 'sum_50' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 220 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_18_load = load i5 %p_ZL8idst7_32_18_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 220 'load' 'p_ZL8idst7_32_18_load' <Predicate = (cmp_i_i_18)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln83_17 = sext i8 %p_ZL8idst7_32_18_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 221 'sext' 'sext_ln83_17' <Predicate = (cmp_i_i_18)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (3.42ns)   --->   "%mul_ln83_17 = mul i32 %sext_ln83_17, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 222 'mul' 'mul_ln83_17' <Predicate = (cmp_i_i_18)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (1.01ns)   --->   "%sum_51 = add i32 %mul_ln83_17, i32 %sum_50" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 223 'add' 'sum_51' <Predicate = (cmp_i_i_18)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.44ns)   --->   "%sum_52 = select i1 %cmp_i_i_18, i32 %sum_51, i32 %sum_50" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 224 'select' 'sum_52' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 225 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_19_load = load i5 %p_ZL8idst7_32_19_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 225 'load' 'p_ZL8idst7_32_19_load' <Predicate = (cmp_i_i_19)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln83_18 = sext i8 %p_ZL8idst7_32_19_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 226 'sext' 'sext_ln83_18' <Predicate = (cmp_i_i_19)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (3.42ns)   --->   "%mul_ln83_18 = mul i32 %sext_ln83_18, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 227 'mul' 'mul_ln83_18' <Predicate = (cmp_i_i_19)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_20_load = load i5 %p_ZL8idst7_32_20_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 228 'load' 'p_ZL8idst7_32_20_load' <Predicate = (cmp_i_i_20)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln83_19 = sext i8 %p_ZL8idst7_32_20_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 229 'sext' 'sext_ln83_19' <Predicate = (cmp_i_i_20)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (3.42ns)   --->   "%mul_ln83_19 = mul i32 %sext_ln83_19, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 230 'mul' 'mul_ln83_19' <Predicate = (cmp_i_i_20)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_21_addr = getelementptr i8 %p_ZL8idst7_32_21, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 231 'getelementptr' 'p_ZL8idst7_32_21_addr' <Predicate = (cmp_i_i_21)> <Delay = 0.00>
ST_6 : Operation 232 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_21_load = load i5 %p_ZL8idst7_32_21_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 232 'load' 'p_ZL8idst7_32_21_load' <Predicate = (cmp_i_i_21)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_22_addr = getelementptr i8 %p_ZL8idst7_32_22, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 233 'getelementptr' 'p_ZL8idst7_32_22_addr' <Predicate = (cmp_i_i_22)> <Delay = 0.00>
ST_6 : Operation 234 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_22_load = load i5 %p_ZL8idst7_32_22_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 234 'load' 'p_ZL8idst7_32_22_load' <Predicate = (cmp_i_i_22)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_23_addr = getelementptr i8 %p_ZL8idst7_32_23, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 235 'getelementptr' 'p_ZL8idst7_32_23_addr' <Predicate = (cmp_i_i_23)> <Delay = 0.00>
ST_6 : Operation 236 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_23_load = load i5 %p_ZL8idst7_32_23_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 236 'load' 'p_ZL8idst7_32_23_load' <Predicate = (cmp_i_i_23)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_24_addr = getelementptr i8 %p_ZL8idst7_32_24, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 237 'getelementptr' 'p_ZL8idst7_32_24_addr' <Predicate = (cmp_i_i_24)> <Delay = 0.00>
ST_6 : Operation 238 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_24_load = load i5 %p_ZL8idst7_32_24_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 238 'load' 'p_ZL8idst7_32_24_load' <Predicate = (cmp_i_i_24)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_25_addr = getelementptr i8 %p_ZL8idst7_32_25, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 239 'getelementptr' 'p_ZL8idst7_32_25_addr' <Predicate = (cmp_i_i_25)> <Delay = 0.00>
ST_6 : Operation 240 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_25_load = load i5 %p_ZL8idst7_32_25_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 240 'load' 'p_ZL8idst7_32_25_load' <Predicate = (cmp_i_i_25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_26_addr = getelementptr i8 %p_ZL8idst7_32_26, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 241 'getelementptr' 'p_ZL8idst7_32_26_addr' <Predicate = (cmp_i_i_26)> <Delay = 0.00>
ST_6 : Operation 242 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_26_load = load i5 %p_ZL8idst7_32_26_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 242 'load' 'p_ZL8idst7_32_26_load' <Predicate = (cmp_i_i_26)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_27_addr = getelementptr i8 %p_ZL8idst7_32_27, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 243 'getelementptr' 'p_ZL8idst7_32_27_addr' <Predicate = (cmp_i_i_27)> <Delay = 0.00>
ST_6 : Operation 244 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_27_load = load i5 %p_ZL8idst7_32_27_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 244 'load' 'p_ZL8idst7_32_27_load' <Predicate = (cmp_i_i_27)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_28_addr = getelementptr i8 %p_ZL8idst7_32_28, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 245 'getelementptr' 'p_ZL8idst7_32_28_addr' <Predicate = (cmp_i_i_28)> <Delay = 0.00>
ST_6 : Operation 246 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_28_load = load i5 %p_ZL8idst7_32_28_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 246 'load' 'p_ZL8idst7_32_28_load' <Predicate = (cmp_i_i_28)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_29_addr = getelementptr i8 %p_ZL8idst7_32_29, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 247 'getelementptr' 'p_ZL8idst7_32_29_addr' <Predicate = (cmp_i_i_29)> <Delay = 0.00>
ST_6 : Operation 248 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_29_load = load i5 %p_ZL8idst7_32_29_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 248 'load' 'p_ZL8idst7_32_29_load' <Predicate = (cmp_i_i_29)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_30_addr = getelementptr i8 %p_ZL8idst7_32_30, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 249 'getelementptr' 'p_ZL8idst7_32_30_addr' <Predicate = (cmp_i_i_30)> <Delay = 0.00>
ST_6 : Operation 250 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_30_load = load i5 %p_ZL8idst7_32_30_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 250 'load' 'p_ZL8idst7_32_30_load' <Predicate = (cmp_i_i_30)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_31_addr = getelementptr i8 %p_ZL8idst7_32_31, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 251 'getelementptr' 'p_ZL8idst7_32_31_addr' <Predicate = (icmp200)> <Delay = 0.00>
ST_6 : Operation 252 [2/2] (0.67ns)   --->   "%p_ZL8idst7_32_31_load = load i5 %p_ZL8idst7_32_31_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 252 'load' 'p_ZL8idst7_32_31_load' <Predicate = (icmp200)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 7 <SV = 6> <Delay = 7.02>
ST_7 : Operation 253 [1/1] (1.01ns)   --->   "%sum_53 = add i32 %mul_ln83_18, i32 %sum_52" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 253 'add' 'sum_53' <Predicate = (cmp_i_i_19)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.44ns)   --->   "%sum_54 = select i1 %cmp_i_i_19, i32 %sum_53, i32 %sum_52" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 254 'select' 'sum_54' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (1.01ns)   --->   "%sum_55 = add i32 %mul_ln83_19, i32 %sum_54" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 255 'add' 'sum_55' <Predicate = (cmp_i_i_20)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.44ns)   --->   "%sum_56 = select i1 %cmp_i_i_20, i32 %sum_55, i32 %sum_54" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 256 'select' 'sum_56' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 257 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_21_load = load i5 %p_ZL8idst7_32_21_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 257 'load' 'p_ZL8idst7_32_21_load' <Predicate = (cmp_i_i_21)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln83_20 = sext i8 %p_ZL8idst7_32_21_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 258 'sext' 'sext_ln83_20' <Predicate = (cmp_i_i_21)> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (3.42ns)   --->   "%mul_ln83_20 = mul i32 %sext_ln83_20, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 259 'mul' 'mul_ln83_20' <Predicate = (cmp_i_i_21)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (1.01ns)   --->   "%sum_57 = add i32 %mul_ln83_20, i32 %sum_56" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 260 'add' 'sum_57' <Predicate = (cmp_i_i_21)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.44ns)   --->   "%sum_58 = select i1 %cmp_i_i_21, i32 %sum_57, i32 %sum_56" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 261 'select' 'sum_58' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 262 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_22_load = load i5 %p_ZL8idst7_32_22_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 262 'load' 'p_ZL8idst7_32_22_load' <Predicate = (cmp_i_i_22)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln83_21 = sext i8 %p_ZL8idst7_32_22_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 263 'sext' 'sext_ln83_21' <Predicate = (cmp_i_i_22)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (3.42ns)   --->   "%mul_ln83_21 = mul i32 %sext_ln83_21, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 264 'mul' 'mul_ln83_21' <Predicate = (cmp_i_i_22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (1.01ns)   --->   "%sum_59 = add i32 %mul_ln83_21, i32 %sum_58" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 265 'add' 'sum_59' <Predicate = (cmp_i_i_22)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.44ns)   --->   "%sum_60 = select i1 %cmp_i_i_22, i32 %sum_59, i32 %sum_58" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 266 'select' 'sum_60' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 267 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_23_load = load i5 %p_ZL8idst7_32_23_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 267 'load' 'p_ZL8idst7_32_23_load' <Predicate = (cmp_i_i_23)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln83_22 = sext i8 %p_ZL8idst7_32_23_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 268 'sext' 'sext_ln83_22' <Predicate = (cmp_i_i_23)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (3.42ns)   --->   "%mul_ln83_22 = mul i32 %sext_ln83_22, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 269 'mul' 'mul_ln83_22' <Predicate = (cmp_i_i_23)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_24_load = load i5 %p_ZL8idst7_32_24_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 270 'load' 'p_ZL8idst7_32_24_load' <Predicate = (cmp_i_i_24)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln83_23 = sext i8 %p_ZL8idst7_32_24_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 271 'sext' 'sext_ln83_23' <Predicate = (cmp_i_i_24)> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (3.42ns)   --->   "%mul_ln83_23 = mul i32 %sext_ln83_23, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 272 'mul' 'mul_ln83_23' <Predicate = (cmp_i_i_24)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_25_load = load i5 %p_ZL8idst7_32_25_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 273 'load' 'p_ZL8idst7_32_25_load' <Predicate = (cmp_i_i_25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 274 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_26_load = load i5 %p_ZL8idst7_32_26_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 274 'load' 'p_ZL8idst7_32_26_load' <Predicate = (cmp_i_i_26)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 275 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_27_load = load i5 %p_ZL8idst7_32_27_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 275 'load' 'p_ZL8idst7_32_27_load' <Predicate = (cmp_i_i_27)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 276 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_28_load = load i5 %p_ZL8idst7_32_28_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 276 'load' 'p_ZL8idst7_32_28_load' <Predicate = (cmp_i_i_28)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 277 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_29_load = load i5 %p_ZL8idst7_32_29_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 277 'load' 'p_ZL8idst7_32_29_load' <Predicate = (cmp_i_i_29)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 278 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_30_load = load i5 %p_ZL8idst7_32_30_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 278 'load' 'p_ZL8idst7_32_30_load' <Predicate = (cmp_i_i_30)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 279 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL8idst7_32_31_load = load i5 %p_ZL8idst7_32_31_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 279 'load' 'p_ZL8idst7_32_31_load' <Predicate = (icmp200)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 8 <SV = 7> <Delay = 6.35>
ST_8 : Operation 280 [1/1] (1.01ns)   --->   "%sum_61 = add i32 %mul_ln83_22, i32 %sum_60" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 280 'add' 'sum_61' <Predicate = (cmp_i_i_23)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.44ns)   --->   "%sum_62 = select i1 %cmp_i_i_23, i32 %sum_61, i32 %sum_60" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 281 'select' 'sum_62' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (1.01ns)   --->   "%sum_63 = add i32 %mul_ln83_23, i32 %sum_62" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 282 'add' 'sum_63' <Predicate = (cmp_i_i_24)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.44ns)   --->   "%sum_64 = select i1 %cmp_i_i_24, i32 %sum_63, i32 %sum_62" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 283 'select' 'sum_64' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln83_24 = sext i8 %p_ZL8idst7_32_25_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 284 'sext' 'sext_ln83_24' <Predicate = (cmp_i_i_25)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (3.42ns)   --->   "%mul_ln83_24 = mul i32 %sext_ln83_24, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 285 'mul' 'mul_ln83_24' <Predicate = (cmp_i_i_25)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 286 [1/1] (1.01ns)   --->   "%sum_65 = add i32 %mul_ln83_24, i32 %sum_64" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 286 'add' 'sum_65' <Predicate = (cmp_i_i_25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.44ns)   --->   "%sum_66 = select i1 %cmp_i_i_25, i32 %sum_65, i32 %sum_64" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 287 'select' 'sum_66' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln83_25 = sext i8 %p_ZL8idst7_32_26_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 288 'sext' 'sext_ln83_25' <Predicate = (cmp_i_i_26)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (3.42ns)   --->   "%mul_ln83_25 = mul i32 %sext_ln83_25, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 289 'mul' 'mul_ln83_25' <Predicate = (cmp_i_i_26)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (1.01ns)   --->   "%sum_67 = add i32 %mul_ln83_25, i32 %sum_66" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 290 'add' 'sum_67' <Predicate = (cmp_i_i_26)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.44ns)   --->   "%sum_68 = select i1 %cmp_i_i_26, i32 %sum_67, i32 %sum_66" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 291 'select' 'sum_68' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln83_26 = sext i8 %p_ZL8idst7_32_27_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 292 'sext' 'sext_ln83_26' <Predicate = (cmp_i_i_27)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (3.42ns)   --->   "%mul_ln83_26 = mul i32 %sext_ln83_26, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 293 'mul' 'mul_ln83_26' <Predicate = (cmp_i_i_27)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln83_27 = sext i8 %p_ZL8idst7_32_28_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 294 'sext' 'sext_ln83_27' <Predicate = (cmp_i_i_28)> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (3.42ns)   --->   "%mul_ln83_27 = mul i32 %sext_ln83_27, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 295 'mul' 'mul_ln83_27' <Predicate = (cmp_i_i_28)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.35>
ST_9 : Operation 296 [1/1] (1.01ns)   --->   "%sum_69 = add i32 %mul_ln83_26, i32 %sum_68" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 296 'add' 'sum_69' <Predicate = (cmp_i_i_27)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.44ns)   --->   "%sum_70 = select i1 %cmp_i_i_27, i32 %sum_69, i32 %sum_68" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 297 'select' 'sum_70' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (1.01ns)   --->   "%sum_71 = add i32 %mul_ln83_27, i32 %sum_70" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 298 'add' 'sum_71' <Predicate = (cmp_i_i_28)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.44ns)   --->   "%sum_72 = select i1 %cmp_i_i_28, i32 %sum_71, i32 %sum_70" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 299 'select' 'sum_72' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln83_28 = sext i8 %p_ZL8idst7_32_29_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 300 'sext' 'sext_ln83_28' <Predicate = (cmp_i_i_29)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (3.42ns)   --->   "%mul_ln83_28 = mul i32 %sext_ln83_28, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 301 'mul' 'mul_ln83_28' <Predicate = (cmp_i_i_29)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (1.01ns)   --->   "%sum_73 = add i32 %mul_ln83_28, i32 %sum_72" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 302 'add' 'sum_73' <Predicate = (cmp_i_i_29)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 303 [1/1] (0.44ns)   --->   "%sum_74 = select i1 %cmp_i_i_29, i32 %sum_73, i32 %sum_72" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 303 'select' 'sum_74' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln83_29 = sext i8 %p_ZL8idst7_32_30_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 304 'sext' 'sext_ln83_29' <Predicate = (cmp_i_i_30)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (3.42ns)   --->   "%mul_ln83_29 = mul i32 %sext_ln83_29, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 305 'mul' 'mul_ln83_29' <Predicate = (cmp_i_i_30)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 306 [1/1] (1.01ns)   --->   "%sum_75 = add i32 %mul_ln83_29, i32 %sum_74" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 306 'add' 'sum_75' <Predicate = (cmp_i_i_30)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 307 [1/1] (0.44ns)   --->   "%sum_76 = select i1 %cmp_i_i_30, i32 %sum_75, i32 %sum_74" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 307 'select' 'sum_76' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln83_30 = sext i8 %p_ZL8idst7_32_31_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 308 'sext' 'sext_ln83_30' <Predicate = (icmp200)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (3.42ns)   --->   "%mul_ln83_30 = mul i32 %sext_ln83_30, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 309 'mul' 'mul_ln83_30' <Predicate = (icmp200)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 390 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 390 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.42>

State 10 <SV = 9> <Delay = 5.40>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [src/IDST7.cpp:75->src/IDST7.cpp:164]   --->   Operation 310 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 311 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 312 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (1.01ns)   --->   "%sum_77 = add i32 %mul_ln83_30, i32 %sum_76" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 313 'add' 'sum_77' <Predicate = (icmp200)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln87)   --->   "%sum_78 = select i1 %icmp200, i32 %sum_77, i32 %sum_76" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 314 'select' 'sum_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln87)   --->   "%sext_ln87 = sext i32 %sum_78" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 315 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln87 = add i33 %sext_ln87, i33 %conv3_i12_i_i_cast" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 316 'add' 'add_ln87' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [1/1] (1.46ns)   --->   "%shl_ln87 = shl i33 %add_ln87, i33 %sh_prom_i9_i_i_cast" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 317 'shl' 'shl_ln87' <Predicate = (tmp_12)> <Delay = 1.46> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 318 [1/1] (1.46ns)   --->   "%ashr_ln87 = ashr i33 %add_ln87, i33 %sh_prom_i_i_i_cast" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 318 'ashr' 'ashr_ln87' <Predicate = (!tmp_12)> <Delay = 1.46> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i33 %shl_ln87" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 319 'trunc' 'trunc_ln87' <Predicate = (tmp_12)> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = trunc i33 %ashr_ln87" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 320 'trunc' 'trunc_ln87_1' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.44ns)   --->   "%scaled = select i1 %tmp_12, i32 %trunc_ln87, i32 %trunc_ln87_1" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 321 'select' 'scaled' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (1.01ns)   --->   "%icmp_ln8 = icmp_slt  i32 %scaled, i32 %oMin_read" [src/IDST7.cpp:8->src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 322 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 323 [1/1] (1.01ns)   --->   "%icmp_ln9 = icmp_sgt  i32 %scaled, i32 %oMax_read" [src/IDST7.cpp:9->src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 323 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%select_ln9 = select i1 %icmp_ln9, i32 %oMax_read, i32 %scaled" [src/IDST7.cpp:9->src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 324 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 325 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %icmp_ln8, i32 %oMin_read, i32 %select_ln9" [src/IDST7.cpp:8->src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 325 'select' 'select_ln8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_30, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 326 'write' 'write_ln88' <Predicate = (trunc_ln73 == 30)> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 327 'br' 'br_ln88' <Predicate = (trunc_ln73 == 30)> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_29, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 328 'write' 'write_ln88' <Predicate = (trunc_ln73 == 29)> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 329 'br' 'br_ln88' <Predicate = (trunc_ln73 == 29)> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_28, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 330 'write' 'write_ln88' <Predicate = (trunc_ln73 == 28)> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 331 'br' 'br_ln88' <Predicate = (trunc_ln73 == 28)> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_27, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 332 'write' 'write_ln88' <Predicate = (trunc_ln73 == 27)> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 333 'br' 'br_ln88' <Predicate = (trunc_ln73 == 27)> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_26, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 334 'write' 'write_ln88' <Predicate = (trunc_ln73 == 26)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 335 'br' 'br_ln88' <Predicate = (trunc_ln73 == 26)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_25, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 336 'write' 'write_ln88' <Predicate = (trunc_ln73 == 25)> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 337 'br' 'br_ln88' <Predicate = (trunc_ln73 == 25)> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_24, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 338 'write' 'write_ln88' <Predicate = (trunc_ln73 == 24)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 339 'br' 'br_ln88' <Predicate = (trunc_ln73 == 24)> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_23, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 340 'write' 'write_ln88' <Predicate = (trunc_ln73 == 23)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 341 'br' 'br_ln88' <Predicate = (trunc_ln73 == 23)> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_22, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 342 'write' 'write_ln88' <Predicate = (trunc_ln73 == 22)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 343 'br' 'br_ln88' <Predicate = (trunc_ln73 == 22)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_21, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 344 'write' 'write_ln88' <Predicate = (trunc_ln73 == 21)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 345 'br' 'br_ln88' <Predicate = (trunc_ln73 == 21)> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_20, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 346 'write' 'write_ln88' <Predicate = (trunc_ln73 == 20)> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 347 'br' 'br_ln88' <Predicate = (trunc_ln73 == 20)> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_19, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 348 'write' 'write_ln88' <Predicate = (trunc_ln73 == 19)> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 349 'br' 'br_ln88' <Predicate = (trunc_ln73 == 19)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_18, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 350 'write' 'write_ln88' <Predicate = (trunc_ln73 == 18)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 351 'br' 'br_ln88' <Predicate = (trunc_ln73 == 18)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_17, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 352 'write' 'write_ln88' <Predicate = (trunc_ln73 == 17)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 353 'br' 'br_ln88' <Predicate = (trunc_ln73 == 17)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_16, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 354 'write' 'write_ln88' <Predicate = (trunc_ln73 == 16)> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 355 'br' 'br_ln88' <Predicate = (trunc_ln73 == 16)> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_15, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 356 'write' 'write_ln88' <Predicate = (trunc_ln73 == 15)> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 357 'br' 'br_ln88' <Predicate = (trunc_ln73 == 15)> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_14, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 358 'write' 'write_ln88' <Predicate = (trunc_ln73 == 14)> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 359 'br' 'br_ln88' <Predicate = (trunc_ln73 == 14)> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_13, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 360 'write' 'write_ln88' <Predicate = (trunc_ln73 == 13)> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 361 'br' 'br_ln88' <Predicate = (trunc_ln73 == 13)> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_12, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 362 'write' 'write_ln88' <Predicate = (trunc_ln73 == 12)> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 363 'br' 'br_ln88' <Predicate = (trunc_ln73 == 12)> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_11, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 364 'write' 'write_ln88' <Predicate = (trunc_ln73 == 11)> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 365 'br' 'br_ln88' <Predicate = (trunc_ln73 == 11)> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_10, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 366 'write' 'write_ln88' <Predicate = (trunc_ln73 == 10)> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 367 'br' 'br_ln88' <Predicate = (trunc_ln73 == 10)> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_9, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 368 'write' 'write_ln88' <Predicate = (trunc_ln73 == 9)> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 369 'br' 'br_ln88' <Predicate = (trunc_ln73 == 9)> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_8, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 370 'write' 'write_ln88' <Predicate = (trunc_ln73 == 8)> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 371 'br' 'br_ln88' <Predicate = (trunc_ln73 == 8)> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_7, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 372 'write' 'write_ln88' <Predicate = (trunc_ln73 == 7)> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 373 'br' 'br_ln88' <Predicate = (trunc_ln73 == 7)> <Delay = 0.00>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_6, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 374 'write' 'write_ln88' <Predicate = (trunc_ln73 == 6)> <Delay = 0.00>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 375 'br' 'br_ln88' <Predicate = (trunc_ln73 == 6)> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_5, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 376 'write' 'write_ln88' <Predicate = (trunc_ln73 == 5)> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 377 'br' 'br_ln88' <Predicate = (trunc_ln73 == 5)> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_4, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 378 'write' 'write_ln88' <Predicate = (trunc_ln73 == 4)> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 379 'br' 'br_ln88' <Predicate = (trunc_ln73 == 4)> <Delay = 0.00>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_3, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 380 'write' 'write_ln88' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 381 'br' 'br_ln88' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_2, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 382 'write' 'write_ln88' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 383 'br' 'br_ln88' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_1, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 384 'write' 'write_ln88' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 385 'br' 'br_ln88' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_0, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 386 'write' 'write_ln88' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 387 'br' 'br_ln88' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_31, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 388 'write' 'write_ln88' <Predicate = (trunc_ln73 == 31)> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 389 'br' 'br_ln88' <Predicate = (trunc_ln73 == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.635ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln73', src/IDST7.cpp:73->src/IDST7.cpp:164) of constant 0 on local variable 'j', src/IDST7.cpp:73->src/IDST7.cpp:164 [159]  (0.427 ns)
	'load' operation 6 bit ('j', src/IDST7.cpp:73->src/IDST7.cpp:164) on local variable 'j', src/IDST7.cpp:73->src/IDST7.cpp:164 [162]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln73', src/IDST7.cpp:73->src/IDST7.cpp:164) [163]  (0.781 ns)
	'store' operation 0 bit ('store_ln73', src/IDST7.cpp:73->src/IDST7.cpp:164) of variable 'add_ln73', src/IDST7.cpp:73->src/IDST7.cpp:164 on local variable 'j', src/IDST7.cpp:73->src/IDST7.cpp:164 [472]  (0.427 ns)

 <State 2>: 7.027ns
The critical path consists of the following:
	'load' operation 7 bit ('p_ZL8idst7_32_0_load', src/IDST7.cpp:83->src/IDST7.cpp:164) on array 'p_ZL8idst7_32_0' [173]  (0.677 ns)
	'mul' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [175]  (3.420 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [176]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [181]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [182]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [187]  (1.016 ns)

 <State 3>: 7.027ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL8idst7_32_5_load', src/IDST7.cpp:83->src/IDST7.cpp:164) on array 'p_ZL8idst7_32_5' [202]  (0.677 ns)
	'mul' operation 32 bit ('mul_ln83_4', src/IDST7.cpp:83->src/IDST7.cpp:164) [204]  (3.420 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [205]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [206]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [211]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [212]  (0.449 ns)

 <State 4>: 7.027ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL8idst7_32_9_load', src/IDST7.cpp:83->src/IDST7.cpp:164) on array 'p_ZL8idst7_32_9' [226]  (0.677 ns)
	'mul' operation 32 bit ('mul_ln83_8', src/IDST7.cpp:83->src/IDST7.cpp:164) [228]  (3.420 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [229]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [230]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [235]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [236]  (0.449 ns)

 <State 5>: 7.027ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL8idst7_32_13_load', src/IDST7.cpp:83->src/IDST7.cpp:164) on array 'p_ZL8idst7_32_13' [250]  (0.677 ns)
	'mul' operation 32 bit ('mul_ln83_12', src/IDST7.cpp:83->src/IDST7.cpp:164) [252]  (3.420 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [253]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [254]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [259]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [260]  (0.449 ns)

 <State 6>: 7.027ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL8idst7_32_17_load', src/IDST7.cpp:83->src/IDST7.cpp:164) on array 'p_ZL8idst7_32_17' [274]  (0.677 ns)
	'mul' operation 32 bit ('mul_ln83_16', src/IDST7.cpp:83->src/IDST7.cpp:164) [276]  (3.420 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [277]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [278]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [283]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [284]  (0.449 ns)

 <State 7>: 7.027ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL8idst7_32_21_load', src/IDST7.cpp:83->src/IDST7.cpp:164) on array 'p_ZL8idst7_32_21' [298]  (0.677 ns)
	'mul' operation 32 bit ('mul_ln83_20', src/IDST7.cpp:83->src/IDST7.cpp:164) [300]  (3.420 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [301]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [302]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [307]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [308]  (0.449 ns)

 <State 8>: 6.350ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_24', src/IDST7.cpp:83->src/IDST7.cpp:164) [324]  (3.420 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [325]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [326]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [331]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [332]  (0.449 ns)

 <State 9>: 6.350ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_28', src/IDST7.cpp:83->src/IDST7.cpp:164) [348]  (3.420 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [349]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [350]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [355]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [356]  (0.449 ns)

 <State 10>: 5.406ns
The critical path consists of the following:
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [361]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [362]  (0.000 ns)
	'add' operation 33 bit ('add_ln87', src/IDST7.cpp:87->src/IDST7.cpp:164) [364]  (1.016 ns)
	'shl' operation 33 bit ('shl_ln87', src/IDST7.cpp:87->src/IDST7.cpp:164) [365]  (1.460 ns)
	'select' operation 32 bit ('scaled', src/IDST7.cpp:87->src/IDST7.cpp:164) [369]  (0.449 ns)
	'icmp' operation 1 bit ('icmp_ln8', src/IDST7.cpp:8->src/IDST7.cpp:88->src/IDST7.cpp:164) [370]  (1.016 ns)
	'select' operation 32 bit ('select_ln8', src/IDST7.cpp:8->src/IDST7.cpp:88->src/IDST7.cpp:164) [373]  (0.449 ns)
	wire write operation ('write_ln88', src/IDST7.cpp:88->src/IDST7.cpp:164) on port 'dst_2' (src/IDST7.cpp:88->src/IDST7.cpp:164) [460]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
