Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 11:04:41 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.745        0.000                      0                39796        0.041        0.000                      0                39796        2.927        0.000                       0                 19554  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.745        0.000                      0                39796        0.041        0.000                      0                39796        2.927        0.000                       0                 19554  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.429ns (22.923%)  route 4.805ns (77.077%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.037     0.037    fsm17/clk
    SLICE_X19Y49         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=20, routed)          0.284     0.416    fsm17/fsm17_out[2]
    SLICE_X20Y49         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     0.583 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.195     0.778    fsm16/out_reg[0]_8
    SLICE_X21Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     0.957 f  fsm16/A_int0_0_0_write_en_INST_0_i_3/O
                         net (fo=1, routed)           0.106     1.063    fsm15/out_reg[0]_12
    SLICE_X22Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.103 f  fsm15/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=27, routed)          0.270     1.373    fsm13/out_reg[0]_2
    SLICE_X20Y48         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     1.471 f  fsm13/A_int0_0_0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.349     1.820    fsm12/out_reg[0]_15
    SLICE_X17Y44         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.882 f  fsm12/out[0]_i_2__4/O
                         net (fo=11, routed)          0.111     1.993    fsm12/out_reg[0]_2
    SLICE_X17Y42         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     2.055 r  fsm12/out[31]_i_3__0/O
                         net (fo=49, routed)          0.857     2.912    r2/mem_reg[7][1][3][31]
    SLICE_X15Y90         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.028 r  r2/mem[7][5][0][31]_i_3/O
                         net (fo=144, routed)         0.820     3.848    A0_0_1/out_reg[31]_i_47__0_1
    SLICE_X9Y114         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.886 r  A0_0_1/out[17]_i_90__0/O
                         net (fo=1, routed)           0.027     3.913    A0_0_1/out[17]_i_90__0_n_0
    SLICE_X9Y114         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.996 r  A0_0_1/out_reg[17]_i_40__0/O
                         net (fo=1, routed)           0.000     3.996    A0_0_1/out_reg[17]_i_40__0_n_0
    SLICE_X9Y114         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.026 r  A0_0_1/out_reg[17]_i_15__0/O
                         net (fo=1, routed)           0.742     4.768    A0_0_1/out_reg[17]_i_15__0_n_0
    SLICE_X17Y93         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.947 r  A0_0_1/out[17]_i_4__0/O
                         net (fo=1, routed)           0.362     5.309    A0_0_1/out[17]_i_4__0_n_0
    SLICE_X17Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.425 r  A0_0_1/out[17]_i_1__0/O
                         net (fo=3, routed)           0.660     6.085    A0_0_0/A0_0_1_read_data[17]
    SLICE_X18Y39         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     6.249 r  A0_0_0/out[17]_i_1__7/O
                         net (fo=1, routed)           0.022     6.271    A_sh_read0_0/D[17]
    SLICE_X18Y39         FDRE                                         r  A_sh_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X18Y39         FDRE                                         r  A_sh_read0_0/out_reg[17]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y39         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 1.375ns (22.152%)  route 4.832ns (77.848%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.037     0.037    fsm17/clk
    SLICE_X19Y49         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=20, routed)          0.284     0.416    fsm17/fsm17_out[2]
    SLICE_X20Y49         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     0.583 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.195     0.778    fsm16/out_reg[0]_8
    SLICE_X21Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     0.957 f  fsm16/A_int0_0_0_write_en_INST_0_i_3/O
                         net (fo=1, routed)           0.106     1.063    fsm15/out_reg[0]_12
    SLICE_X22Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.103 f  fsm15/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=27, routed)          0.270     1.373    fsm13/out_reg[0]_2
    SLICE_X20Y48         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     1.471 f  fsm13/A_int0_0_0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.349     1.820    fsm12/out_reg[0]_15
    SLICE_X17Y44         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.882 f  fsm12/out[0]_i_2__4/O
                         net (fo=11, routed)          0.111     1.993    fsm12/out_reg[0]_2
    SLICE_X17Y42         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     2.055 r  fsm12/out[31]_i_3__0/O
                         net (fo=49, routed)          0.799     2.854    r2/mem_reg[7][1][3][31]
    SLICE_X15Y91         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.954 r  r2/mem[7][5][0][31]_i_4/O
                         net (fo=144, routed)         0.840     3.794    A0_0_1/out_reg[31]_i_47__0_0
    SLICE_X10Y116        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.910 r  A0_0_1/out[0]_i_90__0/O
                         net (fo=1, routed)           0.010     3.920    A0_0_1/out[0]_i_90__0_n_0
    SLICE_X10Y116        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     3.995 r  A0_0_1/out_reg[0]_i_40__0/O
                         net (fo=1, routed)           0.000     3.995    A0_0_1/out_reg[0]_i_40__0_n_0
    SLICE_X10Y116        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     4.022 r  A0_0_1/out_reg[0]_i_15__0/O
                         net (fo=1, routed)           0.769     4.791    A0_0_1/out_reg[0]_i_15__0_n_0
    SLICE_X16Y100        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     4.965 r  A0_0_1/out[0]_i_4__0/O
                         net (fo=1, routed)           0.548     5.513    A0_0_1/out[0]_i_4__0_n_0
    SLICE_X18Y77         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     5.577 r  A0_0_1/out[0]_i_1__0/O
                         net (fo=3, routed)           0.493     6.070    A0_0_0/A0_0_1_read_data[0]
    SLICE_X18Y38         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     6.186 r  A0_0_0/out[0]_i_1__29/O
                         net (fo=1, routed)           0.058     6.244    A_sh_read0_0/D[0]
    SLICE_X18Y38         FDRE                                         r  A_sh_read0_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X18Y38         FDRE                                         r  A_sh_read0_0/out_reg[0]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y38         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 1.469ns (23.805%)  route 4.702ns (76.195%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.037     0.037    fsm17/clk
    SLICE_X19Y49         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=20, routed)          0.284     0.416    fsm17/fsm17_out[2]
    SLICE_X20Y49         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     0.583 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.195     0.778    fsm16/out_reg[0]_8
    SLICE_X21Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     0.957 f  fsm16/A_int0_0_0_write_en_INST_0_i_3/O
                         net (fo=1, routed)           0.106     1.063    fsm15/out_reg[0]_12
    SLICE_X22Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.103 f  fsm15/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=27, routed)          0.270     1.373    fsm13/out_reg[0]_2
    SLICE_X20Y48         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     1.471 f  fsm13/A_int0_0_0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.349     1.820    fsm12/out_reg[0]_15
    SLICE_X17Y44         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.882 f  fsm12/out[0]_i_2__4/O
                         net (fo=11, routed)          0.111     1.993    fsm12/out_reg[0]_2
    SLICE_X17Y42         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     2.055 r  fsm12/out[31]_i_3__0/O
                         net (fo=49, routed)          0.806     2.861    r2/mem_reg[7][1][3][31]
    SLICE_X15Y90         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     3.008 r  r2/mem[7][7][0][31]_i_6__0/O
                         net (fo=144, routed)         0.698     3.706    A0_0_1/out_reg[31]_i_45__0_1
    SLICE_X9Y97          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     3.880 r  A0_0_1/out[2]_i_87__0/O
                         net (fo=1, routed)           0.023     3.903    A0_0_1/out[2]_i_87__0_n_0
    SLICE_X9Y97          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.985 r  A0_0_1/out_reg[2]_i_38__0/O
                         net (fo=1, routed)           0.000     3.985    A0_0_1/out_reg[2]_i_38__0_n_0
    SLICE_X9Y97          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.015 r  A0_0_1/out_reg[2]_i_14__0/O
                         net (fo=1, routed)           0.786     4.801    A0_0_1/out_reg[2]_i_14__0_n_0
    SLICE_X18Y96         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     4.901 r  A0_0_1/out[2]_i_4__0/O
                         net (fo=1, routed)           0.457     5.358    A0_0_1/out[2]_i_4__0_n_0
    SLICE_X19Y73         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     5.396 r  A0_0_1/out[2]_i_1__0/O
                         net (fo=3, routed)           0.594     5.990    A0_0_0/A0_0_1_read_data[2]
    SLICE_X18Y38         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     6.185 r  A0_0_0/out[2]_i_1__14/O
                         net (fo=1, routed)           0.023     6.208    A_sh_read0_0/D[2]
    SLICE_X18Y38         FDRE                                         r  A_sh_read0_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X18Y38         FDRE                                         r  A_sh_read0_0/out_reg[2]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y38         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 1.260ns (20.494%)  route 4.888ns (79.506%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.037     0.037    fsm17/clk
    SLICE_X19Y49         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=20, routed)          0.284     0.416    fsm17/fsm17_out[2]
    SLICE_X20Y49         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     0.583 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.195     0.778    fsm16/out_reg[0]_8
    SLICE_X21Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     0.957 f  fsm16/A_int0_0_0_write_en_INST_0_i_3/O
                         net (fo=1, routed)           0.106     1.063    fsm15/out_reg[0]_12
    SLICE_X22Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.103 f  fsm15/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=27, routed)          0.270     1.373    fsm13/out_reg[0]_2
    SLICE_X20Y48         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     1.471 f  fsm13/A_int0_0_0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.349     1.820    fsm12/out_reg[0]_15
    SLICE_X17Y44         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.882 f  fsm12/out[0]_i_2__4/O
                         net (fo=11, routed)          0.111     1.993    fsm12/out_reg[0]_2
    SLICE_X17Y42         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     2.055 r  fsm12/out[31]_i_3__0/O
                         net (fo=49, routed)          0.857     2.912    r2/mem_reg[7][1][3][31]
    SLICE_X15Y90         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.028 r  r2/mem[7][5][0][31]_i_3/O
                         net (fo=144, routed)         0.750     3.778    A0_0_1/out_reg[31]_i_47__0_1
    SLICE_X12Y113        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     3.894 r  A0_0_1/out[18]_i_90__0/O
                         net (fo=1, routed)           0.010     3.904    A0_0_1/out[18]_i_90__0_n_0
    SLICE_X12Y113        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     3.979 r  A0_0_1/out_reg[18]_i_40__0/O
                         net (fo=1, routed)           0.000     3.979    A0_0_1/out_reg[18]_i_40__0_n_0
    SLICE_X12Y113        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     4.006 r  A0_0_1/out_reg[18]_i_15__0/O
                         net (fo=1, routed)           0.734     4.740    A0_0_1/out_reg[18]_i_15__0_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.780 r  A0_0_1/out[18]_i_4__0/O
                         net (fo=1, routed)           0.459     5.239    A0_0_1/out[18]_i_4__0_n_0
    SLICE_X19Y87         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     5.301 r  A0_0_1/out[18]_i_1__0/O
                         net (fo=3, routed)           0.728     6.029    A0_0_0/A0_0_1_read_data[18]
    SLICE_X20Y41         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     6.150 r  A0_0_0/out[18]_i_1__7/O
                         net (fo=1, routed)           0.035     6.185    A_sh_read0_0/D[18]
    SLICE_X20Y41         FDRE                                         r  A_sh_read0_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X20Y41         FDRE                                         r  A_sh_read0_0/out_reg[18]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y41         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 1.527ns (24.910%)  route 4.603ns (75.090%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.037     0.037    fsm17/clk
    SLICE_X19Y49         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=20, routed)          0.299     0.431    fsm17/fsm17_out[2]
    SLICE_X20Y47         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     0.567 r  fsm17/out[0]_i_2__23/O
                         net (fo=7, routed)           0.189     0.756    fsm1/mem[7][7][0][31]_i_15__0_0
    SLICE_X22Y46         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     0.905 r  fsm1/A_int0_0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.163     1.068    fsm0/out_reg[0]_8
    SLICE_X23Y44         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.166 f  fsm0/out[1]_i_3__4/O
                         net (fo=9, routed)           0.235     1.401    fsm/out_reg[0]_8
    SLICE_X20Y46         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     1.548 r  fsm/out[0]_i_2__19/O
                         net (fo=4, routed)           0.060     1.608    fsm/out_reg[0]_5
    SLICE_X20Y46         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.708 f  fsm/mem[7][7][0][31]_i_11__0/O
                         net (fo=5, routed)           0.140     1.848    fsm9/done_reg
    SLICE_X19Y46         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     1.974 f  fsm9/mem[7][7][1][31]_i_3__0/O
                         net (fo=102, routed)         0.484     2.458    r2/mem_reg[7][7][1][31]
    SLICE_X16Y55         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     2.575 r  r2/mem[7][7][0][31]_i_4__0/O
                         net (fo=1280, routed)        1.378     3.953    A0_0_1/out_reg[0]_i_14__0_0
    SLICE_X35Y102        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     4.039 r  A0_0_1/out_reg[11]_i_35__0/O
                         net (fo=1, routed)           0.000     4.039    A0_0_1/out_reg[11]_i_35__0_n_0
    SLICE_X35Y102        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.066 r  A0_0_1/out_reg[11]_i_12__0/O
                         net (fo=1, routed)           0.498     4.564    A0_0_1/out_reg[11]_i_12__0_n_0
    SLICE_X28Y99         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.715 r  A0_0_1/out[11]_i_3__0/O
                         net (fo=1, routed)           0.540     5.255    A0_0_1/out[11]_i_3__0_n_0
    SLICE_X20Y78         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     5.437 r  A0_0_1/out[11]_i_1__0/O
                         net (fo=3, routed)           0.540     5.977    A0_0_0/A0_0_1_read_data[11]
    SLICE_X20Y41         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     6.090 r  A0_0_0/out[11]_i_1__7/O
                         net (fo=1, routed)           0.077     6.167    A_sh_read0_0/D[11]
    SLICE_X20Y41         FDRE                                         r  A_sh_read0_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X20Y41         FDRE                                         r  A_sh_read0_0/out_reg[11]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y41         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 1.504ns (24.547%)  route 4.623ns (75.453%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.037     0.037    fsm17/clk
    SLICE_X19Y49         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=20, routed)          0.284     0.416    fsm17/fsm17_out[2]
    SLICE_X20Y49         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     0.583 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.195     0.778    fsm16/out_reg[0]_8
    SLICE_X21Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     0.957 f  fsm16/A_int0_0_0_write_en_INST_0_i_3/O
                         net (fo=1, routed)           0.106     1.063    fsm15/out_reg[0]_12
    SLICE_X22Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.103 f  fsm15/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=27, routed)          0.270     1.373    fsm13/out_reg[0]_2
    SLICE_X20Y48         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     1.471 f  fsm13/A_int0_0_0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.349     1.820    fsm12/out_reg[0]_15
    SLICE_X17Y44         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.882 f  fsm12/out[0]_i_2__4/O
                         net (fo=11, routed)          0.111     1.993    fsm12/out_reg[0]_2
    SLICE_X17Y42         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     2.055 r  fsm12/out[31]_i_3__0/O
                         net (fo=49, routed)          0.857     2.912    r2/mem_reg[7][1][3][31]
    SLICE_X15Y90         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.028 r  r2/mem[7][5][0][31]_i_3/O
                         net (fo=144, routed)         0.684     3.712    A0_0_1/out_reg[31]_i_47__0_1
    SLICE_X10Y105        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     3.889 r  A0_0_1/out[6]_i_92__0/O
                         net (fo=1, routed)           0.010     3.899    A0_0_1/out[6]_i_92__0_n_0
    SLICE_X10Y105        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.974 r  A0_0_1/out_reg[6]_i_41__0/O
                         net (fo=1, routed)           0.000     3.974    A0_0_1/out_reg[6]_i_41__0_n_0
    SLICE_X10Y105        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.001 r  A0_0_1/out_reg[6]_i_15__0/O
                         net (fo=1, routed)           0.672     4.673    A0_0_1/out_reg[6]_i_15__0_n_0
    SLICE_X21Y98         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.852 r  A0_0_1/out[6]_i_4__0/O
                         net (fo=1, routed)           0.390     5.242    A0_0_1/out[6]_i_4__0_n_0
    SLICE_X21Y72         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     5.389 r  A0_0_1/out[6]_i_1__0/O
                         net (fo=3, routed)           0.673     6.062    A0_0_0/A0_0_1_read_data[6]
    SLICE_X15Y40         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     6.142 r  A0_0_0/out[6]_i_1__7/O
                         net (fo=1, routed)           0.022     6.164    A_sh_read0_0/D[6]
    SLICE_X15Y40         FDRE                                         r  A_sh_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X15Y40         FDRE                                         r  A_sh_read0_0/out_reg[6]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X15Y40         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 1.387ns (22.689%)  route 4.726ns (77.311%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.037     0.037    fsm17/clk
    SLICE_X19Y49         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=20, routed)          0.284     0.416    fsm17/fsm17_out[2]
    SLICE_X20Y49         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     0.583 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.195     0.778    fsm16/out_reg[0]_8
    SLICE_X21Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     0.957 f  fsm16/A_int0_0_0_write_en_INST_0_i_3/O
                         net (fo=1, routed)           0.106     1.063    fsm15/out_reg[0]_12
    SLICE_X22Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.103 f  fsm15/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=27, routed)          0.270     1.373    fsm13/out_reg[0]_2
    SLICE_X20Y48         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     1.471 f  fsm13/A_int0_0_0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.349     1.820    fsm12/out_reg[0]_15
    SLICE_X17Y44         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.882 f  fsm12/out[0]_i_2__4/O
                         net (fo=11, routed)          0.111     1.993    fsm12/out_reg[0]_2
    SLICE_X17Y42         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     2.055 r  fsm12/out[31]_i_3__0/O
                         net (fo=49, routed)          0.857     2.912    r2/mem_reg[7][1][3][31]
    SLICE_X15Y90         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.028 r  r2/mem[7][5][0][31]_i_3/O
                         net (fo=144, routed)         0.639     3.667    A0_0_1/out_reg[31]_i_47__0_1
    SLICE_X14Y105        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     3.767 r  A0_0_1/out[24]_i_92__0/O
                         net (fo=1, routed)           0.018     3.785    A0_0_1/out[24]_i_92__0_n_0
    SLICE_X14Y105        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.865 r  A0_0_1/out_reg[24]_i_41__0/O
                         net (fo=1, routed)           0.000     3.865    A0_0_1/out_reg[24]_i_41__0_n_0
    SLICE_X14Y105        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.893 r  A0_0_1/out_reg[24]_i_15__0/O
                         net (fo=1, routed)           0.623     4.516    A0_0_1/out_reg[24]_i_15__0_n_0
    SLICE_X20Y104        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     4.667 r  A0_0_1/out[24]_i_4__0/O
                         net (fo=1, routed)           0.510     5.177    A0_0_1/out[24]_i_4__0_n_0
    SLICE_X20Y78         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     5.239 r  A0_0_1/out[24]_i_1__0/O
                         net (fo=3, routed)           0.682     5.921    A0_0_0/A0_0_1_read_data[24]
    SLICE_X16Y40         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     6.068 r  A0_0_0/out[24]_i_1__7/O
                         net (fo=1, routed)           0.082     6.150    A_sh_read0_0/D[24]
    SLICE_X16Y40         FDRE                                         r  A_sh_read0_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X16Y40         FDRE                                         r  A_sh_read0_0/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y40         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 cond_stored11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.375ns (22.511%)  route 4.733ns (77.489%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.037     0.037    cond_stored11/clk
    SLICE_X20Y47         FDRE                                         r  cond_stored11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  cond_stored11/out_reg[0]/Q
                         net (fo=5, routed)           0.376     0.509    fsm10/cond_stored11_out
    SLICE_X18Y47         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     0.704 r  fsm10/out[3]_i_9__0/O
                         net (fo=3, routed)           0.157     0.861    fsm11/done_reg_0
    SLICE_X18Y49         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147     1.008 r  fsm11/out[3]_i_7__5/O
                         net (fo=12, routed)          0.252     1.260    fsm10/out_reg[2]_0
    SLICE_X18Y46         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     1.373 r  fsm10/out[1]_i_3__7/O
                         net (fo=13, routed)          0.114     1.487    fsm9/out_reg[0]_12
    SLICE_X18Y44         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.525 r  fsm9/mem[7][7][0][31]_i_10__0/O
                         net (fo=140, routed)         0.451     1.976    fsm9/out_reg[1]_2
    SLICE_X19Y57         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     2.076 r  fsm9/mem[2][2][0][31]_i_2/O
                         net (fo=99, routed)          0.779     2.855    r2/mem_reg[3][1][2][31]
    SLICE_X15Y91         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.002 r  r2/mem[7][7][0][31]_i_7__0/O
                         net (fo=144, routed)         0.740     3.742    A0_0_1/out_reg[31]_i_45__0_0
    SLICE_X12Y98         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     3.916 r  A0_0_1/out[12]_i_86__0/O
                         net (fo=1, routed)           0.010     3.926    A0_0_1/out[12]_i_86__0_n_0
    SLICE_X12Y98         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.001 r  A0_0_1/out_reg[12]_i_38__0/O
                         net (fo=1, routed)           0.000     4.001    A0_0_1/out_reg[12]_i_38__0_n_0
    SLICE_X12Y98         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     4.028 r  A0_0_1/out_reg[12]_i_14__0/O
                         net (fo=1, routed)           0.686     4.714    A0_0_1/out_reg[12]_i_14__0_n_0
    SLICE_X16Y105        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     4.814 r  A0_0_1/out[12]_i_4__0/O
                         net (fo=1, routed)           0.453     5.267    A0_0_1/out[12]_i_4__0_n_0
    SLICE_X17Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     5.331 r  A0_0_1/out[12]_i_1__0/O
                         net (fo=3, routed)           0.657     5.988    A0_0_0/A0_0_1_read_data[12]
    SLICE_X18Y39         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.087 r  A0_0_0/out[12]_i_1__7/O
                         net (fo=1, routed)           0.058     6.145    A_sh_read0_0/D[12]
    SLICE_X18Y39         FDRE                                         r  A_sh_read0_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X18Y39         FDRE                                         r  A_sh_read0_0/out_reg[12]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y39         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.406ns (23.030%)  route 4.699ns (76.970%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.037     0.037    fsm17/clk
    SLICE_X19Y49         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=20, routed)          0.299     0.431    fsm17/fsm17_out[2]
    SLICE_X20Y47         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     0.567 r  fsm17/out[0]_i_2__23/O
                         net (fo=7, routed)           0.189     0.756    fsm1/mem[7][7][0][31]_i_15__0_0
    SLICE_X22Y46         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     0.905 r  fsm1/A_int0_0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.163     1.068    fsm0/out_reg[0]_8
    SLICE_X23Y44         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.166 f  fsm0/out[1]_i_3__4/O
                         net (fo=9, routed)           0.235     1.401    fsm/out_reg[0]_8
    SLICE_X20Y46         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     1.548 r  fsm/out[0]_i_2__19/O
                         net (fo=4, routed)           0.060     1.608    fsm/out_reg[0]_5
    SLICE_X20Y46         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.708 f  fsm/mem[7][7][0][31]_i_11__0/O
                         net (fo=5, routed)           0.140     1.848    fsm9/done_reg
    SLICE_X19Y46         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     1.974 f  fsm9/mem[7][7][1][31]_i_3__0/O
                         net (fo=102, routed)         0.484     2.458    r2/mem_reg[7][7][1][31]
    SLICE_X16Y55         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     2.575 r  r2/mem[7][7][0][31]_i_4__0/O
                         net (fo=1280, routed)        1.406     3.981    A0_0_1/out_reg[0]_i_14__0_0
    SLICE_X34Y109        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.092     4.073 r  A0_0_1/out_reg[25]_i_34__0/O
                         net (fo=1, routed)           0.000     4.073    A0_0_1/out_reg[25]_i_34__0_n_0
    SLICE_X34Y109        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.103 r  A0_0_1/out_reg[25]_i_12__0/O
                         net (fo=1, routed)           0.584     4.687    A0_0_1/out_reg[25]_i_12__0_n_0
    SLICE_X24Y97         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.787 r  A0_0_1/out[25]_i_3__0/O
                         net (fo=1, routed)           0.440     5.227    A0_0_1/out[25]_i_3__0_n_0
    SLICE_X19Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.327 r  A0_0_1/out[25]_i_1__0/O
                         net (fo=3, routed)           0.641     5.968    A0_0_0/A0_0_1_read_data[25]
    SLICE_X17Y40         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     6.084 r  A0_0_0/out[25]_i_1__7/O
                         net (fo=1, routed)           0.058     6.142    A_sh_read0_0/D[25]
    SLICE_X17Y40         FDRE                                         r  A_sh_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X17Y40         FDRE                                         r  A_sh_read0_0/out_reg[25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y40         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.367ns (22.502%)  route 4.708ns (77.498%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.037     0.037    fsm17/clk
    SLICE_X19Y49         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=20, routed)          0.284     0.416    fsm17/fsm17_out[2]
    SLICE_X20Y49         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.167     0.583 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.195     0.778    fsm16/out_reg[0]_8
    SLICE_X21Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     0.957 f  fsm16/A_int0_0_0_write_en_INST_0_i_3/O
                         net (fo=1, routed)           0.106     1.063    fsm15/out_reg[0]_12
    SLICE_X22Y49         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.103 f  fsm15/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=27, routed)          0.270     1.373    fsm13/out_reg[0]_2
    SLICE_X20Y48         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     1.471 f  fsm13/A_int0_0_0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.349     1.820    fsm12/out_reg[0]_15
    SLICE_X17Y44         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.882 f  fsm12/out[0]_i_2__4/O
                         net (fo=11, routed)          0.111     1.993    fsm12/out_reg[0]_2
    SLICE_X17Y42         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     2.055 r  fsm12/out[31]_i_3__0/O
                         net (fo=49, routed)          0.857     2.912    r2/mem_reg[7][1][3][31]
    SLICE_X15Y90         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.028 r  r2/mem[7][5][0][31]_i_3/O
                         net (fo=144, routed)         0.733     3.761    A0_0_1/out_reg[31]_i_47__0_1
    SLICE_X11Y108        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     3.876 r  A0_0_1/out[29]_i_92__0/O
                         net (fo=1, routed)           0.010     3.886    A0_0_1/out[29]_i_92__0_n_0
    SLICE_X11Y108        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.961 r  A0_0_1/out_reg[29]_i_41__0/O
                         net (fo=1, routed)           0.000     3.961    A0_0_1/out_reg[29]_i_41__0_n_0
    SLICE_X11Y108        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.988 r  A0_0_1/out_reg[29]_i_15__0/O
                         net (fo=1, routed)           0.720     4.708    A0_0_1/out_reg[29]_i_15__0_n_0
    SLICE_X17Y98         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.857 r  A0_0_1/out[29]_i_4__0/O
                         net (fo=1, routed)           0.348     5.205    A0_0_1/out[29]_i_4__0_n_0
    SLICE_X17Y82         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     5.269 r  A0_0_1/out[29]_i_1__0/O
                         net (fo=3, routed)           0.703     5.972    A0_0_0/A0_0_1_read_data[29]
    SLICE_X18Y38         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     6.090 r  A0_0_0/out[29]_i_1__7/O
                         net (fo=1, routed)           0.022     6.112    A_sh_read0_0/D[29]
    SLICE_X18Y38         FDRE                                         r  A_sh_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X18Y38         FDRE                                         r  A_sh_read0_0/out_reg[29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y38         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  0.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 s1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm8/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.013     0.013    s1/clk
    SLICE_X22Y43         FDRE                                         r  s1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  s1/done_reg/Q
                         net (fo=4, routed)           0.025     0.077    fsm8/s1_done
    SLICE_X22Y43         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.092 r  fsm8/out[1]_i_1__20/O
                         net (fo=2, routed)           0.015     0.107    fsm8/fsm8_in[1]
    SLICE_X22Y43         FDRE                                         r  fsm8/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.019     0.019    fsm8/clk
    SLICE_X22Y43         FDRE                                         r  fsm8/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y43         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    fsm8/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed21/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed21/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    cond_computed21/clk
    SLICE_X21Y51         FDRE                                         r  cond_computed21/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed21/out_reg[0]/Q
                         net (fo=5, routed)           0.025     0.076    fsm16/cond_computed21_out
    SLICE_X21Y51         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.090 r  fsm16/out[0]_i_1__122/O
                         net (fo=1, routed)           0.016     0.106    cond_computed21/out_reg[0]_0
    SLICE_X21Y51         FDRE                                         r  cond_computed21/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    cond_computed21/clk
    SLICE_X21Y51         FDRE                                         r  cond_computed21/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y51         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed21/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg18/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg18/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    par_done_reg18/clk
    SLICE_X25Y53         FDRE                                         r  par_done_reg18/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg18/out_reg[0]/Q
                         net (fo=7, routed)           0.025     0.076    fsm4/par_done_reg18_out
    SLICE_X25Y53         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.091 r  fsm4/out[0]_i_1__73/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg18/out_reg[0]_0
    SLICE_X25Y53         FDRE                                         r  par_done_reg18/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    par_done_reg18/clk
    SLICE_X25Y53         FDRE                                         r  par_done_reg18/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y53         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg18/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    cond_stored0/clk
    SLICE_X21Y46         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored0/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    done_reg0/cond_stored0_out
    SLICE_X21Y46         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  done_reg0/out[0]_i_1__33/O
                         net (fo=1, routed)           0.016     0.108    cond_stored0/out_reg[0]_2
    SLICE_X21Y46         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    cond_stored0/clk
    SLICE_X21Y46         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y46         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg21/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg21/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    done_reg21/clk
    SLICE_X21Y51         FDRE                                         r  done_reg21/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg21/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.078    sum_sh_read0_0/done_reg21_out
    SLICE_X21Y51         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.093 r  sum_sh_read0_0/out[0]_i_1__124/O
                         net (fo=1, routed)           0.015     0.108    done_reg21/out_reg[0]_0
    SLICE_X21Y51         FDRE                                         r  done_reg21/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    done_reg21/clk
    SLICE_X21Y51         FDRE                                         r  done_reg21/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y51         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg21/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_10/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    bin_read2_0/clk
    SLICE_X25Y62         FDRE                                         r  bin_read2_0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read2_0/out_reg[2]/Q
                         net (fo=5, routed)           0.060     0.111    v_0_10/Q[2]
    SLICE_X25Y61         FDRE                                         r  v_0_10/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    v_0_10/clk
    SLICE_X25Y61         FDRE                                         r  v_0_10/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y61         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_10/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg18/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored18/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    done_reg18/clk
    SLICE_X23Y48         FDRE                                         r  done_reg18/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg18/out_reg[0]/Q
                         net (fo=7, routed)           0.028     0.079    done_reg18/done_reg18_out
    SLICE_X23Y48         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  done_reg18/out[0]_i_1__110/O
                         net (fo=1, routed)           0.017     0.110    cond_stored18/out_reg[0]_5
    SLICE_X23Y48         FDRE                                         r  cond_stored18/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    cond_stored18/clk
    SLICE_X23Y48         FDRE                                         r  cond_stored18/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y48         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored18/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored21/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored21/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    cond_stored21/clk
    SLICE_X21Y51         FDRE                                         r  cond_stored21/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored21/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    p0/cond_stored21_out
    SLICE_X21Y51         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  p0/out[0]_i_1__123/O
                         net (fo=1, routed)           0.017     0.110    cond_stored21/out_reg[0]_0
    SLICE_X21Y51         FDRE                                         r  cond_stored21/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    cond_stored21/clk
    SLICE_X21Y51         FDRE                                         r  cond_stored21/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y51         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored21/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    cond_stored6/clk
    SLICE_X22Y45         FDRE                                         r  cond_stored6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  cond_stored6/out_reg[0]/Q
                         net (fo=7, routed)           0.028     0.079    fsm2/cond_stored6_out
    SLICE_X22Y45         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.093 r  fsm2/out[0]_i_1__137/O
                         net (fo=1, routed)           0.017     0.110    done_reg6/out_reg[0]_0
    SLICE_X22Y45         FDRE                                         r  done_reg6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    done_reg6/clk
    SLICE_X22Y45         FDRE                                         r  done_reg6/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y45         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg13/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    par_done_reg13/clk
    SLICE_X26Y41         FDRE                                         r  par_done_reg13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg13/out_reg[0]/Q
                         net (fo=5, routed)           0.029     0.080    par_reset3/par_done_reg13_out
    SLICE_X26Y41         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  par_reset3/out[0]_i_1__68/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg13/out_reg[0]_2
    SLICE_X26Y41         FDRE                                         r  par_done_reg13/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    par_done_reg13/clk
    SLICE_X26Y41         FDRE                                         r  par_done_reg13/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y41         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg13/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y63  sum0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y63  sum0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y63  sum0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y63  sum0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y63  sum0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y63  sum0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y63  sum0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y63  sum0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y63  sum0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y63  sum0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y63  sum0/mem_reg_0_3_13_13/SP/CLK



