"""Create and clean an isolated Jieli SDK staging tree."""

from __future__ import annotations

import os
import shutil
import subprocess
from pathlib import Path
from typing import Optional

from .board_config import (
    configure_ac79_devkit_memory, configure_ac79_log_uart, configure_ac792_devkit_memory,
    configure_ac792_log_uart, configure_full_stack_app_config, configure_full_stack_board,
    configure_service_uart,
)
from .chip_profiles import JIELI_CHIPS, PLATFORM_ROOT, resolve_chip
from .errors import BuildError

def link_directory(link: Path, target: Path) -> None:
    try:
        link.symlink_to(target, target_is_directory=True)
        return
    except OSError:
        if os.name != "nt":
            raise

    result = subprocess.run(
        ["cmd.exe", "/c", "mklink", "/J", str(link), str(target)],
        check=False,
        capture_output=True,
        text=True,
    )
    if result.returncode != 0:
        detail = (result.stderr or result.stdout).strip()
        raise OSError(result.returncode, f"cannot link {link} to {target}: {detail}")


def _ignore_cpu_build_outputs(directory: str, names: list[str]) -> set[str]:
    generated = {
        "app.bin",
        "download.bat",
        "download.sh",
        "isd_config.ini",
        "isd_config_loader.ini",
        "jl_isd.fw",
        "jl_isd.ufw",
        "sdk.elf",
        "sdk.elf.objs.txt",
        "sdk.ld",
        "sdk.map",
        "sdk_used_list.used",
        "section.txt",
    }
    ignored = {name for name in names if name in generated or name.endswith((".bc", ".o", ".d"))}
    if Path(directory).parent.name == "cpu" and "liba" in names:
        ignored.add("liba")
    return ignored


def _ignore_demo_build_outputs(directory: str, names: list[str]) -> set[str]:
    return {
        name
        for name in names
        if name in {"objs", "dist", ".build", "section.txt"} or name.endswith((".o", ".d"))
    }


def stage_sdk_inputs(sdk_root: Path, build_root: Path, chip) -> Path:
    """Copy writable SDK paths and link SDK directories used only as inputs."""
    vendor_root = sdk_root / chip.sdk_source_relative
    source_root = build_root / chip.sdk_source_relative
    source_root.mkdir(parents=True, exist_ok=True)

    for name in ("include_lib", "lib", "tools"):
        source = vendor_root / name
        if not source.is_dir():
            raise BuildError(f"Jieli SDK input directory is missing: {source}")
        # The make/post-build flow reads these trees; generated artifacts are
        # written under cpu/<chip>/tools, which is part of the copied CPU tree.
        link_directory(source_root / name, source)

    vendor_cpu_root = vendor_root / "cpu" / chip.cpu
    staged_cpu_root = source_root / "cpu" / chip.cpu
    if not vendor_cpu_root.is_dir():
        raise BuildError(f"Jieli SDK CPU profile is missing: {vendor_cpu_root}")
    shutil.copytree(vendor_cpu_root, staged_cpu_root, ignore=_ignore_cpu_build_outputs)
    vendor_liba = vendor_cpu_root / "liba"
    if vendor_liba.is_dir():
        # The linker consumes the prebuilt archives without modifying them.
        link_directory(staged_cpu_root / "liba", vendor_liba)

    vendor_common = vendor_root / "apps" / "common"
    staged_apps = source_root / "apps"
    staged_common = staged_apps / "common"
    staged_common.mkdir(parents=True, exist_ok=True)
    for item in vendor_common.iterdir():
        destination = staged_common / item.name
        if item.name == "movable" and item.is_dir():
            # pre_build writes section.txt here, so keep this tree local.
            shutil.copytree(item, destination, ignore=_ignore_demo_build_outputs)
        elif item.is_dir():
            link_directory(destination, item)
        else:
            shutil.copy2(item, destination)

    demo_source = vendor_root / "apps" / "demo" / "demo_hello"
    shutil.copytree(demo_source, staged_apps / "demo" / "demo_hello", ignore=_ignore_demo_build_outputs)
    return source_root


def clean_staging_tree(staging_root: Path) -> None:
    """Remove only generated staging files, never files under the vendor SDK."""
    if staging_root.is_dir():
        shutil.rmtree(staging_root)


def read_adapter_sources(platform_root: Path, chip_name: str) -> list[str]:
    """Read the source manifest shared by CMake and the SDK Makefile bridge."""
    if chip_name not in JIELI_CHIPS:
        raise BuildError(f"unsupported Jieli chip '{chip_name}'")
    manifest = platform_root / "tuyaos" / "tuyaos_adapter" / "adapter_sources.txt"
    if not manifest.is_file():
        raise BuildError(f"Jieli adapter source manifest is missing: {manifest}")

    selected: list[str] = []
    seen: set[str] = set()
    for line_number, raw_line in enumerate(manifest.read_text(encoding="utf-8").splitlines(), 1):
        source = raw_line.partition("#")[0].strip().replace("\\", "/")
        if not source:
            continue
        path = Path(source)
        if path.is_absolute() or ".." in path.parts or not source.endswith(".c"):
            raise BuildError(f"invalid adapter source at {manifest}:{line_number}: {source}")
        if source in seen:
            raise BuildError(f"duplicate adapter source at {manifest}:{line_number}: {source}")
        seen.add(source)

        parts = path.parts
        if len(parts) >= 3 and parts[:2] == ("src", "chip"):
            if parts[2] not in ("common", chip_name):
                continue
        if not (manifest.parent / source).is_file():
            raise BuildError(f"adapter source does not exist at {manifest}:{line_number}: {source}")
        selected.append(source)

    if not selected:
        raise BuildError(f"Jieli adapter source manifest has no sources for {chip_name}: {manifest}")
    return selected


def _make_path(path: Path) -> str:
    """Render host paths in a form that survives Makefile shell expansion."""
    return path.as_posix()


def build_make_command(sdk_root: Path, tool_dir: Path, jobs: int = 1, chip=None) -> list[str]:
    if jobs < 1:
        raise ValueError("jobs must be at least 1")
    chip = chip or resolve_chip()
    board_dir = sdk_root / chip.sdk_source_relative / chip.board_build_relative
    elf_target = "../../../../../" + chip.elf_relative.as_posix()
    command = [
        "make",
        "-C",
        str(board_dir),
        f"TOOL_DIR={_make_path(tool_dir)}",
        f"-j{jobs}",
        "pre_build",
        elf_target,
    ]
    if os.name == "nt":
        command.insert(4, "LINK_AT=0")
    return command

def create_staging_tree(
    sdk_root: Path,
    staging_root: Path,
    tuyaopen_root: Path,
    header_dir: Optional[Path] = None,
    tuya_lib_dir: Optional[Path] = None,
    uart_log_port: int = 0,
    uart_log_baudrate: int = 115200,
    platform_root: Path = PLATFORM_ROOT,
    chip=None,
) -> Path:
    """Create a small overlay tree without modifying the vendor checkout."""
    if staging_root.exists():
        shutil.rmtree(staging_root)

    build_root = staging_root / "build"
    chip = chip or resolve_chip()
    vendor_root = sdk_root / chip.sdk_source_relative
    stage_sdk_inputs(sdk_root, build_root, chip)
    source_overlay_root = build_root / chip.sdk_source_relative
    apps_root = source_overlay_root / "apps"
    board_file = source_overlay_root / chip.board_build_relative / "board.c"
    app_config_file = source_overlay_root / "apps/demo/demo_hello/include/app_config.h"
    if chip.name == "wl82":
        configure_ac79_devkit_memory(app_config_file)
        configure_ac79_log_uart(board_file, uart_log_port, uart_log_baudrate)
        configure_service_uart(board_file)
    else:
        configure_ac792_log_uart(
            source_overlay_root / "apps/demo/demo_hello/board/wl83/board_demo.h",
            uart_log_port,
            uart_log_baudrate,
        )
    reference_board_file = (
        vendor_root / "apps/demo/demo_wifi_ext/board/wl83/board.c"
        if chip.name == "wl83"
        else None
    )
    configure_full_stack_board(board_file, reference_board_file)
    configure_full_stack_app_config(app_config_file)
    if chip.name == "wl83":
        configure_ac792_devkit_memory(
            source_overlay_root / "apps/demo/demo_hello/board/wl83/chip_cfg.h",
            source_overlay_root / "apps/demo/demo_hello/board/wl83/board_demo.h",
        )
    shutil.copytree(
        platform_root / "tuyaos" / "entry",
        source_overlay_root / "tuyaos" / "entry",
    )
    shutil.copytree(
        platform_root / "tuyaos/tuyaos_adapter",
        source_overlay_root / "tuyaos_adapter",
    )
    utilities_root = tuyaopen_root / "tools/porting/adapter/utilities"
    if utilities_root.is_dir():
        shutil.copytree(utilities_root, source_overlay_root / "tuya_utilities")

    makefile = source_overlay_root / chip.board_build_relative / "Makefile"
    content = makefile.read_text(encoding="utf-8")
    vendor_main = "../../../../../apps/demo/demo_hello/app_main.c"
    if vendor_main not in content:
        raise BuildError(f"Jieli demo Makefile has no app_main source: {makefile}")
    content = content.replace(vendor_main, "../../../../../tuyaos/entry/jieli_app_entry.c")
    extra_sources_list = [
        "../../../../../tuyaos_adapter/" + source
        for source in read_adapter_sources(platform_root, chip.name)
    ]
    extra_sources_list.extend(
        [
            "../../../../../tuya_utilities/src/tuya_hashmap.c",
            "../../../../../tuya_utilities/src/tuya_list.c",
            "../../../../../tuya_utilities/src/tuya_mem_heap.c",
            "../../../../../tuya_utilities/src/tuya_queue.c",
            "../../../../../tuya_utilities/src/tuya_ringbuf.c",
            "../../../../../tuya_utilities/src/tuya_smartpointer.c",
            "../../../../../tuya_utilities/src/tuya_tools.c",
        ]
    )
    extra_sources_list.extend(
        [
            "../../../../../apps/common/config/bt_profile_config.c",
            "../../../../../apps/common/config/log_config/app_config.c",
            "../../../../../apps/common/config/log_config/lib_btctrler_config.c",
            "../../../../../apps/common/config/log_config/lib_btstack_config.c",
            "../../../../../apps/common/net/assign_macaddr.c",
            "../../../../../apps/common/net/config_network.c",
            "../../../../../apps/common/net/platform_cfg.c",
            "../../../../../apps/common/net/wifi_conf.c",
        ]
    )
    source_lines = ["c_SRC_FILES += \\"]
    for index, source in enumerate(extra_sources_list):
        suffix = " \\" if index + 1 < len(extra_sources_list) else ""
        source_lines.append(f"    {source}{suffix}")
    extra_sources = "\n".join(source_lines) + "\n"
    marker = "c_OBJS    :="
    if marker not in content:
        raise BuildError(f"AC79 demo Makefile has no object list marker: {makefile}")
    content = content.replace(marker, extra_sources + "\n" + marker, 1)
    if chip.name == "wl82":
        # The AC791 Wi-Fi/BLE SDK libraries use the SDRAM linker layout, so
        # remove the demo template's no-SDRAM define in staging.
        content = content.replace("\t-DCONFIG_NO_SDRAM_ENABLE \\\n", "", 1)
    content += "\n"
    content += "INCLUDES += \\\n"
    content += "    -I../../../../../tuyaos_adapter/include \\\n"
    adapter_include = source_overlay_root / "tuyaos_adapter" / "include"
    for include_dir in sorted(path for path in adapter_include.iterdir() if path.is_dir()):
        content += f"    -I../../../../../tuyaos_adapter/include/{include_dir.name} \\\n"
    # tkl_init.h follows the shared TuyaOpen layout under init/include.
    content += "    -I../../../../../tuyaos_adapter/include/init/include \\\n"
    tuyaopen_root_make = _make_path(tuyaopen_root)
    content += f"    -I{tuyaopen_root_make}/tools/porting/adapter/system \\\n"
    content += f"    -I{tuyaopen_root_make}/tools/porting/adapter/uart \\\n"
    content += f"    -I{tuyaopen_root_make}/tools/porting/adapter/init/include \\\n"
    content += f"    -I{tuyaopen_root_make}/tools/porting/adapter/utilities/include \\\n"
    content += f"    -I{tuyaopen_root_make}/tools/porting/adapter/flash \\\n"
    content += f"    -I{tuyaopen_root_make}/tools/porting/adapter/network \\\n"
    content += f"    -I{tuyaopen_root_make}/tools/porting/adapter/wifi \\\n"
    content += f"    -I{tuyaopen_root_make}/tools/porting/adapter/bluetooth \\\n"
    content += f"    -I{tuyaopen_root_make}/tools/porting/adapter/timer \\\n"
    content += f"    -I{tuyaopen_root_make}/tools/porting/adapter/security \\\n"
    content += "    -I../../../../../apps/common/include \\\n"
    content += "    -I../../../../../apps/common/config/include \\\n"
    content += "    -I../../../../../include_lib/btstack \\\n"
    content += "    -I../../../../../include_lib/btstack/le \\\n"
    content += "    -I../../../../../include_lib/btctrler \\\n"
    content += f"    -I../../../../../include_lib/btctrler/port/{chip.cpu} \\\n"
    content += f"    -I{tuyaopen_root_make}/src/common/include\n"
    content += "INCLUDES += \\\n"
    content += "    -I../../../../../include_lib/driver/device \\\n"
    content += f"    -I../../../../../include_lib/driver/cpu/{chip.cpu} \\\n"
    content += "    -I../../../../../include_lib/net/lwip_2_2_0 \\\n"
    content += "    -I../../../../../include_lib/net/lwip_2_2_0/lwip/src/include \\\n"
    content += "    -I../../../../../include_lib/net/lwip_2_2_0/lwip/src/include/compat \\\n"
    content += "    -I../../../../../include_lib/net/lwip_2_2_0/lwip/port \\\n"
    content += "    -I../../../../../include_lib/system \\\n"
    content += "    -I../../../../../include_lib/system/generic \\\n"
    content += "    -I../../../../../include_lib/net \\\n"
    content += "    -I../../../../../include_lib/utils \\\n"
    content += "    -I../../../../../include_lib/utils/syscfg \\\n"
    content += "    -I../../../../../include_lib/utils/event \\\n"
    content += "    -I../../../../../include_lib\n"
    content += "INCLUDES += -I../../../../../include_lib/net\n"
    selected_chip_define = "JIELI_SELECTED_CHIP_WL83" if chip.name == "wl83" else "JIELI_SELECTED_CHIP_WL82"
    content += f"DEFINES += -D{selected_chip_define}=1\n"
    content += "CFLAGS += -include stdbool.h -DBOOL_DEFINE_CONFLICT\n"
    content += "DEFINES += -DCONFIG_NET_ENABLE=1 -DCONFIG_BT_ENABLE=1 -DCONFIG_TWS_ENABLE -DCONFIG_BTCTRLER_TASK_DEL_ENABLE -DCONFIG_LMP_CONN_SUSPEND_ENABLE -DCONFIG_LMP_REFRESH_ENCRYPTION_KEY_ENABLE\n"
    if tuya_lib_dir is None:
        raise BuildError("TuyaOpen library directory is required for the Jieli image")
    content += "LFLAGS += \\\n"
    # The vendor LTO used-symbol list does not reference wlc_main when
    # Wi-Fi is entered through the Tuya TKL layer. Force-retain the
    # vendor entry point so cpu.a[wlc.c.o] is extracted by the linker.
    content += "    -u wlc_main \\\n"
    tuya_lib_dir_make = _make_path(tuya_lib_dir)
    content += f"    --start-group {tuya_lib_dir_make}/libtuyaapp.a {tuya_lib_dir_make}/libtuyaos.a \\\n"
    # AC791's vendor Makefile links cpu.a/system.a before this Tuya
    # library group. BLE/Wi-Fi archives introduce provider references
    # later, so repeat those archives inside the group for a rescan.
    liba = f"../../../../../cpu/{chip.cpu}/liba"
    libraries = (
        "cpu.a", "system.a", "hsm.a", "event.a", "common_lib.a",
        "wpasupplicant.a", "http_cli.a", "https_cli.a", "json.a",
        "libmbedtls_3_4_0.a", "lwip_2_2_0.a", "wl_wifi_sta.a",
        "net_server.a", "wl_rf_common.a", "btctrler.a", "btstack.a",
        "crypto_toolbox_Osize.a", "lib_ccm_aes.a",
    )
    if chip.name == "wl83":
        # AC792's WPA/SAE archives delegate crypto primitives to this
        # provider; AC791's equivalent implementation is bundled in its
        # wpasupplicant archive.
        libraries += ("libcrypto_mbedtls.a",)
    for library in libraries:
        content += f"    {liba}/{library} \\\n"
    content += "    --end-group\n"
    if header_dir is not None:
        content += f"INCLUDES += -I{_make_path(header_dir)}\n"
    makefile.write_text(content, encoding="utf-8")
    return build_root
