Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Dec  1 18:38:53 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file uart_receiver_timing_summary_routed.rpt -pb uart_receiver_timing_summary_routed.pb -rpx uart_receiver_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_receiver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.894        0.000                      0                   73        0.158        0.000                      0                   73        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.894        0.000                      0                   73        0.158        0.000                      0                   73        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.922ns (46.810%)  route 2.184ns (53.190%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.704     5.306    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  baud_controller_rx_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.869     6.632    baud_controller_rx_inst/counter_reg[5]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=1, routed)           0.633     7.389    baud_controller_rx_inst/counter[5]_i_5_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.513 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=38, routed)          0.682     8.194    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.124     8.318 r  baud_controller_rx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.318    baud_controller_rx_inst/counter[0]_i_9_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.078 r  baud_controller_rx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.078    baud_controller_rx_inst/counter_reg[8]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.412 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.412    baud_controller_rx_inst/counter_reg[12]_i_1_n_6
    SLICE_X3Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.582    15.004    baud_controller_rx_inst/CLK
    SLICE_X3Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y116         FDCE (Setup_fdce_C_D)        0.062    15.306    baud_controller_rx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.827ns (45.551%)  route 2.184ns (54.449%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.704     5.306    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  baud_controller_rx_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.869     6.632    baud_controller_rx_inst/counter_reg[5]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=1, routed)           0.633     7.389    baud_controller_rx_inst/counter[5]_i_5_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.513 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=38, routed)          0.682     8.194    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.124     8.318 r  baud_controller_rx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.318    baud_controller_rx_inst/counter[0]_i_9_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.078 r  baud_controller_rx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.078    baud_controller_rx_inst/counter_reg[8]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.317 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.317    baud_controller_rx_inst/counter_reg[12]_i_1_n_5
    SLICE_X3Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.582    15.004    baud_controller_rx_inst/CLK
    SLICE_X3Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y116         FDCE (Setup_fdce_C_D)        0.062    15.306    baud_controller_rx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.811ns (45.332%)  route 2.184ns (54.668%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.704     5.306    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  baud_controller_rx_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.869     6.632    baud_controller_rx_inst/counter_reg[5]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=1, routed)           0.633     7.389    baud_controller_rx_inst/counter[5]_i_5_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.513 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=38, routed)          0.682     8.194    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.124     8.318 r  baud_controller_rx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.318    baud_controller_rx_inst/counter[0]_i_9_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.078 r  baud_controller_rx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.078    baud_controller_rx_inst/counter_reg[8]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.301 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.301    baud_controller_rx_inst/counter_reg[12]_i_1_n_7
    SLICE_X3Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.582    15.004    baud_controller_rx_inst/CLK
    SLICE_X3Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y116         FDCE (Setup_fdce_C_D)        0.062    15.306    baud_controller_rx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.808ns (45.291%)  route 2.184ns (54.709%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.704     5.306    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  baud_controller_rx_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.869     6.632    baud_controller_rx_inst/counter_reg[5]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=1, routed)           0.633     7.389    baud_controller_rx_inst/counter[5]_i_5_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.513 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=38, routed)          0.682     8.194    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.124     8.318 r  baud_controller_rx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.318    baud_controller_rx_inst/counter[0]_i_9_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.298 r  baud_controller_rx_inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.298    baud_controller_rx_inst/counter_reg[8]_i_1_n_6
    SLICE_X3Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.583    15.005    baud_controller_rx_inst/CLK
    SLICE_X3Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[9]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDCE (Setup_fdce_C_D)        0.062    15.307    baud_controller_rx_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.787ns (45.002%)  route 2.184ns (54.998%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.704     5.306    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  baud_controller_rx_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.869     6.632    baud_controller_rx_inst/counter_reg[5]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=1, routed)           0.633     7.389    baud_controller_rx_inst/counter[5]_i_5_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.513 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=38, routed)          0.682     8.194    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.124     8.318 r  baud_controller_rx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.318    baud_controller_rx_inst/counter[0]_i_9_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.277 r  baud_controller_rx_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.277    baud_controller_rx_inst/counter_reg[8]_i_1_n_4
    SLICE_X3Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.583    15.005    baud_controller_rx_inst/CLK
    SLICE_X3Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDCE (Setup_fdce_C_D)        0.062    15.307    baud_controller_rx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.713ns (43.958%)  route 2.184ns (56.042%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.704     5.306    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  baud_controller_rx_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.869     6.632    baud_controller_rx_inst/counter_reg[5]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=1, routed)           0.633     7.389    baud_controller_rx_inst/counter[5]_i_5_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.513 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=38, routed)          0.682     8.194    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.124     8.318 r  baud_controller_rx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.318    baud_controller_rx_inst/counter[0]_i_9_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.203 r  baud_controller_rx_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.203    baud_controller_rx_inst/counter_reg[8]_i_1_n_5
    SLICE_X3Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.583    15.005    baud_controller_rx_inst/CLK
    SLICE_X3Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[10]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDCE (Setup_fdce_C_D)        0.062    15.307    baud_controller_rx_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.697ns (43.727%)  route 2.184ns (56.273%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.704     5.306    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  baud_controller_rx_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.869     6.632    baud_controller_rx_inst/counter_reg[5]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=1, routed)           0.633     7.389    baud_controller_rx_inst/counter[5]_i_5_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.513 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=38, routed)          0.682     8.194    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.124     8.318 r  baud_controller_rx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.318    baud_controller_rx_inst/counter[0]_i_9_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.187 r  baud_controller_rx_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.187    baud_controller_rx_inst/counter_reg[8]_i_1_n_7
    SLICE_X3Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.583    15.005    baud_controller_rx_inst/CLK
    SLICE_X3Y115         FDCE                                         r  baud_controller_rx_inst/counter_reg[8]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDCE (Setup_fdce_C_D)        0.062    15.307    baud_controller_rx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.694ns (43.683%)  route 2.184ns (56.317%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.704     5.306    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  baud_controller_rx_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.869     6.632    baud_controller_rx_inst/counter_reg[5]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=1, routed)           0.633     7.389    baud_controller_rx_inst/counter[5]_i_5_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.513 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=38, routed)          0.682     8.194    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.124     8.318 r  baud_controller_rx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.318    baud_controller_rx_inst/counter[0]_i_9_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.184 r  baud_controller_rx_inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.184    baud_controller_rx_inst/counter_reg[4]_i_1_n_6
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.584    15.006    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X3Y114         FDCE (Setup_fdce_C_D)        0.062    15.333    baud_controller_rx_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.673ns (43.376%)  route 2.184ns (56.624%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.704     5.306    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  baud_controller_rx_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.869     6.632    baud_controller_rx_inst/counter_reg[5]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=1, routed)           0.633     7.389    baud_controller_rx_inst/counter[5]_i_5_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.513 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=38, routed)          0.682     8.194    baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.124     8.318 r  baud_controller_rx_inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.318    baud_controller_rx_inst/counter[0]_i_9_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.163 r  baud_controller_rx_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.163    baud_controller_rx_inst/counter_reg[4]_i_1_n_4
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.584    15.006    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[7]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X3Y114         FDCE (Setup_fdce_C_D)        0.062    15.333    baud_controller_rx_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_stages_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.828ns (23.224%)  route 2.737ns (76.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.704     5.306    baud_controller_rx_inst/CLK
    SLICE_X3Y114         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  baud_controller_rx_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.869     6.632    baud_controller_rx_inst/counter_reg[5]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=1, routed)           0.633     7.389    baud_controller_rx_inst/counter[5]_i_5_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.513 r  baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=38, routed)          0.582     8.094    receive_module_inst/receiver_baud_inst/Rx_sample_ENABLE
    SLICE_X4Y114         LUT4 (Prop_lut4_I1_O)        0.124     8.218 r  receive_module_inst/receiver_baud_inst/data[7]_i_1/O
                         net (fo=8, routed)           0.653     8.872    receive_module_inst/receiver_stages_inst/data_reg[0]_0[0]
    SLICE_X1Y112         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.585    15.007    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X1Y112         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[6]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Setup_fdce_C_CE)      -0.205    15.042    receive_module_inst/receiver_stages_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  6.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_baud_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_baud_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.512    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X4Y115         FDRE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  receive_module_inst/receiver_baud_inst/counter_reg[4]/Q
                         net (fo=4, routed)           0.076     1.729    receive_module_inst/receiver_baud_inst/counter_reg_n_0_[4]
    SLICE_X5Y115         LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  receive_module_inst/receiver_baud_inst/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.774    receive_module_inst/receiver_baud_inst/counter0[5]
    SLICE_X5Y115         FDRE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     2.027    receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y115         FDRE                                         r  receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.091     1.616    receive_module_inst/receiver_baud_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 receive_module_inst/check_incomming_mes_inst/baud_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_stages_inst/stages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.191%)  route 0.139ns (42.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.513    receive_module_inst/check_incomming_mes_inst/CLK
    SLICE_X1Y114         FDCE                                         r  receive_module_inst/check_incomming_mes_inst/baud_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receive_module_inst/check_incomming_mes_inst/baud_enable_reg/Q
                         net (fo=11, routed)          0.139     1.794    receive_module_inst/receiver_stages_inst/baud_enable
    SLICE_X2Y114         LUT3 (Prop_lut3_I0_O)        0.045     1.839 r  receive_module_inst/receiver_stages_inst/stages[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    receive_module_inst/receiver_stages_inst/p_0_in[1]
    SLICE_X2Y114         FDCE                                         r  receive_module_inst/receiver_stages_inst/stages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     2.031    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X2Y114         FDCE                                         r  receive_module_inst/receiver_stages_inst/stages_reg[1]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y114         FDCE (Hold_fdce_C_D)         0.121     1.649    receive_module_inst/receiver_stages_inst/stages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_stages_inst/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_flags_inst/Rx_DATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.354%)  route 0.117ns (38.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.596     1.515    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X1Y111         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  receive_module_inst/receiver_stages_inst/data_reg[2]/Q
                         net (fo=9, routed)           0.117     1.774    receive_module_inst/receiver_stages_inst/data[2]
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.045     1.819 r  receive_module_inst/receiver_stages_inst/Rx_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    receive_module_inst/receiver_flags_inst/D[2]
    SLICE_X0Y111         FDCE                                         r  receive_module_inst/receiver_flags_inst/Rx_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    receive_module_inst/receiver_flags_inst/CLK
    SLICE_X0Y111         FDCE                                         r  receive_module_inst/receiver_flags_inst/Rx_DATA_reg[2]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.091     1.619    receive_module_inst/receiver_flags_inst/Rx_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_stages_inst/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_stages_inst/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.500%)  route 0.143ns (43.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.513    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X0Y113         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receive_module_inst/receiver_stages_inst/data_reg[7]/Q
                         net (fo=5, routed)           0.143     1.798    receive_module_inst/receiver_stages_inst/data[7]
    SLICE_X0Y113         LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  receive_module_inst/receiver_stages_inst/data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.843    receive_module_inst/receiver_stages_inst/data_0[7]
    SLICE_X0Y113         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     2.031    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X0Y113         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[7]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.092     1.605    receive_module_inst/receiver_stages_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_stages_inst/stages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_stages_inst/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.023%)  route 0.164ns (43.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.513    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X2Y114         FDCE                                         r  receive_module_inst/receiver_stages_inst/stages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  receive_module_inst/receiver_stages_inst/stages_reg[1]/Q
                         net (fo=24, routed)          0.164     1.841    receive_module_inst/receiver_stages_inst/stages[1]
    SLICE_X2Y113         LUT6 (Prop_lut6_I1_O)        0.045     1.886 r  receive_module_inst/receiver_stages_inst/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    receive_module_inst/receiver_stages_inst/data_0[4]
    SLICE_X2Y113         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     2.031    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X2Y113         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[4]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y113         FDCE (Hold_fdce_C_D)         0.120     1.648    receive_module_inst/receiver_stages_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_stages_inst/stages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_flags_inst/Rx_PERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.472%)  route 0.182ns (46.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.513    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X2Y114         FDCE                                         r  receive_module_inst/receiver_stages_inst/stages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  receive_module_inst/receiver_stages_inst/stages_reg[0]/Q
                         net (fo=25, routed)          0.182     1.859    receive_module_inst/receiver_stages_inst/Q[0]
    SLICE_X2Y112         LUT6 (Prop_lut6_I1_O)        0.045     1.904 r  receive_module_inst/receiver_stages_inst/Rx_PERROR_i_1/O
                         net (fo=1, routed)           0.000     1.904    receive_module_inst/receiver_flags_inst/Rx_PERROR_reg_0
    SLICE_X2Y112         FDCE                                         r  receive_module_inst/receiver_flags_inst/Rx_PERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.867     2.032    receive_module_inst/receiver_flags_inst/CLK
    SLICE_X2Y112         FDCE                                         r  receive_module_inst/receiver_flags_inst/Rx_PERROR_reg/C
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.121     1.650    receive_module_inst/receiver_flags_inst/Rx_PERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.372%)  route 0.079ns (21.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.512    baud_controller_rx_inst/CLK
    SLICE_X3Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.079     1.733    baud_controller_rx_inst/counter_reg[13]
    SLICE_X3Y116         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.879 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    baud_controller_rx_inst/counter_reg[12]_i_1_n_5
    SLICE_X3Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     2.029    baud_controller_rx_inst/CLK
    SLICE_X3Y116         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X3Y116         FDCE (Hold_fdce_C_D)         0.105     1.617    baud_controller_rx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_stages_inst/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_stages_inst/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.596     1.515    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X2Y111         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  receive_module_inst/receiver_stages_inst/data_reg[0]/Q
                         net (fo=3, routed)           0.187     1.867    receive_module_inst/receiver_stages_inst/data[0]
    SLICE_X2Y111         LUT5 (Prop_lut5_I4_O)        0.043     1.910 r  receive_module_inst/receiver_stages_inst/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    receive_module_inst/receiver_stages_inst/data_0[0]
    SLICE_X2Y111         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X2Y111         FDCE                                         r  receive_module_inst/receiver_stages_inst/data_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y111         FDCE (Hold_fdce_C_D)         0.133     1.648    receive_module_inst/receiver_stages_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_stages_inst/FERROR_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_stages_inst/FERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.513    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X1Y113         FDCE                                         r  receive_module_inst/receiver_stages_inst/FERROR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receive_module_inst/receiver_stages_inst/FERROR_reg/Q
                         net (fo=2, routed)           0.167     1.822    receive_module_inst/receiver_stages_inst/FERROR
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  receive_module_inst/receiver_stages_inst/FERROR_i_1/O
                         net (fo=1, routed)           0.000     1.867    receive_module_inst/receiver_stages_inst/FERROR_i_1_n_0
    SLICE_X1Y113         FDCE                                         r  receive_module_inst/receiver_stages_inst/FERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     2.031    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X1Y113         FDCE                                         r  receive_module_inst/receiver_stages_inst/FERROR_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.091     1.604    receive_module_inst/receiver_stages_inst/FERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 receive_module_inst/receiver_stages_inst/FERROR_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/receiver_flags_inst/Rx_FERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.513    receive_module_inst/receiver_stages_inst/CLK
    SLICE_X1Y113         FDCE                                         r  receive_module_inst/receiver_stages_inst/FERROR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receive_module_inst/receiver_stages_inst/FERROR_reg/Q
                         net (fo=2, routed)           0.169     1.824    receive_module_inst/receiver_stages_inst/FERROR
    SLICE_X1Y113         LUT6 (Prop_lut6_I0_O)        0.045     1.869 r  receive_module_inst/receiver_stages_inst/Rx_FERROR_i_1/O
                         net (fo=1, routed)           0.000     1.869    receive_module_inst/receiver_flags_inst/Rx_FERROR_reg_0
    SLICE_X1Y113         FDCE                                         r  receive_module_inst/receiver_flags_inst/Rx_FERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     2.031    receive_module_inst/receiver_flags_inst/CLK
    SLICE_X1Y113         FDCE                                         r  receive_module_inst/receiver_flags_inst/Rx_FERROR_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.092     1.605    receive_module_inst/receiver_flags_inst/Rx_FERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    baud_controller_rx_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y115    baud_controller_rx_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y115    baud_controller_rx_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y116    baud_controller_rx_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y116    baud_controller_rx_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y116    baud_controller_rx_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    baud_controller_rx_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    baud_controller_rx_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    baud_controller_rx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    baud_controller_rx_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    baud_controller_rx_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    baud_controller_rx_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    baud_controller_rx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    baud_controller_rx_inst/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    baud_controller_rx_inst/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    baud_controller_rx_inst/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    baud_controller_rx_inst/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    receive_module_inst/check_incomming_mes_inst/baud_enable_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    receive_module_inst/receiver_baud_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    receive_module_inst/receiver_flags_inst/Rx_DATA_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    receive_module_inst/receiver_flags_inst/Rx_DATA_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    receive_module_inst/receiver_flags_inst/Rx_PERROR_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    receive_module_inst/receiver_flags_inst/Rx_VALID_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    receive_module_inst/receiver_stages_inst/PERROR_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    receive_module_inst/receiver_stages_inst/data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115    baud_controller_rx_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115    baud_controller_rx_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115    baud_controller_rx_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115    baud_controller_rx_inst/counter_reg[11]/C



