
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.412992                       # Number of seconds simulated
sim_ticks                                412992161500                       # Number of ticks simulated
final_tick                               1119058962000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138510                       # Simulator instruction rate (inst/s)
host_op_rate                                   146945                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28601841                       # Simulator tick rate (ticks/s)
host_mem_usage                                2248324                       # Number of bytes of host memory used
host_seconds                                 14439.36                       # Real time elapsed on the host
sim_insts                                  2000000006                       # Number of instructions simulated
sim_ops                                    2121795553                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        86784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     24985664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25072448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        86784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8890944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8890944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       390401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              391757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        138921                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             138921                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       210135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     60499124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60709259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       210135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           210135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21528118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21528118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21528118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       210135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     60499124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             82237377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      391757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     138921                       # Number of write requests accepted
system.mem_ctrls.readBursts                    391757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   138921                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               25049920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8888960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25072448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8890944                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    352                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9242                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  412990998500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                391757                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               138921                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  334534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       141954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.083196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.985730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.808791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57955     40.83%     40.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50585     35.63%     76.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6915      4.87%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6042      4.26%     85.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3376      2.38%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2879      2.03%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2802      1.97%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2175      1.53%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9225      6.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       141954                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.739758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.781246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    313.981288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          8132     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           12      0.15%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            4      0.05%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            7      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.01%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            4      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8177                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.985447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.955191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4154     50.80%     50.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.28%     52.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3808     46.57%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              103      1.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8177                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12179680500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             19518524250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1957025000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31117.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49867.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        60.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   273107                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115233                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     778232.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                536028360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                284905830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1385117160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              360367920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         25889866080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           9932459190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1143698880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     83311466760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     29206498560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      34461388710                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           186519986220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            451.630804                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         388214381000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1873524750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10989298000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 129454706500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  76058339250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11913422750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 182702870250                       # Time in different power states
system.mem_ctrls_1.actEnergy                477530340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                253809600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1409514540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              364637880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         22171294080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8742794520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            906768480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     74989653720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     23722039680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      42179306610                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           175227600060                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            424.287951                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         391433838750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1407806000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9407310000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 165208107500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  61775226500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10742191500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 164451520000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1119058962000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6524954                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           378202010                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6525978                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.953308                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.159830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.840170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999844                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         796731660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        796731660                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    259786549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       259786549                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    117994963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      117994963                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    377781512                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        377781512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    377781512                       # number of overall hits
system.cpu.dcache.overall_hits::total       377781512                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     16242214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16242214                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1079615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1079615                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     17321829                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17321829                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     17321829                       # number of overall misses
system.cpu.dcache.overall_misses::total      17321829                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 214544136500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 214544136500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  68048850173                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  68048850173                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       214000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       214000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 282592986673                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 282592986673                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 282592986673                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 282592986673                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    276028763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    276028763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    119074578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119074578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    395103341                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    395103341                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    395103341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    395103341                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.058842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058842                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.009067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009067                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.043841                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043841                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.043841                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043841                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13209.045054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13209.045054                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63030.663869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63030.663869                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 71333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 16314.269508                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16314.269508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 16314.269508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16314.269508                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       263445                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             21852                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.055876                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3610874                       # number of writebacks
system.cpu.dcache.writebacks::total           3610874                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      9917970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9917970                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       878908                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       878908                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10796878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10796878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10796878                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10796878                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6324244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6324244                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       200707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       200707                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6524951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6524951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6524951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6524951                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 101173323000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101173323000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  10611450425                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10611450425                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 111784773425                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 111784773425                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 111784773425                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 111784773425                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.022912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.016515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.016515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016515                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15997.694428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15997.694428                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 52870.355419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52870.355419                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 70333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17131.894695                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17131.894695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17131.894695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17131.894695                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1751                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1030148873                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2263                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          455213.819266                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   247.575777                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   264.424223                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.483546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.516454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         507637439                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        507637439                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    253815892                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       253815892                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    253815892                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        253815892                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    253815892                       # number of overall hits
system.cpu.icache.overall_hits::total       253815892                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1952                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1952                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1952                       # number of overall misses
system.cpu.icache.overall_misses::total          1952                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    162593499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162593499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    162593499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162593499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    162593499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162593499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    253817844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    253817844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    253817844                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    253817844                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    253817844                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    253817844                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 83295.849898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83295.849898                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 83295.849898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83295.849898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 83295.849898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83295.849898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1751                       # number of writebacks
system.cpu.icache.writebacks::total              1751                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          201                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          201                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          201                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1751                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1751                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1751                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1751                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1751                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    145915500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145915500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    145915500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145915500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    145915500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145915500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 83332.667047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83332.667047                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 83332.667047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83332.667047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 83332.667047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83332.667047                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    393217                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    22462113                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    425985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.729821                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       59.689535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          7.073017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8224.592461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    44.918610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 24431.726377                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.250995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.745597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28644                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 104803985                       # Number of tag accesses
system.l2.tags.data_accesses                104803985                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3610874                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3610874                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1750                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1750                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       102499                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                102499                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                393                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6032052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6032052                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           393                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6134551                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6134944                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          393                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6134551                       # number of overall hits
system.l2.overall_hits::total                 6134944                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        98208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98208                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1358                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       292195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          292195                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1358                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       390403                       # number of demand (read+write) misses
system.l2.demand_misses::total                 391761                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1358                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       390403                       # number of overall misses
system.l2.overall_misses::total                391761                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   9224288000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9224288000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    138986500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    138986500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  28052705500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28052705500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    138986500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  37276993500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37415980000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    138986500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  37276993500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37415980000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3610874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3610874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1750                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1750                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       200707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         1751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      6324247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6324247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1751                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6524954                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6526705                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1751                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6524954                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6526705                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.489310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.489310                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.775557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.775557                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.046202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046202                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.775557                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.059832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060024                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.775557                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.059832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060024                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 93926.034539                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93926.034539                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 102346.465390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102346.465390                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 96006.795120                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96006.795120                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 102346.465390                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 95483.368468                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95507.158701                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 102346.465390                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 95483.368468                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95507.158701                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               138921                       # number of writebacks
system.l2.writebacks::total                    138921                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data        98208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98208                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       292193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       292193                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       390401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            391757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       390401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           391757                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8242208000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8242208000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    125289000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    125289000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  25130668000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25130668000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    125289000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  33372876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33498165000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    125289000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  33372876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33498165000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.489310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.489310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.774415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.774415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.046202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046202                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.774415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.059832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.774415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.059832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060024                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 83926.034539                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83926.034539                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 92396.017699                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92396.017699                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 86007.084359                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86007.084359                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 92396.017699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 85483.582265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85507.508481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 92396.017699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 85483.582265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85507.508481                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        783412                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       391710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             293549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       138921                       # Transaction distribution
system.membus.trans_dist::CleanEvict           252734                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98208                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98208                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        293549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1175169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1175169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33963392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33963392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            391757                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  391757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              391757                       # Request fanout histogram
system.membus.reqLayer0.occupancy           669548000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1055011250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        42662775                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     39694438                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1457902                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     16425104                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        16139670                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     98.262209                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          174571                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          209                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits           82                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          127                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1119058962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                825984325                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    254752108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1043616789                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            42662775                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     16314323                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             569560663                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         2937642                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          136                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         253817844                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        481779                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    825781742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.278753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.279470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        330527389     40.03%     40.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        196919644     23.85%     63.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         35953134      4.35%     68.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        262381575     31.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    825781742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.051651                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.263483                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        226797849                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     126557971                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         453177013                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      17780540                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1468359                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     15210214                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           484                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1042026576                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       3694049                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1468359                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        237657380                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        63742108                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         3409                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         458909265                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      64001213                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1036369480                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       2237289                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      12278174                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         597204                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       39611869                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       11945296                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents           47                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1507436259                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8238813367                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    666002265                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    937881737                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1471139075                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         36297102                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           18                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          35885624                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    290679024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    120476391                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4886708                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2477135                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1034835370                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           31                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1027576166                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       372440                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     23968646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     60356610                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    825781742                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.244368                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.229649                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    311246640     37.69%     37.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    191382884     23.18%     60.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    170025080     20.59%     81.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    125781484     15.23%     96.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18529758      2.24%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      8341839      1.01%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       373787      0.05%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        74439      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        25831      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    825781742                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        19542481     29.96%     29.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           6529      0.01%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               2      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd     11207592     17.18%     47.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       346726      0.53%     47.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       238262      0.37%     48.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        96487      0.15%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      1903946      2.92%     51.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      7641336     11.71%     62.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      1519304      2.33%     65.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt      3264088      5.00%     70.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       15767400     24.17%     94.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3695871      5.67%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     190961774     18.58%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       426770      0.04%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            29      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    175917897     17.12%     35.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     18687022      1.82%     37.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4227503      0.41%     37.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     15915528      1.55%     39.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     24841798      2.42%     41.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    128912543     12.55%     54.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     43009162      4.19%     58.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt     15632111      1.52%     60.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     65718662      6.40%     66.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     21749904      2.12%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    223639767     21.76%     90.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     97935696      9.53%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1027576166                       # Type of FU issued
system.switch_cpus.iq.rate                   1.244063                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            65230024                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.063480                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1460320539                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    323584989                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    294430249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1486215993                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    735231592                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    729320921                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      336631953                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       756174237                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     11745703                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      8723482                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        12373                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12565                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1336146                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          706                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        51717                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1468359                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        20898234                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      13422786                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1034835421                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     290679024                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    120476391                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           17                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          82640                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      13188138                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        12565                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       761889                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       805817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1567706                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1025021412                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     287913726                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2554748                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    20                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            407444090                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         38827161                       # Number of branches executed
system.switch_cpus.iew.exec_stores          119530364                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.240970                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1023836720                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1023751170                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         482986813                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         657440947                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.239432                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.734647                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     21709343                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           27                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1457440                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    822338704                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.229258                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.124106                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    510010970     62.02%     62.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     67602201      8.22%     70.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     97044355     11.80%     82.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     63115182      7.68%     89.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     13614245      1.66%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     15830121      1.93%     93.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4468939      0.54%     93.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5812472      0.71%     94.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     44840219      5.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    822338704                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000019                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1010866732                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              401095779                       # Number of memory references committed
system.switch_cpus.commit.loads             281955534                       # Number of loads committed
system.switch_cpus.commit.membars                  12                       # Number of memory barriers committed
system.switch_cpus.commit.branches           37219807                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          728430353                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         550203137                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       160940                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    183214808     18.12%     18.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       425768      0.04%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           21      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    175724153     17.38%     35.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     35.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     18365572      1.82%     37.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4212182      0.42%     37.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     15915490      1.57%     39.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     24475261      2.42%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    128865138     12.75%     54.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     42940452      4.25%     58.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt     15632108      1.55%     60.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     59220798      5.86%     66.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     21209412      2.10%     68.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    222734736     22.03%     90.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     97930833      9.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1010866732                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      44840219                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1810074443                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2068601352                       # The number of ROB writes
system.switch_cpus.timesIdled                    2001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  202583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1010866718                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.825984                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.825984                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.210677                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.210677                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        653891082                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       192748563                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         934237711                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        616999797                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        3959642357                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        277125318                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      5948138373                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      401650826                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13053410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6526706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2064                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1562                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1119058962000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6325998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3749795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1751                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3168376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1751                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6324247                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19574862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19580115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       224128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    648692992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              648917120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          393217                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8890944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6919922                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000524                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022888                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6916295     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3627      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6919922                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10139330000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2630991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9787433495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
