
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /eda/xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/eda/xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rrk307' on host 'Hansolo.poly.edu' (Linux_x86_64 version 4.18.0-553.16.1.el8_10.x86_64) on Fri Sep 13 03:24:21 EDT 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/rrk307/home_hls/python_c_hlsc/other_application/algorithm_application'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: source run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset hlsc_dijastra 
INFO: [HLS 200-10] Opening and resetting project '/home/rrk307/home_hls/python_c_hlsc/other_application/algorithm_application/hlsc_dijastra'.
INFO: [HLS 200-1510] Running: add_files dijastra_algo.cpp 
INFO: [HLS 200-10] Adding design file 'dijastra_algo.cpp' to the project
INFO: [HLS 200-1510] Running: set_top hls_dijkstra 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/rrk307/home_hls/python_c_hlsc/other_application/algorithm_application/hlsc_dijastra/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'dijastra_algo.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.81 seconds. CPU system time: 1.03 seconds. Elapsed time: 4.87 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/algorithm_application/hlsc_dijastra/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/algorithm_application/hlsc_dijastra/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/algorithm_application/hlsc_dijastra/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/algorithm_application/hlsc_dijastra/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (dijastra_algo.cpp:16:19) in function 'dijkstra' completely with a factor of 9 (dijastra_algo.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'dijkstra(int (*) [9], int, int*)' into 'hls_dijkstra(int (*) [9], int, int*)' (dijastra_algo.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'sptSet.i': Complete partitioning on dimension 1. (dijastra_algo.cpp:13:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.81 seconds. CPU system time: 0.82 seconds. Elapsed time: 8.22 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.452 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (dijastra_algo.cpp:24) in function 'hls_dijkstra' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_2' (dijastra_algo.cpp:24) in function 'hls_dijkstra' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_3' (dijastra_algo.cpp:29) in function 'hls_dijkstra' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_4' (dijastra_algo.cpp:38) in function 'hls_dijkstra' completely with a factor of 9.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dijastra_algo.cpp:13:7) to (dijastra_algo.cpp:39:28) in function 'hls_dijkstra'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls_dijkstra' (dijastra_algo.cpp:13:13)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dijkstra' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dijkstra_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'hls_dijkstra_Pipeline_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_24_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln29', dijastra_algo.cpp:29->dijastra_algo.cpp:52) and 'icmp' operation ('icmp_ln30_6', dijastra_algo.cpp:30->dijastra_algo.cpp:52).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'hls_dijkstra_Pipeline_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_24_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln29', dijastra_algo.cpp:29->dijastra_algo.cpp:52) and 'icmp' operation ('icmp_ln30_5', dijastra_algo.cpp:30->dijastra_algo.cpp:52).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'hls_dijkstra_Pipeline_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_24_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'or' operation ('sptSet', dijastra_algo.cpp:36->dijastra_algo.cpp:52) and 'select' operation ('min_dist_1_5', dijastra_algo.cpp:36->dijastra_algo.cpp:52).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'hls_dijkstra_Pipeline_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_24_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('select_ln29', dijastra_algo.cpp:29->dijastra_algo.cpp:52) and 'icmp' operation ('icmp_ln30_2', dijastra_algo.cpp:30->dijastra_algo.cpp:52).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'hls_dijkstra_Pipeline_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_24_2'): Unable to schedule 'load' operation ('dist_load_5', dijastra_algo.cpp:30->dijastra_algo.cpp:52) on array 'dist' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'dist'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'hls_dijkstra_Pipeline_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_24_2'): Unable to schedule 'store' operation ('dist_addr_1_write_ln40', dijastra_algo.cpp:40->dijastra_algo.cpp:52) of variable 'add_ln39_7', dijastra_algo.cpp:39->dijastra_algo.cpp:52 on array 'dist' due to limited memory ports (II = 36). Please consider using a memory core with more ports or partitioning the array 'dist'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 37, Depth = 42, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.491 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dijkstra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.491 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dijkstra_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_24_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_dijkstra_Pipeline_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dijkstra_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dijkstra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dijkstra/graph' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dijkstra/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dijkstra/dist' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dijkstra' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dist', 'graph' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dijkstra'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.495 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dijkstra.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dijkstra.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.75 seconds. CPU system time: 2.1 seconds. Elapsed time: 18.52 seconds; current allocated memory: 47.645 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output dijastra_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2695.492 ; gain = 117.984 ; free physical = 428975 ; free virtual = 451418
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Sep 13 03:25:06 2024...
INFO: [HLS 200-802] Generated output file dijastra_ip.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.23 seconds. CPU system time: 1.79 seconds. Elapsed time: 21.05 seconds; current allocated memory: 4.621 MB.
Total synthesis time: 44858 milliseconds
INFO: [HLS 200-112] Total CPU user time: 36.81 seconds. Total CPU system time: 5.25 seconds. Total elapsed time: 45.62 seconds; peak allocated memory: 1.500 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Sep 13 03:25:06 2024...
