xpm_cdc.sv,systemverilog,xpm,S:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../vga_controller.gen/sources_1/bd/clk_multiplier/ipshared/d0f7"incdir="../../../../vga_controller.gen/sources_1/bd/clk_multiplier/ipshared/d0f7"
xpm_VCOMP.vhd,vhdl,xpm,S:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../vga_controller.gen/sources_1/bd/clk_multiplier/ipshared/d0f7"incdir="../../../../vga_controller.gen/sources_1/bd/clk_multiplier/ipshared/d0f7"
clk_multiplier_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/clk_multiplier/ip/clk_multiplier_clk_wiz_0_0/clk_multiplier_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../vga_controller.gen/sources_1/bd/clk_multiplier/ipshared/d0f7"incdir="../../../../vga_controller.gen/sources_1/bd/clk_multiplier/ipshared/d0f7"
clk_multiplier_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/clk_multiplier/ip/clk_multiplier_clk_wiz_0_0/clk_multiplier_clk_wiz_0_0.v,incdir="$ref_dir/../../../../vga_controller.gen/sources_1/bd/clk_multiplier/ipshared/d0f7"incdir="../../../../vga_controller.gen/sources_1/bd/clk_multiplier/ipshared/d0f7"
clk_multiplier.v,verilog,xil_defaultlib,../../../bd/clk_multiplier/sim/clk_multiplier.v,incdir="$ref_dir/../../../../vga_controller.gen/sources_1/bd/clk_multiplier/ipshared/d0f7"incdir="../../../../vga_controller.gen/sources_1/bd/clk_multiplier/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
