11-11:51:16  INFO: logging file is: ./demo/cell_apr/outputs/c153\LOG_06_11_11_51.txt
11-11:51:16  INFO: ************Create Cell Apr: c153 Logger************
11-11:51:16  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
11-11:51:16  INFO: tech->rules: [GT_W : 180 nm, GT_S : 250 nm, GT_S_LAA_GT : 84 nm, GT_S_LGT_AA : 84 nm, GT_X_AA : 186 nm, AA_X_GT : 270 nm, AA_S : 238 nm, SP_X_AA : 152 nm, SN_X_AA : 152 nm, CT_W : 186 nm, CT_S : 212 nm, CT_S_AA : 144 nm, CT_S_GT : 140 nm, CT_E_NP : 102 nm, CT_E_AA : 70 nm, CT_E_GT : 70 nm, CT_E_M1 : 4 nm, CT_E_M1_END : 50 nm, M1_W : 194 nm, M1_S : 194 nm, M2_W : 238 nm, M2_S : 238 nm]
11-11:51:16  INFO: tech->Load tech files of tech:c153 sucessfully
11-11:51:19  INFO: ascell-> Begin processing techc153 @ Wed Jun 11 11:51:19 2025
11-11:51:19  INFO: c153, (DFBFB1, 40 devices), 40 devices
11-11:51:19  INFO: -----    DFBFB1:      ff False False undef
11-11:51:19  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
11-11:51:19  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
11-11:51:19  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
11-11:51:19  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
11-11:51:19  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q_2
11-11:51:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFBFB1: cross1
11-11:51:19  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in DFBFB1: cross1
11-11:51:19  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFBFB1: cross2
11-11:51:19  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in DFBFB1: cross2
11-11:51:19  INFO:  ## |    N_6    CKN    VDD ||    VDD    N_6    N_4 | ## |    VDD      D   N_14 ||   N_14    N_6    N_5 ||    N_5    N_4   N_15 ||   N_15    N_7    VDD | ## |    VDD    N_5   N_16 ||   N_16   N_10    N_7 ||    N_7     SN    VDD | ## |    VDD    N_7   N_17 ||   N_17    N_4    N_8 ||    N_8    N_6   N_18 ||   N_18    N_9    VDD | ## |    VDD    N_8   N_19 ||   N_19   N_10    N_9 ||    N_9     SN    VDD | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
11-11:51:19  INFO:  ## |    N_6    CKN    VSS ||    VSS    N_6    N_4 | ## |    VSS      D   N_26 ||   N_26    N_4    N_5 ||    N_5    N_6   N_27 ||   N_27    N_7    VSS | ## |   N_23    N_5    N_7 ||    N_7   N_10   N_23 ||   N_23     SN    VSS | ## |    VSS    N_7   N_28 ||   N_28    N_6    N_8 ||    N_8    N_4   N_29 ||   N_29    N_9    VSS | ## |   N_21    N_8    N_9 ||    N_9   N_10   N_21 ||   N_21     SN    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
11-11:51:25  INFO: c153, (DFBFB2, 40 devices), 40 devices
11-11:51:25  INFO: -----    DFBFB2:      ff False False undef
11-11:51:25  INFO: 1. clock pattern: pattern: CLK1 in DFBFB2: clk
11-11:51:25  INFO: 2. inputs inv pattern: pattern: INV in DFBFB2: ininv_RN_0
11-11:51:25  INFO: 3. output pattern: pattern: INV in DFBFB2: out_QN
11-11:51:25  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q
11-11:51:25  INFO: 3. output pattern: pattern: INV in DFBFB2: out_Q_2
11-11:51:25  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFBFB2: cross1
11-11:51:25  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in DFBFB2: cross1
11-11:51:25  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFBFB2: cross2
11-11:51:25  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in DFBFB2: cross2
11-11:51:25  INFO:  ## |    N_6    CKN    VDD ||    VDD    N_6    N_4 | ## |    VDD      D   N_14 ||   N_14    N_6    N_5 ||    N_5    N_4   N_15 ||   N_15    N_7    VDD | ## |    VDD    N_5   N_16 ||   N_16   N_10    N_7 ||    N_7     SN    VDD | ## |    VDD    N_7   N_17 ||   N_17    N_4    N_8 ||    N_8    N_6   N_18 ||   N_18    N_9    VDD | ## |    VDD    N_8   N_19 ||   N_19   N_10    N_9 ||    N_9     SN    VDD | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
11-11:51:25  INFO:  ## |    N_6    CKN    VSS ||    VSS    N_6    N_4 | ## |    VSS      D   N_26 ||   N_26    N_4    N_5 ||    N_5    N_6   N_27 ||   N_27    N_7    VSS | ## |   N_23    N_5    N_7 ||    N_7   N_10   N_23 ||   N_23     SN    VSS | ## |    VSS    N_7   N_28 ||   N_28    N_6    N_8 ||    N_8    N_4   N_29 ||   N_29    N_9    VSS | ## |   N_21    N_8    N_9 ||    N_9   N_10   N_21 ||   N_21     SN    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
11-11:51:30  INFO: c153, (DFBRB1, 40 devices), 40 devices
11-11:51:30  INFO: -----    DFBRB1:      ff False False undef
11-11:51:30  INFO: 1. clock pattern: pattern: CLK1 in DFBRB1: clk
11-11:51:30  INFO: 2. inputs inv pattern: pattern: INV in DFBRB1: ininv_RN_0
11-11:51:30  INFO: 3. output pattern: pattern: INV in DFBRB1: out_QN
11-11:51:30  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q
11-11:51:30  INFO: 3. output pattern: pattern: INV in DFBRB1: out_Q_2
11-11:51:31  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFBRB1: cross1
11-11:51:31  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in DFBRB1: cross1
11-11:51:31  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFBRB1: cross2
11-11:51:31  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in DFBRB1: cross2
11-11:51:31  INFO:  ## |    N_6     CK    VDD ||    VDD    N_6    N_4 | ## |    VDD      D   N_14 ||   N_14    N_4    N_5 ||    N_5    N_6   N_15 ||   N_15    N_7    VDD | ## |    VDD    N_5   N_16 ||   N_16   N_10    N_7 ||    N_7     SN    VDD | ## |    VDD    N_7   N_17 ||   N_17    N_6    N_8 ||    N_8    N_4   N_18 ||   N_18    N_9    VDD | ## |    VDD    N_8   N_19 ||   N_19   N_10    N_9 ||    N_9     SN    VDD | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
11-11:51:31  INFO:  ## |    N_6     CK    VSS ||    VSS    N_6    N_4 | ## |    VSS      D   N_26 ||   N_26    N_6    N_5 ||    N_5    N_4   N_27 ||   N_27    N_7    VSS | ## |   N_23    N_5    N_7 ||    N_7   N_10   N_23 ||   N_23     SN    VSS | ## |    VSS    N_7   N_28 ||   N_28    N_4    N_8 ||    N_8    N_6   N_29 ||   N_29    N_9    VSS | ## |   N_21    N_8    N_9 ||    N_9   N_10   N_21 ||   N_21     SN    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
11-11:51:35  INFO: c153, (DFBRB2, 40 devices), 40 devices
11-11:51:35  INFO: -----    DFBRB2:      ff False False undef
11-11:51:35  INFO: 1. clock pattern: pattern: CLK1 in DFBRB2: clk
11-11:51:35  INFO: 2. inputs inv pattern: pattern: INV in DFBRB2: ininv_RN_0
11-11:51:35  INFO: 3. output pattern: pattern: INV in DFBRB2: out_QN
11-11:51:35  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q
11-11:51:35  INFO: 3. output pattern: pattern: INV in DFBRB2: out_Q_2
11-11:51:36  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFBRB2: cross1
11-11:51:36  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in DFBRB2: cross1
11-11:51:36  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFBRB2: cross2
11-11:51:36  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in DFBRB2: cross2
11-11:51:36  INFO:  ## |    N_6     CK    VDD ||    VDD    N_6    N_4 | ## |    VDD      D   N_14 ||   N_14    N_4    N_5 ||    N_5    N_6   N_15 ||   N_15    N_7    VDD | ## |    VDD    N_5   N_16 ||   N_16   N_10    N_7 ||    N_7     SN    VDD | ## |    VDD    N_7   N_17 ||   N_17    N_6    N_8 ||    N_8    N_4   N_18 ||   N_18    N_9    VDD | ## |    VDD    N_8   N_19 ||   N_19   N_10    N_9 ||    N_9     SN    VDD | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
11-11:51:36  INFO:  ## |    N_6     CK    VSS ||    VSS    N_6    N_4 | ## |    VSS      D   N_26 ||   N_26    N_6    N_5 ||    N_5    N_4   N_27 ||   N_27    N_7    VSS | ## |   N_23    N_5    N_7 ||    N_7   N_10   N_23 ||   N_23     SN    VSS | ## |    VSS    N_7   N_28 ||   N_28    N_4    N_8 ||    N_8    N_6   N_29 ||   N_29    N_9    VSS | ## |   N_21    N_8    N_9 ||    N_9   N_10   N_21 ||   N_21     SN    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
11-11:51:41  INFO: c153, (DFBRQ1, 40 devices), 40 devices
11-11:51:41  INFO: -----    DFBRQ1:      ff False False undef
11-11:51:41  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ1: clk
11-11:51:41  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ1: ininv_RN_0
11-11:51:41  INFO: 3. output pattern: pattern: LOGIC3_1 in DFBRQ1: out_Q
11-11:51:42  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFBRQ1: cross1
11-11:51:42  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in DFBRQ1: cross1
11-11:51:42  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFBRQ1: cross2
11-11:51:42  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in DFBRQ1: cross2
11-11:51:42  INFO:  ## |    N_4     CK    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_12 ||   N_12    N_5    N_6 ||    N_6    N_4   N_13 ||   N_13    N_7    VDD | ## |    VDD    N_6   N_14 ||   N_14    N_3    N_7 ||    N_7     SN    VDD | ## |    VDD    N_7   N_15 ||   N_15    N_4    N_8 ||    N_8    N_5   N_16 ||   N_16    N_9    VDD | ## |    VDD    N_8   N_17 ||   N_17    N_3    N_9 ||    N_9     SN    VDD | ## |      Q    N_3   N_18 ||   N_18    N_8    VDD ||    VDD     SN      Q ||    VDD     RN    N_3 |
11-11:51:42  INFO:  ## |    N_4     CK    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_28 ||   N_28    N_4    N_6 ||    N_6    N_5   N_29 ||   N_29    N_7    VSS | ## |   N_21    N_6    N_7 ||    N_7    N_3   N_21 ||   N_21     SN    VSS | ## |    VSS    N_7   N_30 ||   N_30    N_5    N_8 ||    N_8    N_4   N_31 ||   N_31    N_9    VSS | ## |   N_25    N_8    N_9 ||    N_9    N_3   N_25 ||   N_25     SN    VSS | ## |   N_26    N_3      Q ||      Q    N_8   N_26 ||   N_26     SN    VSS ||    VSS     RN    N_3 |
11-11:51:46  INFO: c153, (DFBRQ2, 40 devices), 40 devices
11-11:51:46  INFO: -----    DFBRQ2:      ff False False undef
11-11:51:46  INFO: 1. clock pattern: pattern: CLK1 in DFBRQ2: clk
11-11:51:46  INFO: 2. inputs inv pattern: pattern: INV in DFBRQ2: ininv_RN_0
11-11:51:46  INFO: 3. output pattern: pattern: LOGIC3_1 in DFBRQ2: out_Q
11-11:51:47  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFBRQ2: cross1
11-11:51:47  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in DFBRQ2: cross1
11-11:51:47  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFBRQ2: cross2
11-11:51:47  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in DFBRQ2: cross2
11-11:51:47  INFO:  ## |    N_4     CK    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_12 ||   N_12    N_5    N_6 ||    N_6    N_4   N_13 ||   N_13    N_7    VDD | ## |    VDD    N_6   N_14 ||   N_14    N_3    N_7 ||    N_7     SN    VDD | ## |    VDD    N_7   N_15 ||   N_15    N_4    N_8 ||    N_8    N_5   N_16 ||   N_16    N_9    VDD | ## |    VDD    N_8   N_17 ||   N_17    N_3    N_9 ||    N_9     SN    VDD | ## |      Q    N_3   N_18 ||   N_18    N_8    VDD ||    VDD     SN      Q ||    VDD     RN    N_3 |
11-11:51:47  INFO:  ## |    N_4     CK    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_28 ||   N_28    N_4    N_6 ||    N_6    N_5   N_29 ||   N_29    N_7    VSS | ## |   N_19    N_6    N_7 ||    N_7    N_3   N_19 ||   N_19     SN    VSS | ## |    VSS    N_7   N_30 ||   N_30    N_5    N_8 ||    N_8    N_4   N_31 ||   N_31    N_9    VSS | ## |   N_23    N_8    N_9 ||    N_9    N_3   N_23 ||   N_23     SN    VSS | ## |   N_24    N_3      Q ||      Q    N_8   N_24 ||   N_24     SN    VSS ||    VSS     RN    N_3 |
11-11:51:51  INFO: c153, (DFCFB1, 36 devices), 36 devices
11-11:51:51  INFO: -----    DFCFB1:      ff False False undef
11-11:51:51  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
11-11:51:51  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
11-11:51:51  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
11-11:51:51  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
11-11:51:51  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q_2
11-11:51:51  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCFB1: cross1
11-11:51:51  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCFB1: cross1
11-11:51:51  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCFB1: cross2
11-11:51:51  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCFB1: cross2
11-11:51:51  INFO:  ## |    N_4    CKN    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_21 ||   N_21    N_4    N_6 ||    N_6    N_5   N_22 ||   N_22    N_7    VDD | ## |    VDD    N_6   N_23 ||   N_23   N_10    N_7 | ## |    VDD    N_7   N_24 ||   N_24    N_5    N_8 ||    N_8    N_4   N_25 ||   N_25    N_9    VDD | ## |    VDD    N_8   N_26 ||   N_26   N_10    N_9 | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
11-11:51:51  INFO:  ## |    N_4    CKN    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_14 ||   N_14    N_5    N_6 ||    N_6    N_4   N_15 ||   N_15    N_7    VSS | ## |    VSS    N_6    N_7 ||    N_7   N_10    VSS | ## |    VSS    N_7   N_16 ||   N_16    N_4    N_8 ||    N_8    N_5   N_17 ||   N_17    N_9    VSS | ## |    VSS    N_8    N_9 ||    N_9   N_10    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
11-11:51:54  INFO: c153, (DFCFB2, 36 devices), 36 devices
11-11:51:54  INFO: -----    DFCFB2:      ff False False undef
11-11:51:54  INFO: 1. clock pattern: pattern: CLK1 in DFCFB2: clk
11-11:51:54  INFO: 2. inputs inv pattern: pattern: INV in DFCFB2: ininv_RN_0
11-11:51:54  INFO: 3. output pattern: pattern: INV in DFCFB2: out_QN
11-11:51:54  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q
11-11:51:54  INFO: 3. output pattern: pattern: INV in DFCFB2: out_Q_2
11-11:51:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCFB2: cross1
11-11:51:54  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCFB2: cross1
11-11:51:54  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCFB2: cross2
11-11:51:54  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCFB2: cross2
11-11:51:54  INFO:  ## |    N_4    CKN    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_21 ||   N_21    N_4    N_6 ||    N_6    N_5   N_22 ||   N_22    N_7    VDD | ## |    VDD    N_6   N_23 ||   N_23   N_10    N_7 | ## |    VDD    N_7   N_24 ||   N_24    N_5    N_8 ||    N_8    N_4   N_25 ||   N_25    N_9    VDD | ## |    VDD    N_8   N_26 ||   N_26   N_10    N_9 | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
11-11:51:54  INFO:  ## |    N_4    CKN    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_14 ||   N_14    N_5    N_6 ||    N_6    N_4   N_15 ||   N_15    N_7    VSS | ## |    VSS    N_6    N_7 ||    N_7   N_10    VSS | ## |    VSS    N_7   N_16 ||   N_16    N_4    N_8 ||    N_8    N_5   N_17 ||   N_17    N_9    VSS | ## |    VSS    N_8    N_9 ||    N_9   N_10    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
11-11:51:57  INFO: c153, (DFCFQ1, 34 devices), 34 devices
11-11:51:57  INFO: -----    DFCFQ1:      ff False False undef
11-11:51:57  INFO: 1. clock pattern: pattern: CLK1 in DFCFQ1: clk
11-11:51:57  INFO: 2. inputs inv pattern: pattern: INV in DFCFQ1: ininv_RN_0
11-11:51:57  INFO: 3. output pattern: pattern: INV in DFCFQ1: out_Q
11-11:51:57  INFO: 3. output pattern: pattern: INV in DFCFQ1: out_Q_2
11-11:51:57  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCFQ1: cross1
11-11:51:58  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCFQ1: cross1
11-11:51:58  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCFQ1: cross2
11-11:51:58  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCFQ1: cross2
11-11:51:58  INFO:  ## |    N_4    CKN    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_20 ||   N_20    N_4    N_6 ||    N_6    N_5   N_21 ||   N_21    N_7    VDD | ## |    VDD    N_6   N_22 ||   N_22   N_10    N_7 | ## |    VDD    N_7   N_23 ||   N_23    N_5    N_8 ||    N_8    N_4   N_24 ||   N_24    N_9    VDD | ## |    VDD    N_8   N_25 ||   N_25   N_10    N_9 | ## |    VDD     RN   N_10 | ## |   N_11    N_9    VDD ||    VDD   N_11      Q |
11-11:51:58  INFO:  ## |    N_4    CKN    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_13 ||   N_13    N_5    N_6 ||    N_6    N_4   N_14 ||   N_14    N_7    VSS | ## |    VSS    N_6    N_7 ||    N_7   N_10    VSS | ## |    VSS    N_7   N_15 ||   N_15    N_4    N_8 ||    N_8    N_5   N_16 ||   N_16    N_9    VSS | ## |    VSS    N_8    N_9 ||    N_9   N_10    VSS | ## |    VSS     RN   N_10 | ## |   N_11    N_9    VSS ||    VSS   N_11      Q |
11-11:52:01  INFO: c153, (DFCFQ2, 34 devices), 34 devices
11-11:52:01  INFO: -----    DFCFQ2:      ff False False undef
11-11:52:01  INFO: 1. clock pattern: pattern: CLK1 in DFCFQ2: clk
11-11:52:01  INFO: 2. inputs inv pattern: pattern: INV in DFCFQ2: ininv_RN_0
11-11:52:01  INFO: 3. output pattern: pattern: INV in DFCFQ2: out_Q
11-11:52:01  INFO: 3. output pattern: pattern: INV in DFCFQ2: out_Q_2
11-11:52:01  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCFQ2: cross1
11-11:52:01  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCFQ2: cross1
11-11:52:01  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCFQ2: cross2
11-11:52:01  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCFQ2: cross2
11-11:52:01  INFO:  ## |    N_4    CKN    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_31 ||   N_31    N_4    N_6 ||    N_6    N_5   N_32 ||   N_32    N_7    VDD | ## |    VDD    N_6   N_33 ||   N_33   N_10    N_7 | ## |    VDD    N_7   N_34 ||   N_34    N_5    N_8 ||    N_8    N_4   N_35 ||   N_35    N_9    VDD | ## |    VDD    N_8   N_36 ||   N_36   N_10    N_9 | ## |    VDD     RN   N_10 | ## |   N_11    N_9    VDD ||    VDD   N_11      Q |
11-11:52:01  INFO:  ## |    N_4    CKN    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_13 ||   N_13    N_5    N_6 ||    N_6    N_4   N_14 ||   N_14    N_7    VSS | ## |    VSS    N_6    N_7 ||    N_7   N_10    VSS | ## |    VSS    N_7   N_15 ||   N_15    N_4    N_8 ||    N_8    N_5   N_16 ||   N_16    N_9    VSS | ## |    VSS    N_8    N_9 ||    N_9   N_10    VSS | ## |    VSS     RN   N_10 | ## |   N_11    N_9    VSS ||    VSS   N_11      Q |
11-11:52:04  INFO: c153, (DFCRB1, 36 devices), 36 devices
11-11:52:04  INFO: -----    DFCRB1:      ff False False undef
11-11:52:04  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
11-11:52:04  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
11-11:52:04  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
11-11:52:04  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
11-11:52:04  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q_2
11-11:52:05  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCRB1: cross1
11-11:52:05  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCRB1: cross1
11-11:52:05  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCRB1: cross2
11-11:52:05  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCRB1: cross2
11-11:52:05  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    VDD      D   N_14 ||   N_14    N_4    N_6 ||    N_6    N_5   N_15 ||   N_15    N_7    VDD | ## |    VDD    N_6   N_16 ||   N_16   N_10    N_7 | ## |    VDD    N_7   N_17 ||   N_17    N_5    N_8 ||    N_8    N_4   N_18 ||   N_18    N_9    VDD | ## |    VDD    N_8   N_19 ||   N_19   N_10    N_9 | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
11-11:52:05  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    VSS      D   N_23 ||   N_23    N_5    N_6 ||    N_6    N_4   N_24 ||   N_24    N_7    VSS | ## |    VSS    N_6    N_7 ||    N_7   N_10    VSS | ## |    VSS    N_7   N_25 ||   N_25    N_4    N_8 ||    N_8    N_5   N_26 ||   N_26    N_9    VSS | ## |    VSS    N_8    N_9 ||    N_9   N_10    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
