$date
	Sat Oct 22 22:23:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#99748
b1 !
1"
#99750
b1 &
b1 %
1$
#99751
0"
#99754
1#
#99758
b0 &
0#
b0 %
0$
#1047158
b11001 &
b11001 %
1$
b11001 !
1"
#1047159
0"
#1047162
b1001100 &
b1001100 %
#1047166
b100110 &
b100110 %
#1047170
b10011 &
b10011 %
#1047174
b111010 &
b111010 %
#1047178
b11101 &
b11101 %
#1047182
b1011000 &
b1011000 %
#1047186
b101100 &
b101100 %
#1047190
b10110 &
b10110 %
#1047194
b1011 &
b1011 %
#1047198
b100010 &
b100010 %
#1047202
b10001 &
b10001 %
#1047206
b110100 &
b110100 %
#1047210
b11010 &
b11010 %
#1047214
b1101 &
b1101 %
#1047218
b101000 &
b101000 %
#1047222
b10100 &
b10100 %
#1047226
b1010 &
b1010 %
#1047230
b101 &
b101 %
#1047234
b10000 &
b10000 %
#1047238
b1000 &
b1000 %
#1047242
b100 &
b100 %
#1047246
b10 &
b10 %
#1047250
b1 &
b1 %
1#
#1047254
b0 &
0#
b0 %
0$
#2061086
b10101 &
b10101 %
1$
b10101 !
1"
#2061087
0"
#2061090
b1000000 &
b1000000 %
#2061094
b100000 &
b100000 %
#2061098
b10000 &
b10000 %
#2061102
b1000 &
b1000 %
#2061106
b100 &
b100 %
#2061110
b10 &
b10 %
#2061114
b1 &
b1 %
1#
#2061118
b0 &
0#
b0 %
0$
#4500012
