9:21:42 PM
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 21:29:29 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CS109 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:8:23:8|Expecting module level statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":38:0:38:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:29:31 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:29:31 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 21:30:04 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CS109 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:8:23:8|Expecting module level statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":38:0:38:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:30:04 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:30:04 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 21:30:33 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CS109 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:8:23:8|Expecting module level statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":38:0:38:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:30:33 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:30:33 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 21:31:16 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@E: CS109 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:8:23:8|Expecting module level statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":38:0:38:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:31:16 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:31:16 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 21:31:43 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@E: CS109 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:8:23:8|Expecting module level statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":38:0:38:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:31:43 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:31:43 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 21:31:52 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@E: CS109 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:8:23:8|Expecting module level statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":38:0:38:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:31:52 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:31:52 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 21:32:40 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@E: CS109 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:8:23:8|Expecting module level statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":38:0:38:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:32:40 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:32:40 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 21:33:19 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@E: CS109 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:8:23:8|Expecting module level statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":38:0:38:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:33:19 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:33:19 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 21:56:12 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@E: CS109 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:8:23:8|Expecting module level statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":38:0:38:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:56:12 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:56:12 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 21:57:03 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@E: CS109 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:8:23:8|Expecting module level statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":38:0:38:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:57:03 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 21:57:03 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 22:13:30 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":18:4:18:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CG906 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:13:23:23|Reference to unknown variable clk.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 22:13:31 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 22:13:31 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 22:13:44 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":18:4:18:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|Removing wire PIN_13, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":15:8:15:15|Object new_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:4:23:9|Pruning unused register cnt[15:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":15:8:15:15|*Unassigned bits of new_addr are referenced and tied to 0 -- simulation mismatch possible.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|*Output PIN_13 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:10:6:12|Input CLK is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":8:10:8:15|Input PIN_10 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":9:10:9:15|Input PIN_11 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":10:10:10:15|Input PIN_12 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:13:44 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:13:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:13:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\synpbase\bin64\syn_nfilter.exe changed - recompiling
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:13:47 2020

###########################################################]
Pre-mapping Report

# Fri Dec 04 22:13:48 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                Clock
Clock              Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------------
pin3_clk_16mhz     16.0 MHz      62.500        declared     default_clkgroup     0    
======================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 22:13:49 2020

###########################################################]
Map & Optimize Report

# Fri Dec 04 22:13:49 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            pin3_clk_16mhz


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 04 22:13:50 2020
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

@W: MT548 :"c:/users/shaun/desktop/fpga/tinyfpga-bx-master/icecube2_template/constraints/clk.sdc":12:0:12:0|Source for clock pin3_clk_16mhz not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 22:13:50 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin pin13 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin15_sdi doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin1_usb_dp doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin20 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin2_usb_dn doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin10 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin18 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin7 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin11 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin19 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin22 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin6 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin12 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin16_sck doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin21 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin5 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin9 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin14_sdo doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin24 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin8 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin17_ss doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin23 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin3_clk_16mhz doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc 
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 6 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin pin13 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin15_sdi doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin1_usb_dp doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin20 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin2_usb_dn doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin10 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin18 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin7 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin11 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin19 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin22 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin6 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin12 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin16_sck doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin21 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin5 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin9 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin14_sdo doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin24 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin8 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin17_ss doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin23 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin3_clk_16mhz doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 22:22:57 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":18:4:18:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|Removing wire PIN_13, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":15:8:15:15|Object new_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:4:23:9|Pruning unused register cnt[15:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|*Output PIN_13 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:10:6:12|Input CLK is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":8:10:8:15|Input PIN_10 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":9:10:9:15|Input PIN_11 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":10:10:10:15|Input PIN_12 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:22:58 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:22:58 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:22:58 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:23:00 2020

###########################################################]
Pre-mapping Report

# Fri Dec 04 22:23:00 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                Clock
Clock              Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------------
pin3_clk_16mhz     16.0 MHz      62.500        declared     default_clkgroup     0    
======================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 22:23:01 2020

###########################################################]
Map & Optimize Report

# Fri Dec 04 22:23:01 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            pin3_clk_16mhz


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 04 22:23:02 2020
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

@W: MT548 :"c:/users/shaun/desktop/fpga/tinyfpga-bx-master/icecube2_template/constraints/clk.sdc":12:0:12:0|Source for clock pin3_clk_16mhz not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 22:23:03 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin pin13 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin15_sdi doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin1_usb_dp doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin20 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin2_usb_dn doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin10 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin18 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin7 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin11 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin19 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin22 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin6 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin12 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin16_sck doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin21 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin5 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin9 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin14_sdo doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin24 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin8 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin17_ss doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin23 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin pin3_clk_16mhz doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Fri Dec 04 22:40:23 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":18:4:18:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|Removing wire PIN_13, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":15:8:15:15|Object new_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:4:23:9|Pruning unused register cnt[15:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|*Output PIN_13 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:10:6:12|Input CLK is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":8:10:8:15|Input PIN_10 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":9:10:9:15|Input PIN_11 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":10:10:10:15|Input PIN_12 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:40:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:40:24 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:40:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 04 22:40:26 2020

###########################################################]
Pre-mapping Report

# Fri Dec 04 22:40:26 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                Clock
Clock              Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------------
pin3_clk_16mhz     16.0 MHz      62.500        declared     default_clkgroup     0    
======================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 22:40:27 2020

###########################################################]
Map & Optimize Report

# Fri Dec 04 22:40:27 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            pin3_clk_16mhz


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 04 22:40:29 2020
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

@W: MT548 :"c:/users/shaun/desktop/fpga/tinyfpga-bx-master/icecube2_template/constraints/clk.sdc":12:0:12:0|Source for clock pin3_clk_16mhz not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 04 22:40:29 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_13 doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:13:13 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":18:4:18:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|Removing wire PIN_13, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":15:8:15:15|Object new_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:4:23:9|Pruning unused register cnt[15:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|*Output PIN_13 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:10:6:12|Input CLK is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":8:10:8:15|Input PIN_10 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":9:10:9:15|Input PIN_11 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":10:10:10:15|Input PIN_12 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:13:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:13:13 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:13:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:13:15 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 10:13:15 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:13:16 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 10:13:16 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 10:13:17 2020
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:13:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:14:10 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":18:4:18:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|Removing wire PIN_13, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":15:8:15:15|Object new_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:4:23:9|Pruning unused register cnt[15:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|*Output PIN_13 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:10:6:12|Input CLK is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":8:10:8:15|Input PIN_10 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":9:10:9:15|Input PIN_11 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":10:10:10:15|Input PIN_12 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:14:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:14:10 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:14:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:14:11 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 10:14:11 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:14:12 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 10:14:12 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 10:14:13 2020
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:14:13 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
template_Implmnt: newer file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf detected. Need to run "Import P&R Input Files"


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_13 doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc 
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 34
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_13 doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 34
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\constraint\top_pcf_sbt.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_13 doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 34
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:PIN_12, when loading IO constraint.
Ignore unconnected port:PIN_10, when loading IO constraint.
Ignore unconnected port:CLK, when loading IO constraint.
Ignore unconnected port:PIN_11, when loading IO constraint.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:34:06 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":18:4:18:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|Removing wire PIN_13, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":15:8:15:15|Object new_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":23:4:23:9|Pruning unused register cnt[15:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":15:8:15:15|*Unassigned bits of new_addr are referenced and tied to 0 -- simulation mismatch possible.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|*Output PIN_13 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:10:6:12|Input CLK is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":8:10:8:15|Input PIN_10 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":9:10:9:15|Input PIN_11 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":10:10:10:15|Input PIN_12 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:34:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:34:07 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:34:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:34:08 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 10:34:08 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:34:08 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 10:34:08 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 10:34:09 2020
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:34:09 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	2/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:36:34 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":18:4:18:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|Removing wire PIN_13, as there is no assignment to it.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":11:11:11:16|*Output PIN_13 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":8:10:8:15|Input PIN_10 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":9:10:9:15|Input PIN_11 is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":10:10:10:15|Input PIN_12 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:36:34 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:36:34 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:36:34 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:36:36 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 10:36:36 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     184.2 MHz     5.429         inferred     Autoconstr_clkgroup_0     25   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":23:4:23:9|Found inferred clock top|CLK which controls 25 sequential elements including cnt[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:36:36 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 10:36:36 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":11:11:11:16|Tristate driver PIN_13 (in view: work.top(verilog)) on net PIN_13 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.06ns		  39 /        25
   2		0h:00m:00s		    -2.06ns		  39 /        25

   3		0h:00m:00s		    -2.06ns		  39 /        25


   4		0h:00m:00s		    -2.06ns		  39 /        25
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               25         cnt[10]        
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 8.97ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 10:36:37 2020
#


Top view:               top
Requested Frequency:    111.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.583

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            111.5 MHz     94.7 MHz      8.972         10.555        -1.583     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  8.972       -1.583  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                    Arrival           
Instance     Reference     Type       Pin     Net        Time        Slack 
             Clock                                                         
---------------------------------------------------------------------------
cnt[1]       top|CLK       SB_DFF     Q       cnt[1]     0.796       -1.583
cnt[0]       top|CLK       SB_DFF     Q       cnt[0]     0.796       -1.390
cnt[2]       top|CLK       SB_DFF     Q       cnt[2]     0.796       -1.383
cnt[3]       top|CLK       SB_DFF     Q       cnt[3]     0.796       -1.183
cnt[4]       top|CLK       SB_DFF     Q       cnt[4]     0.796       -0.983
cnt[5]       top|CLK       SB_DFF     Q       cnt[5]     0.796       -0.783
cnt[6]       top|CLK       SB_DFF     Q       cnt[6]     0.796       -0.583
cnt[7]       top|CLK       SB_DFF     Q       cnt[7]     0.796       -0.383
cnt[8]       top|CLK       SB_DFF     Q       cnt[8]     0.796       -0.183
cnt[9]       top|CLK       SB_DFF     Q       cnt[9]     0.796       0.017 
===========================================================================


Ending Points with Worst Slack
******************************

             Starting                                       Required           
Instance     Reference     Type       Pin     Net           Time         Slack 
             Clock                                                             
-------------------------------------------------------------------------------
cnt[22]      top|CLK       SB_DFF     D       cnt_3[22]     8.817        -1.583
cnt[21]      top|CLK       SB_DFF     D       cnt_3[21]     8.817        -1.383
cnt[20]      top|CLK       SB_DFF     D       cnt_3[20]     8.817        -1.183
cnt[19]      top|CLK       SB_DFF     D       cnt_3[19]     8.817        -0.983
cnt[17]      top|CLK       SB_DFF     D       cnt_3[17]     8.817        -0.583
cnt[23]      top|CLK       SB_DFF     D       cnt_2[23]     8.817        0.249 
new_addr     top|CLK       SB_DFF     D       new_addr      8.817        0.385 
cnt[12]      top|CLK       SB_DFF     D       cnt_3[12]     8.817        0.417 
cnt[0]       top|CLK       SB_DFF     D       cnt_3[0]      8.817        0.426 
cnt[9]       top|CLK       SB_DFF     D       cnt_3[9]      8.817        0.426 
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.972
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.817

    - Propagation time:                      10.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.583

    Number of logic level(s):                23
    Starting point:                          cnt[1] / Q
    Ending point:                            cnt[22] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
cnt[1]             SB_DFF       Q        Out     0.796     0.796       -         
cnt[1]             Net          -        -       0.834     -           3         
cnt_2_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
cnt_2_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
cnt_2_cry_1        Net          -        -       0.014     -           2         
cnt_2_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
cnt_2_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
cnt_2_cry_2        Net          -        -       0.014     -           2         
cnt_2_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
cnt_2_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
cnt_2_cry_3        Net          -        -       0.014     -           2         
cnt_2_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
cnt_2_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
cnt_2_cry_4        Net          -        -       0.014     -           2         
cnt_2_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
cnt_2_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
cnt_2_cry_5        Net          -        -       0.014     -           2         
cnt_2_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
cnt_2_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
cnt_2_cry_6        Net          -        -       0.014     -           2         
cnt_2_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
cnt_2_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
cnt_2_cry_7        Net          -        -       0.014     -           2         
cnt_2_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
cnt_2_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
cnt_2_cry_8        Net          -        -       0.014     -           2         
cnt_2_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
cnt_2_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
cnt_2_cry_9        Net          -        -       0.014     -           2         
cnt_2_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
cnt_2_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
cnt_2_cry_10       Net          -        -       0.014     -           2         
cnt_2_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
cnt_2_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
cnt_2_cry_11       Net          -        -       0.014     -           2         
cnt_2_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
cnt_2_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
cnt_2_cry_12       Net          -        -       0.014     -           2         
cnt_2_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
cnt_2_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
cnt_2_cry_13       Net          -        -       0.014     -           2         
cnt_2_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
cnt_2_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
cnt_2_cry_14       Net          -        -       0.014     -           2         
cnt_2_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
cnt_2_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
cnt_2_cry_15       Net          -        -       0.014     -           2         
cnt_2_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
cnt_2_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
cnt_2_cry_16       Net          -        -       0.014     -           2         
cnt_2_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
cnt_2_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
cnt_2_cry_17       Net          -        -       0.014     -           2         
cnt_2_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
cnt_2_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
cnt_2_cry_18       Net          -        -       0.014     -           2         
cnt_2_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
cnt_2_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
cnt_2_cry_19       Net          -        -       0.014     -           2         
cnt_2_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
cnt_2_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
cnt_2_cry_20       Net          -        -       0.014     -           2         
cnt_2_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
cnt_2_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
cnt_2_cry_21       Net          -        -       0.386     -           2         
cnt_RNO_0[22]      SB_LUT4      I3       In      -         6.395       -         
cnt_RNO_0[22]      SB_LUT4      O        Out     0.465     6.861       -         
cnt_2[22]          Net          -        -       1.371     -           1         
cnt_RNO[22]        SB_LUT4      I0       In      -         8.232       -         
cnt_RNO[22]        SB_LUT4      O        Out     0.661     8.893       -         
cnt_3[22]          Net          -        -       1.507     -           1         
cnt[22]            SB_DFF       D        In      -         10.400      -         
=================================================================================
Total path delay (propagation time + setup) of 10.555 is 6.177(58.5%) logic and 4.378(41.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.972
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.817

    - Propagation time:                      10.207
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.390

    Number of logic level(s):                23
    Starting point:                          cnt[0] / Q
    Ending point:                            cnt[22] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
cnt[0]             SB_DFF       Q        Out     0.796     0.796       -         
cnt[0]             Net          -        -       0.834     -           4         
cnt_2_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
cnt_2_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
cnt_2_cry_1        Net          -        -       0.014     -           2         
cnt_2_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
cnt_2_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
cnt_2_cry_2        Net          -        -       0.014     -           2         
cnt_2_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
cnt_2_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
cnt_2_cry_3        Net          -        -       0.014     -           2         
cnt_2_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
cnt_2_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
cnt_2_cry_4        Net          -        -       0.014     -           2         
cnt_2_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
cnt_2_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
cnt_2_cry_5        Net          -        -       0.014     -           2         
cnt_2_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
cnt_2_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
cnt_2_cry_6        Net          -        -       0.014     -           2         
cnt_2_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
cnt_2_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
cnt_2_cry_7        Net          -        -       0.014     -           2         
cnt_2_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
cnt_2_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
cnt_2_cry_8        Net          -        -       0.014     -           2         
cnt_2_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
cnt_2_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
cnt_2_cry_9        Net          -        -       0.014     -           2         
cnt_2_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
cnt_2_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
cnt_2_cry_10       Net          -        -       0.014     -           2         
cnt_2_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
cnt_2_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
cnt_2_cry_11       Net          -        -       0.014     -           2         
cnt_2_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
cnt_2_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
cnt_2_cry_12       Net          -        -       0.014     -           2         
cnt_2_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
cnt_2_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
cnt_2_cry_13       Net          -        -       0.014     -           2         
cnt_2_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
cnt_2_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
cnt_2_cry_14       Net          -        -       0.014     -           2         
cnt_2_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
cnt_2_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
cnt_2_cry_15       Net          -        -       0.014     -           2         
cnt_2_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
cnt_2_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
cnt_2_cry_16       Net          -        -       0.014     -           2         
cnt_2_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
cnt_2_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
cnt_2_cry_17       Net          -        -       0.014     -           2         
cnt_2_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
cnt_2_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
cnt_2_cry_18       Net          -        -       0.014     -           2         
cnt_2_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
cnt_2_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
cnt_2_cry_19       Net          -        -       0.014     -           2         
cnt_2_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
cnt_2_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
cnt_2_cry_20       Net          -        -       0.014     -           2         
cnt_2_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
cnt_2_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
cnt_2_cry_21       Net          -        -       0.386     -           2         
cnt_RNO_0[22]      SB_LUT4      I3       In      -         6.202       -         
cnt_RNO_0[22]      SB_LUT4      O        Out     0.465     6.667       -         
cnt_2[22]          Net          -        -       1.371     -           1         
cnt_RNO[22]        SB_LUT4      I0       In      -         8.038       -         
cnt_RNO[22]        SB_LUT4      O        Out     0.661     8.700       -         
cnt_3[22]          Net          -        -       1.507     -           1         
cnt[22]            SB_DFF       D        In      -         10.207      -         
=================================================================================
Total path delay (propagation time + setup) of 10.361 is 5.983(57.7%) logic and 4.378(42.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.972
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.817

    - Propagation time:                      10.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.383

    Number of logic level(s):                22
    Starting point:                          cnt[2] / Q
    Ending point:                            cnt[22] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
cnt[2]             SB_DFF       Q        Out     0.796     0.796       -         
cnt[2]             Net          -        -       0.834     -           3         
cnt_2_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
cnt_2_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
cnt_2_cry_2        Net          -        -       0.014     -           2         
cnt_2_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
cnt_2_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
cnt_2_cry_3        Net          -        -       0.014     -           2         
cnt_2_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
cnt_2_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
cnt_2_cry_4        Net          -        -       0.014     -           2         
cnt_2_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
cnt_2_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
cnt_2_cry_5        Net          -        -       0.014     -           2         
cnt_2_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
cnt_2_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
cnt_2_cry_6        Net          -        -       0.014     -           2         
cnt_2_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
cnt_2_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
cnt_2_cry_7        Net          -        -       0.014     -           2         
cnt_2_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
cnt_2_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
cnt_2_cry_8        Net          -        -       0.014     -           2         
cnt_2_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
cnt_2_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
cnt_2_cry_9        Net          -        -       0.014     -           2         
cnt_2_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
cnt_2_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
cnt_2_cry_10       Net          -        -       0.014     -           2         
cnt_2_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
cnt_2_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
cnt_2_cry_11       Net          -        -       0.014     -           2         
cnt_2_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
cnt_2_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
cnt_2_cry_12       Net          -        -       0.014     -           2         
cnt_2_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
cnt_2_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
cnt_2_cry_13       Net          -        -       0.014     -           2         
cnt_2_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
cnt_2_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
cnt_2_cry_14       Net          -        -       0.014     -           2         
cnt_2_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
cnt_2_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
cnt_2_cry_15       Net          -        -       0.014     -           2         
cnt_2_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
cnt_2_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
cnt_2_cry_16       Net          -        -       0.014     -           2         
cnt_2_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
cnt_2_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
cnt_2_cry_17       Net          -        -       0.014     -           2         
cnt_2_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
cnt_2_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
cnt_2_cry_18       Net          -        -       0.014     -           2         
cnt_2_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
cnt_2_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
cnt_2_cry_19       Net          -        -       0.014     -           2         
cnt_2_cry_20_c     SB_CARRY     CI       In      -         5.423       -         
cnt_2_cry_20_c     SB_CARRY     CO       Out     0.186     5.609       -         
cnt_2_cry_20       Net          -        -       0.014     -           2         
cnt_2_cry_21_c     SB_CARRY     CI       In      -         5.623       -         
cnt_2_cry_21_c     SB_CARRY     CO       Out     0.186     5.809       -         
cnt_2_cry_21       Net          -        -       0.386     -           2         
cnt_RNO_0[22]      SB_LUT4      I3       In      -         6.195       -         
cnt_RNO_0[22]      SB_LUT4      O        Out     0.465     6.660       -         
cnt_2[22]          Net          -        -       1.371     -           1         
cnt_RNO[22]        SB_LUT4      I0       In      -         8.031       -         
cnt_RNO[22]        SB_LUT4      O        Out     0.661     8.693       -         
cnt_3[22]          Net          -        -       1.507     -           1         
cnt[22]            SB_DFF       D        In      -         10.200      -         
=================================================================================
Total path delay (propagation time + setup) of 10.355 is 5.991(57.9%) logic and 4.364(42.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.972
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.817

    - Propagation time:                      10.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.383

    Number of logic level(s):                22
    Starting point:                          cnt[1] / Q
    Ending point:                            cnt[21] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
cnt[1]             SB_DFF       Q        Out     0.796     0.796       -         
cnt[1]             Net          -        -       0.834     -           3         
cnt_2_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
cnt_2_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
cnt_2_cry_1        Net          -        -       0.014     -           2         
cnt_2_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
cnt_2_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
cnt_2_cry_2        Net          -        -       0.014     -           2         
cnt_2_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
cnt_2_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
cnt_2_cry_3        Net          -        -       0.014     -           2         
cnt_2_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
cnt_2_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
cnt_2_cry_4        Net          -        -       0.014     -           2         
cnt_2_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
cnt_2_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
cnt_2_cry_5        Net          -        -       0.014     -           2         
cnt_2_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
cnt_2_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
cnt_2_cry_6        Net          -        -       0.014     -           2         
cnt_2_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
cnt_2_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
cnt_2_cry_7        Net          -        -       0.014     -           2         
cnt_2_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
cnt_2_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
cnt_2_cry_8        Net          -        -       0.014     -           2         
cnt_2_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
cnt_2_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
cnt_2_cry_9        Net          -        -       0.014     -           2         
cnt_2_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
cnt_2_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
cnt_2_cry_10       Net          -        -       0.014     -           2         
cnt_2_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
cnt_2_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
cnt_2_cry_11       Net          -        -       0.014     -           2         
cnt_2_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
cnt_2_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
cnt_2_cry_12       Net          -        -       0.014     -           2         
cnt_2_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
cnt_2_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
cnt_2_cry_13       Net          -        -       0.014     -           2         
cnt_2_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
cnt_2_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
cnt_2_cry_14       Net          -        -       0.014     -           2         
cnt_2_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
cnt_2_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
cnt_2_cry_15       Net          -        -       0.014     -           2         
cnt_2_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
cnt_2_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
cnt_2_cry_16       Net          -        -       0.014     -           2         
cnt_2_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
cnt_2_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
cnt_2_cry_17       Net          -        -       0.014     -           2         
cnt_2_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
cnt_2_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
cnt_2_cry_18       Net          -        -       0.014     -           2         
cnt_2_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
cnt_2_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
cnt_2_cry_19       Net          -        -       0.014     -           2         
cnt_2_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
cnt_2_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
cnt_2_cry_20       Net          -        -       0.386     -           2         
cnt_RNO_0[21]      SB_LUT4      I3       In      -         6.195       -         
cnt_RNO_0[21]      SB_LUT4      O        Out     0.465     6.660       -         
cnt_2[21]          Net          -        -       1.371     -           1         
cnt_RNO[21]        SB_LUT4      I0       In      -         8.031       -         
cnt_RNO[21]        SB_LUT4      O        Out     0.661     8.693       -         
cnt_3[21]          Net          -        -       1.507     -           1         
cnt[21]            SB_DFF       D        In      -         10.200      -         
=================================================================================
Total path delay (propagation time + setup) of 10.355 is 5.991(57.9%) logic and 4.364(42.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.972
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.817

    - Propagation time:                      10.007
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.190

    Number of logic level(s):                22
    Starting point:                          cnt[0] / Q
    Ending point:                            cnt[21] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
cnt[0]             SB_DFF       Q        Out     0.796     0.796       -         
cnt[0]             Net          -        -       0.834     -           4         
cnt_2_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
cnt_2_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
cnt_2_cry_1        Net          -        -       0.014     -           2         
cnt_2_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
cnt_2_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
cnt_2_cry_2        Net          -        -       0.014     -           2         
cnt_2_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
cnt_2_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
cnt_2_cry_3        Net          -        -       0.014     -           2         
cnt_2_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
cnt_2_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
cnt_2_cry_4        Net          -        -       0.014     -           2         
cnt_2_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
cnt_2_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
cnt_2_cry_5        Net          -        -       0.014     -           2         
cnt_2_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
cnt_2_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
cnt_2_cry_6        Net          -        -       0.014     -           2         
cnt_2_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
cnt_2_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
cnt_2_cry_7        Net          -        -       0.014     -           2         
cnt_2_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
cnt_2_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
cnt_2_cry_8        Net          -        -       0.014     -           2         
cnt_2_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
cnt_2_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
cnt_2_cry_9        Net          -        -       0.014     -           2         
cnt_2_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
cnt_2_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
cnt_2_cry_10       Net          -        -       0.014     -           2         
cnt_2_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
cnt_2_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
cnt_2_cry_11       Net          -        -       0.014     -           2         
cnt_2_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
cnt_2_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
cnt_2_cry_12       Net          -        -       0.014     -           2         
cnt_2_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
cnt_2_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
cnt_2_cry_13       Net          -        -       0.014     -           2         
cnt_2_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
cnt_2_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
cnt_2_cry_14       Net          -        -       0.014     -           2         
cnt_2_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
cnt_2_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
cnt_2_cry_15       Net          -        -       0.014     -           2         
cnt_2_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
cnt_2_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
cnt_2_cry_16       Net          -        -       0.014     -           2         
cnt_2_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
cnt_2_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
cnt_2_cry_17       Net          -        -       0.014     -           2         
cnt_2_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
cnt_2_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
cnt_2_cry_18       Net          -        -       0.014     -           2         
cnt_2_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
cnt_2_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
cnt_2_cry_19       Net          -        -       0.014     -           2         
cnt_2_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
cnt_2_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
cnt_2_cry_20       Net          -        -       0.386     -           2         
cnt_RNO_0[21]      SB_LUT4      I3       In      -         6.002       -         
cnt_RNO_0[21]      SB_LUT4      O        Out     0.465     6.467       -         
cnt_2[21]          Net          -        -       1.371     -           1         
cnt_RNO[21]        SB_LUT4      I0       In      -         7.838       -         
cnt_RNO[21]        SB_LUT4      O        Out     0.661     8.499       -         
cnt_3[21]          Net          -        -       1.507     -           1         
cnt[21]            SB_DFF       D        In      -         10.007      -         
=================================================================================
Total path delay (propagation time + setup) of 10.162 is 5.797(57.1%) logic and 4.364(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        22 uses
SB_DFF          25 uses
SB_LUT4         39 uses

I/O ports: 6
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 39 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 39 = 39 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:36:38 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal PIN_13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	1
        LUT with CARRY   	:	7
    LogicCells                  :	40/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.9 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 115.95 MHz | Target: 111.48 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 74
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 74
used logic cells: 40
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 66 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:38:13 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":43:2:43:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":47:2:47:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:38:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:38:13 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:38:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:38:15 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 10:38:15 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:38:15 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 10:38:15 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":94:6:94:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 10:38:16 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:38:16 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:38:29 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":43:2:43:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":47:2:47:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:38:29 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:38:29 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:38:29 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:38:31 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 10:38:31 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:38:31 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 10:38:31 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":94:6:94:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 10:38:32 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:38:32 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:38:59 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@W: CG679 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Previous module with same name Reg_Map
@N: CG1223 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Duplicate module name Reg_Map
@W: CG679 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Previous module with same name SPI
@N: CG1223 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Duplicate module name SPI
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:39:00 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:39:00 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:39:17 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":43:2:43:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":47:2:47:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:39:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:39:17 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:39:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:39:18 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 10:39:18 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:39:19 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 10:39:19 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":94:6:94:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 10:39:20 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:39:20 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:39:44 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":43:2:43:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":47:2:47:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:39:44 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:39:44 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:39:44 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:39:45 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 10:39:46 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:39:46 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 10:39:46 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":94:6:94:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 10:39:47 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:39:47 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	45/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.6 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	45/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.86 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 50 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:43:12 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules/SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":43:2:43:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":47:2:47:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:43:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:43:12 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:43:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:43:14 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 10:43:14 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:43:14 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 10:43:14 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":94:6:94:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":47:2:47:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 10:43:15 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:43:15 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	45/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.6 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	45/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.86 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 50 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:52:21 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v changed - recompiling
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules/SPI.v changed - recompiling
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules/RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":27:7:27:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":69:2:69:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CS153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":100:18:100:18|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:52:21 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:52:21 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 10:53:01 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":27:7:27:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":69:2:69:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":42:2:42:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":144:7:144:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":73:2:73:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":15:2:15:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:53:01 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:53:01 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:53:01 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 10:53:03 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 10:53:03 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":156:12:156:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:53:03 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 10:53:03 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":47:2:47:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":47:2:47:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":36:2:36:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":120:6:120:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":73:2:73:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":145:10:145:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 10:53:04 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 10:53:04 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	45/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.7 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	45/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.86 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 50 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 1 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Active-HDL command:
 design create -a SPI_testBench {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template}; design open -a {C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/SPI_testBench}; addfile {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top_tb.v};designverlibrarysim -L ovi_ice ice 
Active-HDL command:
 design create -a SPI_testbench {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\Test Bench}; design open -a {C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench}; addfile {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top_tb.v};designverlibrarysim -L ovi_ice ice 
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:26:56 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v changed - recompiling
Selecting top level module top
@E: CG389 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":17:12:17:20|Reference to undefined module Reg_Map
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:26:56 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:26:56 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:27:13 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":48:2:48:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:27:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:27:13 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:27:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:27:15 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:27:15 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:27:15 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:27:15 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":95:6:95:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:27:16 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:27:16 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:27:28 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":48:2:48:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:27:29 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:27:29 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:27:29 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:27:30 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:27:30 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:27:30 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:27:31 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":95:6:95:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:27:32 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:27:32 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	45/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.8 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	45/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.86 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 50 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:33:36 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":48:2:48:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:33:36 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:33:36 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:33:36 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:33:38 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:33:38 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:33:38 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:33:38 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":95:6:95:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:33:39 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:33:39 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	45/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.6 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	45/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.86 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 50 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:35:45 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":48:2:48:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:14:4:22|Input addr_data is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:35:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:35:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:35:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:35:47 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:35:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:35:47 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:35:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  54 /        45
   2		0h:00m:00s		    -2.05ns		  52 /        45

   3		0h:00m:00s		    -2.05ns		  52 /        45


   4		0h:00m:00s		    -2.05ns		  52 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net SPI_i.in_cnt9.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 149MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 149MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.firstByte
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 149MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)

@W: MT420 |Found inferred clock top|CLK with period 7.47ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:35:49 2020
#


Top view:               top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                          Starting                                              Arrival           
Instance                  Reference     Type          Pin     Net               Time        Slack 
                          Clock                                                                   
--------------------------------------------------------------------------------------------------
SPI_i.byte_received       top|CLK       SB_DFF        Q       byte_received     0.796       -1.317
SPI_i.state[0]            top|CLK       SB_DFF        Q       state[0]          0.796       -1.317
SPI_i.state[1]            top|CLK       SB_DFFE       Q       state[1]          0.796       -1.245
SPI_i.out_cnt[2]          top|CLK       SB_DFFSR      Q       out_cnt[2]        0.796       -1.214
SPI_i.d1                  top|CLK       SB_DFF        Q       d1                0.796       -1.121
SPI_i.in_cnt[1]           top|CLK       SB_DFFSR      Q       in_cnt[1]         0.796       -1.111
SPI_i.out_data_ess[3]     top|CLK       SB_DFFESS     Q       out_data[3]       0.796       -1.111
SPI_i.out_data_ess[7]     top|CLK       SB_DFFESS     Q       out_data[7]       0.796       -1.069
SPI_i.addr[0]             top|CLK       SB_DFFSR      Q       addr[0]           0.796       -1.049
SPI_i.addr[2]             top|CLK       SB_DFFSR      Q       addr[2]           0.796       -1.049
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFFSR      D       N_25_i              7.311        -1.317
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       N_23_i              7.311        -1.317
SPI_i.in_cnt[2]         top|CLK       SB_DFFSR      D       N_76_i_i            7.311        -1.317
SPI_i.out_cnt[0]        top|CLK       SB_DFFSR      D       N_32_i              7.311        -1.317
SPI_i.out_cnt[1]        top|CLK       SB_DFFSR      D       N_30_i              7.311        -1.317
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       N_75_i_i            7.311        -1.317
SPI_i.state[0]          top|CLK       SB_DFF        D       state               7.311        -1.317
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       N_77                7.311        -1.214
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.311        -1.111
SPI_i.addr[3]           top|CLK       SB_DFFSR      D       addr_5[3]           7.311        -1.049
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.byte_received / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
SPI_i.byte_received             SB_DFF      Q        Out     0.796     0.796       -         
byte_received                   Net         -        -       1.599     -           3         
SPI_i.byte_received_RNIJNRQ     SB_LUT4     I0       In      -         2.395       -         
SPI_i.byte_received_RNIJNRQ     SB_LUT4     O        Out     0.661     3.056       -         
N_84                            Net         -        -       1.371     -           1         
SPI_i.SSELr_RNIF8CV1[1]         SB_LUT4     I0       In      -         4.427       -         
SPI_i.SSELr_RNIF8CV1[1]         SB_LUT4     O        Out     0.661     5.089       -         
N_44                            Net         -        -       1.371     -           3         
SPI_i.state_RNO[0]              SB_LUT4     I0       In      -         6.460       -         
SPI_i.state_RNO[0]              SB_LUT4     O        Out     0.661     7.121       -         
state                           Net         -        -       1.507     -           1         
SPI_i.state[0]                  SB_DFF      D        In      -         8.628       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state[0]             SB_DFF       Q        Out     0.796     0.796       -         
state[0]                   Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_62                       Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_65                       Net          -        -       1.371     -           3         
SPI_i.in_cnt_RNO[0]        SB_LUT4      I0       In      -         6.460       -         
SPI_i.in_cnt_RNO[0]        SB_LUT4      O        Out     0.661     7.121       -         
N_25_i                     Net          -        -       1.507     -           1         
SPI_i.in_cnt[0]            SB_DFFSR     D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.state[0]               SB_DFF       Q        Out     0.796     0.796       -         
state[0]                     Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]       SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]       SB_LUT4      O        Out     0.661     3.056       -         
N_62                         Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1_0[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1_0[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_67                         Net          -        -       1.371     -           3         
SPI_i.out_cnt_RNO[0]         SB_LUT4      I0       In      -         6.460       -         
SPI_i.out_cnt_RNO[0]         SB_LUT4      O        Out     0.661     7.121       -         
N_32_i                       Net          -        -       1.507     -           1         
SPI_i.out_cnt[0]             SB_DFFSR     D        In      -         8.628       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state[0]             SB_DFF       Q        Out     0.796     0.796       -         
state[0]                   Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_62                       Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_65                       Net          -        -       1.371     -           3         
SPI_i.in_cnt_RNO[2]        SB_LUT4      I0       In      -         6.460       -         
SPI_i.in_cnt_RNO[2]        SB_LUT4      O        Out     0.661     7.121       -         
N_76_i_i                   Net          -        -       1.507     -           1         
SPI_i.in_cnt[2]            SB_DFFSR     D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state[0]             SB_DFF       Q        Out     0.796     0.796       -         
state[0]                   Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_62                       Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_65                       Net          -        -       1.371     -           3         
SPI_i.in_cnt_RNO[1]        SB_LUT4      I0       In      -         6.460       -         
SPI_i.in_cnt_RNO[1]        SB_LUT4      O        Out     0.661     7.121       -         
N_23_i                     Net          -        -       1.507     -           1         
SPI_i.in_cnt[1]            SB_DFFSR     D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          10 uses
SB_DFFE         10 uses
SB_DFFESR       5 uses
SB_DFFESS       4 uses
SB_DFFSR        15 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             1 use
SB_LUT4         53 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 53 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:35:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:36:11 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":48:2:48:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:14:4:22|Input addr_data is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:36:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:36:12 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:36:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:36:13 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:36:13 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:36:13 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:36:13 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  54 /        45
   2		0h:00m:00s		    -2.05ns		  52 /        45

   3		0h:00m:00s		    -2.05ns		  52 /        45


   4		0h:00m:00s		    -2.05ns		  52 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net SPI_i.in_cnt9.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 149MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 149MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.firstByte
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 149MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)

@W: MT420 |Found inferred clock top|CLK with period 7.47ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:36:15 2020
#


Top view:               top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                          Starting                                              Arrival           
Instance                  Reference     Type          Pin     Net               Time        Slack 
                          Clock                                                                   
--------------------------------------------------------------------------------------------------
SPI_i.byte_received       top|CLK       SB_DFF        Q       byte_received     0.796       -1.317
SPI_i.state[0]            top|CLK       SB_DFF        Q       state[0]          0.796       -1.317
SPI_i.state[1]            top|CLK       SB_DFFE       Q       state[1]          0.796       -1.245
SPI_i.out_cnt[2]          top|CLK       SB_DFFSR      Q       out_cnt[2]        0.796       -1.214
SPI_i.d1                  top|CLK       SB_DFF        Q       d1                0.796       -1.121
SPI_i.in_cnt[1]           top|CLK       SB_DFFSR      Q       in_cnt[1]         0.796       -1.111
SPI_i.out_data_ess[3]     top|CLK       SB_DFFESS     Q       out_data[3]       0.796       -1.111
SPI_i.out_data_ess[7]     top|CLK       SB_DFFESS     Q       out_data[7]       0.796       -1.069
SPI_i.addr[0]             top|CLK       SB_DFFSR      Q       addr[0]           0.796       -1.049
SPI_i.addr[2]             top|CLK       SB_DFFSR      Q       addr[2]           0.796       -1.049
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFFSR      D       N_25_i              7.311        -1.317
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       N_23_i              7.311        -1.317
SPI_i.in_cnt[2]         top|CLK       SB_DFFSR      D       N_76_i_i            7.311        -1.317
SPI_i.out_cnt[0]        top|CLK       SB_DFFSR      D       N_32_i              7.311        -1.317
SPI_i.out_cnt[1]        top|CLK       SB_DFFSR      D       N_30_i              7.311        -1.317
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       N_75_i_i            7.311        -1.317
SPI_i.state[0]          top|CLK       SB_DFF        D       state               7.311        -1.317
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       N_77                7.311        -1.214
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.311        -1.111
SPI_i.addr[3]           top|CLK       SB_DFFSR      D       addr_5[3]           7.311        -1.049
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.byte_received / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
SPI_i.byte_received             SB_DFF      Q        Out     0.796     0.796       -         
byte_received                   Net         -        -       1.599     -           3         
SPI_i.byte_received_RNIJNRQ     SB_LUT4     I0       In      -         2.395       -         
SPI_i.byte_received_RNIJNRQ     SB_LUT4     O        Out     0.661     3.056       -         
N_84                            Net         -        -       1.371     -           1         
SPI_i.SSELr_RNIF8CV1[1]         SB_LUT4     I0       In      -         4.427       -         
SPI_i.SSELr_RNIF8CV1[1]         SB_LUT4     O        Out     0.661     5.089       -         
N_44                            Net         -        -       1.371     -           3         
SPI_i.state_RNO[0]              SB_LUT4     I0       In      -         6.460       -         
SPI_i.state_RNO[0]              SB_LUT4     O        Out     0.661     7.121       -         
state                           Net         -        -       1.507     -           1         
SPI_i.state[0]                  SB_DFF      D        In      -         8.628       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state[0]             SB_DFF       Q        Out     0.796     0.796       -         
state[0]                   Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_62                       Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_65                       Net          -        -       1.371     -           3         
SPI_i.in_cnt_RNO[0]        SB_LUT4      I0       In      -         6.460       -         
SPI_i.in_cnt_RNO[0]        SB_LUT4      O        Out     0.661     7.121       -         
N_25_i                     Net          -        -       1.507     -           1         
SPI_i.in_cnt[0]            SB_DFFSR     D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.state[0]               SB_DFF       Q        Out     0.796     0.796       -         
state[0]                     Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]       SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]       SB_LUT4      O        Out     0.661     3.056       -         
N_62                         Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1_0[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1_0[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_67                         Net          -        -       1.371     -           3         
SPI_i.out_cnt_RNO[0]         SB_LUT4      I0       In      -         6.460       -         
SPI_i.out_cnt_RNO[0]         SB_LUT4      O        Out     0.661     7.121       -         
N_32_i                       Net          -        -       1.507     -           1         
SPI_i.out_cnt[0]             SB_DFFSR     D        In      -         8.628       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state[0]             SB_DFF       Q        Out     0.796     0.796       -         
state[0]                   Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_62                       Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_65                       Net          -        -       1.371     -           3         
SPI_i.in_cnt_RNO[2]        SB_LUT4      I0       In      -         6.460       -         
SPI_i.in_cnt_RNO[2]        SB_LUT4      O        Out     0.661     7.121       -         
N_76_i_i                   Net          -        -       1.507     -           1         
SPI_i.in_cnt[2]            SB_DFFSR     D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state[0]             SB_DFF       Q        Out     0.796     0.796       -         
state[0]                   Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_62                       Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_65                       Net          -        -       1.371     -           3         
SPI_i.in_cnt_RNO[1]        SB_LUT4      I0       In      -         6.460       -         
SPI_i.in_cnt_RNO[1]        SB_LUT4      O        Out     0.661     7.121       -         
N_23_i                     Net          -        -       1.507     -           1         
SPI_i.in_cnt[1]            SB_DFFSR     D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          10 uses
SB_DFFE         10 uses
SB_DFFESR       5 uses
SB_DFFESS       4 uses
SB_DFFSR        15 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             1 use
SB_LUT4         53 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 53 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:36:15 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	23
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	76
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.9 (sec)

Final Design Statistics
    Number of LUTs      	:	76
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 186.08 MHz | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 211
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 211
used logic cells: 76
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 88 
I1212: Iteration  1 :    30 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:37:55 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":48:2:48:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:37:55 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:37:55 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:37:55 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:37:56 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:37:56 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:37:57 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:37:57 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":95:6:95:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:37:58 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:37:58 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	45/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.6 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	45/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.86 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 50 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:40:18 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":48:2:48:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:40:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:40:18 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:40:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:40:19 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:40:19 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     46   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Found inferred clock top|CLK which controls 46 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:40:20 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:40:20 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  27 /        19
   2		0h:00m:00s		    -1.56ns		  27 /        19
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  36 /        23

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":95:6:95:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               24         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.24ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:40:21 2020
#


Top view:               top
Requested Frequency:    138.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.277

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            138.2 MHz     117.4 MHz     7.237         8.515         -1.277     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.238       -1.277  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                       Starting                                           Arrival           
Instance               Reference     Type        Pin     Net              Time        Slack 
                       Clock                                                                
--------------------------------------------------------------------------------------------
SPI_i.d1[0]            top|CLK       SB_DFF      Q       d1[0]            0.796       -1.277
SPI_i.d1_e[1]          top|CLK       SB_DFFE     Q       d1[1]            0.796       -1.205
SPI_i.SCKr[1]          top|CLK       SB_DFF      Q       SCKr[1]          0.796       0.487 
SPI_i.SCKr[2]          top|CLK       SB_DFF      Q       SCKr[2]          0.796       0.487 
SPI_i.SSELr[1]         top|CLK       SB_DFF      Q       SSELr[1]         0.796       0.487 
SPI_i.SCKr_fast[1]     top|CLK       SB_DFF      Q       SCKr_fast[1]     0.796       0.559 
SPI_i.in_cnt[2]        top|CLK       SB_DFF      Q       in_cnt[2]        0.796       0.559 
SPI_i.out_cnt[0]       top|CLK       SB_DFF      Q       out_cnt[0]       0.796       0.559 
SPI_i.state[0]         top|CLK       SB_DFFE     Q       state[0]         0.796       0.559 
SPI_i.state_1_rep1     top|CLK       SB_DFFE     Q       state_1_rep1     0.796       0.559 
============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                              Required           
Instance                Reference     Type        Pin     Net                 Time         Slack 
                        Clock                                                                    
-------------------------------------------------------------------------------------------------
SPI_i.state[0]          top|CLK       SB_DFFE     D       state_cnst[0]       7.082        -1.277
SPI_i.state[0]          top|CLK       SB_DFFE     E       N_29                7.237        -1.122
SPI_i.state[1]          top|CLK       SB_DFFE     E       N_29                7.237        -1.122
SPI_i.state[2]          top|CLK       SB_DFFE     E       N_29                7.237        -1.122
SPI_i.state_1_rep1      top|CLK       SB_DFFE     E       N_29                7.237        -1.122
SPI_i.state_2_rep1      top|CLK       SB_DFFE     E       N_29                7.237        -1.122
SPI_i.state_fast[1]     top|CLK       SB_DFFE     E       N_29                7.237        -1.122
SPI_i.state_fast[2]     top|CLK       SB_DFFE     E       N_29                7.237        -1.122
SPI_i.byte_received     top|CLK       SB_DFF      D       byte_received_0     7.082        0.487 
SPI_i.in_cnt[0]         top|CLK       SB_DFF      D       in_cnt              7.082        0.487 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.237
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.082

    - Propagation time:                      8.360
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.277

    Number of logic level(s):                3
    Starting point:                          SPI_i.d1[0] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
SPI_i.d1[0]                            SB_DFF      Q        Out     0.796     0.796       -         
d1[0]                                  Net         -        -       1.599     -           4         
SPI_i.state_cnst_1_0_.m5_m3_i_a3_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_cnst_1_0_.m5_m3_i_a3_0     SB_LUT4     O        Out     0.661     3.056       -         
un1_state_12_0_a4_0                    Net         -        -       1.371     -           2         
SPI_i.state_cnst_1_0_.m5_m3_i_x0       SB_LUT4     I3       In      -         4.427       -         
SPI_i.state_cnst_1_0_.m5_m3_i_x0       SB_LUT4     O        Out     0.465     4.893       -         
m5_m3_i_x0                             Net         -        -       1.371     -           1         
SPI_i.state_cnst_1_0_.m5_m3_i_ns       SB_LUT4     I1       In      -         6.263       -         
SPI_i.state_cnst_1_0_.m5_m3_i_ns       SB_LUT4     O        Out     0.589     6.853       -         
state_cnst[0]                          Net         -        -       1.507     -           1         
SPI_i.state[0]                         SB_DFFE     D        In      -         8.360       -         
====================================================================================================
Total path delay (propagation time + setup) of 8.515 is 2.667(31.3%) logic and 5.848(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.237
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.082

    - Propagation time:                      8.287
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.205

    Number of logic level(s):                3
    Starting point:                          SPI_i.d1_e[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
SPI_i.d1_e[1]                          SB_DFFE     Q        Out     0.796     0.796       -         
d1[1]                                  Net         -        -       1.599     -           3         
SPI_i.state_cnst_1_0_.m5_m3_i_a3_0     SB_LUT4     I1       In      -         2.395       -         
SPI_i.state_cnst_1_0_.m5_m3_i_a3_0     SB_LUT4     O        Out     0.589     2.984       -         
un1_state_12_0_a4_0                    Net         -        -       1.371     -           2         
SPI_i.state_cnst_1_0_.m5_m3_i_x0       SB_LUT4     I3       In      -         4.355       -         
SPI_i.state_cnst_1_0_.m5_m3_i_x0       SB_LUT4     O        Out     0.465     4.820       -         
m5_m3_i_x0                             Net         -        -       1.371     -           1         
SPI_i.state_cnst_1_0_.m5_m3_i_ns       SB_LUT4     I1       In      -         6.191       -         
SPI_i.state_cnst_1_0_.m5_m3_i_ns       SB_LUT4     O        Out     0.589     6.780       -         
state_cnst[0]                          Net         -        -       1.507     -           1         
SPI_i.state[0]                         SB_DFFE     D        In      -         8.287       -         
====================================================================================================
Total path delay (propagation time + setup) of 8.442 is 2.594(30.7%) logic and 5.848(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.237
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.237

    - Propagation time:                      8.360
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.122

    Number of logic level(s):                3
    Starting point:                          SPI_i.d1[0] / Q
    Ending point:                            SPI_i.state[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
SPI_i.d1[0]                            SB_DFF      Q        Out     0.796     0.796       -         
d1[0]                                  Net         -        -       1.599     -           4         
SPI_i.state_cnst_1_0_.m5_m3_i_a3_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_cnst_1_0_.m5_m3_i_a3_0     SB_LUT4     O        Out     0.661     3.056       -         
un1_state_12_0_a4_0                    Net         -        -       1.371     -           2         
SPI_i.SSELr_RNICRH01[1]                SB_LUT4     I3       In      -         4.427       -         
SPI_i.SSELr_RNICRH01[1]                SB_LUT4     O        Out     0.465     4.893       -         
SSELr_RNICRH01[1]                      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNI67ND2[1]                SB_LUT4     I1       In      -         6.263       -         
SPI_i.SSELr_RNI67ND2[1]                SB_LUT4     O        Out     0.589     6.853       -         
N_29                                   Net         -        -       1.507     -           7         
SPI_i.state[0]                         SB_DFFE     E        In      -         8.360       -         
====================================================================================================
Total path delay (propagation time + setup) of 8.360 is 2.512(30.0%) logic and 5.848(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.237
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.237

    - Propagation time:                      8.360
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.122

    Number of logic level(s):                3
    Starting point:                          SPI_i.d1[0] / Q
    Ending point:                            SPI_i.state_2_rep1 / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
SPI_i.d1[0]                            SB_DFF      Q        Out     0.796     0.796       -         
d1[0]                                  Net         -        -       1.599     -           4         
SPI_i.state_cnst_1_0_.m5_m3_i_a3_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_cnst_1_0_.m5_m3_i_a3_0     SB_LUT4     O        Out     0.661     3.056       -         
un1_state_12_0_a4_0                    Net         -        -       1.371     -           2         
SPI_i.SSELr_RNICRH01[1]                SB_LUT4     I3       In      -         4.427       -         
SPI_i.SSELr_RNICRH01[1]                SB_LUT4     O        Out     0.465     4.893       -         
SSELr_RNICRH01[1]                      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNI67ND2[1]                SB_LUT4     I1       In      -         6.263       -         
SPI_i.SSELr_RNI67ND2[1]                SB_LUT4     O        Out     0.589     6.853       -         
N_29                                   Net         -        -       1.507     -           7         
SPI_i.state_2_rep1                     SB_DFFE     E        In      -         8.360       -         
====================================================================================================
Total path delay (propagation time + setup) of 8.360 is 2.512(30.0%) logic and 5.848(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.237
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.237

    - Propagation time:                      8.360
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.122

    Number of logic level(s):                3
    Starting point:                          SPI_i.d1[0] / Q
    Ending point:                            SPI_i.state_fast[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
SPI_i.d1[0]                            SB_DFF      Q        Out     0.796     0.796       -         
d1[0]                                  Net         -        -       1.599     -           4         
SPI_i.state_cnst_1_0_.m5_m3_i_a3_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_cnst_1_0_.m5_m3_i_a3_0     SB_LUT4     O        Out     0.661     3.056       -         
un1_state_12_0_a4_0                    Net         -        -       1.371     -           2         
SPI_i.SSELr_RNICRH01[1]                SB_LUT4     I3       In      -         4.427       -         
SPI_i.SSELr_RNICRH01[1]                SB_LUT4     O        Out     0.465     4.893       -         
SSELr_RNICRH01[1]                      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNI67ND2[1]                SB_LUT4     I1       In      -         6.263       -         
SPI_i.SSELr_RNI67ND2[1]                SB_LUT4     O        Out     0.589     6.853       -         
N_29                                   Net         -        -       1.507     -           7         
SPI_i.state_fast[2]                    SB_DFFE     E        In      -         8.360       -         
====================================================================================================
Total path delay (propagation time + setup) of 8.360 is 2.512(30.0%) logic and 5.848(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         8 uses
SB_DFFESR       1 use
SB_DFFESS       1 use
SB_DFFSR        1 use
VCC             1 use
SB_LUT4         42 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 42 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 42 = 42 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:40:21 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	49
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	25
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	49/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.1 (sec)

Final Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	49/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 201.75 MHz | Target: 138.12 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 131
used logic cells: 49
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 131
used logic cells: 49
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 55 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:41:52 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":36:12:36:13|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":48:2:48:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:41:53 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:41:53 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:41:53 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:41:54 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:41:54 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     189.1 MHz     5.287         inferred     Autoconstr_clkgroup_0     44   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Found inferred clock top|CLK which controls 44 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:41:54 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:41:55 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  22 /        17
   2		0h:00m:00s		    -1.56ns		  22 /        17
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 12 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[0] (in view: work.top(verilog)) with 12 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication


@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":95:6:95:13|Replicating instance SPI_i.in_cnt12 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               21         SPI_i.state_0_rep1
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:41:56 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type         Pin     Net               Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF       Q       SCKr[1]           0.796       -1.013
SPI_i.in_cnt[0]         top|CLK       SB_DFFSR     Q       in_cnt[0]         0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF       Q       SCKr[2]           0.796       -0.940
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR     Q       in_cnt[1]         0.796       -0.940
SPI_i.state[1]          top|CLK       SB_DFF       Q       state[1]          0.796       -0.940
SPI_i.state_2_rep1      top|CLK       SB_DFFE      Q       state_2_rep1      0.796       -0.909
SPI_i.state_0_rep1      top|CLK       SB_DFFE      Q       state_0_rep1      0.796       -0.868
SPI_i.byte_received     top|CLK       SB_DFF       Q       byte_received     0.796       -0.868
SPI_i.state_fast[2]     top|CLK       SB_DFFE      Q       state_fast[2]     0.796       -0.837
SPI_i.in_cnt[2]         top|CLK       SB_DFFSR     Q       in_cnt[2]         0.796       -0.816
===============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                     Required           
Instance                 Reference     Type          Pin     Net                      Time         Slack 
                         Clock                                                                           
---------------------------------------------------------------------------------------------------------
SPI_i.byte_received      top|CLK       SB_DFF        D       byte_received_0          5.583        -1.013
SPI_i.in_cnt[0]          top|CLK       SB_DFFSR      D       in_cnt_RNO[0]            5.583        -1.013
SPI_i.in_cnt[1]          top|CLK       SB_DFFSR      D       in_cnt_RNO[1]            5.583        -1.013
SPI_i.in_cnt[2]          top|CLK       SB_DFFSR      D       in_cnt_RNO[2]            5.583        -1.013
SPI_i.out_cnt[0]         top|CLK       SB_DFFSR      D       out_cnt_RNO[0]           5.583        -0.940
SPI_i.state[1]           top|CLK       SB_DFF        D       state                    5.583        -0.868
SPI_i.bit_out            top|CLK       SB_DFFSR      D       bit_out                  5.583        -0.816
SPI_i.out_cnt_esr[1]     top|CLK       SB_DFFESR     E       out_cnt_0_sqmuxa_0_0     5.738        -0.785
SPI_i.state[0]           top|CLK       SB_DFFE       E       state_1_sqmuxa_2_i       5.738        -0.785
SPI_i.state[2]           top|CLK       SB_DFFE       E       state_1_sqmuxa_2_i       5.738        -0.785
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.byte_received / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.SCKr[1]                 SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                       Net         -        -       1.599     -           7         
SPI_i.byte_received_RNO_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.byte_received_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
G_13_1                        Net         -        -       1.371     -           1         
SPI_i.byte_received_RNO       SB_LUT4     I0       In      -         4.427       -         
SPI_i.byte_received_RNO       SB_LUT4     O        Out     0.661     5.089       -         
byte_received_0               Net         -        -       1.507     -           1         
SPI_i.byte_received           SB_DFF      D        In      -         6.596       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.in_cnt[0] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.in_cnt[0]           SB_DFFSR     Q        Out     0.796     0.796       -         
in_cnt[0]                 Net          -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4      O        Out     0.661     3.056       -         
N_12_mux                  Net          -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4      I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4      O        Out     0.661     5.089       -         
in_cnt_RNO[2]             Net          -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFFSR     D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF       Q        Out     0.796     0.796       -         
SCKr[1]                   Net          -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4      O        Out     0.661     3.056       -         
G_9_1                     Net          -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4      I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4      O        Out     0.661     5.089       -         
in_cnt_RNO[1]             Net          -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFFSR     D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF       Q        Out     0.796     0.796       -         
SCKr[1]                   Net          -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4      O        Out     0.661     3.056       -         
in_cnt_RNO_0[0]           Net          -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4      I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4      O        Out     0.661     5.089       -         
in_cnt_RNO[0]             Net          -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFFSR     D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.byte_received / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.SCKr[2]                 SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                       Net         -        -       1.599     -           6         
SPI_i.byte_received_RNO_0     SB_LUT4     I1       In      -         2.395       -         
SPI_i.byte_received_RNO_0     SB_LUT4     O        Out     0.589     2.984       -         
G_13_1                        Net         -        -       1.371     -           1         
SPI_i.byte_received_RNO       SB_LUT4     I0       In      -         4.355       -         
SPI_i.byte_received_RNO       SB_LUT4     O        Out     0.661     5.017       -         
byte_received_0               Net         -        -       1.507     -           1         
SPI_i.byte_received           SB_DFF      D        In      -         6.524       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          7 uses
SB_DFFE         6 uses
SB_DFFESR       2 uses
SB_DFFSR        5 uses
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         32 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 32 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:41:56 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	37/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.7 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	37/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.26 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 117
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 117
used logic cells: 37
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 42 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:43:45 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":48:2:48:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:43:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:43:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:43:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:43:47 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:43:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:43:47 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:43:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":95:6:95:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":48:2:48:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:43:49 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:43:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
Active-HDL command:
 design create -a SPI_TestBench {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\Test Bench\SPI_testbench}; design open -a {C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/SPI_TestBench}; addfile {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top_tb.v};designverlibrarysim -L ovi_ice ice 
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:48:24 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":49:2:49:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:48:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:48:24 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:48:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:48:26 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:48:26 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:48:26 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:48:26 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":96:6:96:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:48:27 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:48:27 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:48:40 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":49:2:49:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:48:40 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:48:40 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:48:40 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:48:41 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:48:41 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:48:42 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:48:42 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  33 /        22

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":10:2:10:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":96:6:96:13|Replicating instance SPI_i.in_cnt12_0_a4 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:48:43 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.SCKr_fast[1]      top|CLK       SB_DFF      Q       SCKr_fast[1]      0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -0.940
SPI_i.in_cnt[2]         top|CLK       SB_DFF      Q       in_cnt[2]         0.796       -0.940
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE     Q       state_1_rep1      0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFF       D       out_cnt_0           5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE      D       byte_received_2     5.583        -0.909
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data_en[2]      5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_29                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_8_0                     Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[2]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
G_9_i_o2_0_1              Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
out_cnt_r_1_0[0]           Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                    Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr_fast[1] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr_fast[1]        SB_DFF      Q        Out     0.796     0.796       -         
SCKr_fast[1]              Net         -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[0]     SB_LUT4     O        Out     0.589     2.984       -         
N_8_mux_i_1               Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[0]       SB_LUT4     I0       In      -         4.355       -         
SPI_i.in_cnt_RNO[0]       SB_LUT4     O        Out     0.661     5.017       -         
in_cnt                    Net         -        -       1.507     -           1         
SPI_i.in_cnt[0]           SB_DFF      D        In      -         6.524       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          13 uses
SB_DFFE         7 uses
SB_DFFESR       1 use
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:48:43 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	45/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.8 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	45/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.86 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 45
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 50 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 15:54:45 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":20:4:20:9|Register bit cnt[4] is always 0.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":20:4:20:9|Pruning register bit 4 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":49:2:49:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:54:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:54:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:54:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 15:54:47 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 15:54:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":28:12:28:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                     Requested     Requested     Clock                      Clock                     Clock
Clock                     Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------
top|CLK                   1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
top|clk_derived_clock     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     45   
================================================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":20:4:20:9|Found inferred clock top|CLK which controls 5 sequential elements including cnt[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:54:47 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 15:54:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  36 /        23
   2		0h:00m:00s		    -1.56ns		  35 /        23
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  45 /        27


   4		0h:00m:00s		    -1.56ns		  43 /        27
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|clk_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
22 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               27         clk            
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.47ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 15:54:49 2020
#


Top view:               top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SSELr[1]          top|CLK       SB_DFFE     Q       SSELr[1]          0.796       -1.317
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -1.245
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -1.245
SPI_i.state_fast[1]     top|CLK       SB_DFFE     Q       state_fast[1]     0.796       -1.214
SPI_i.state[0]          top|CLK       SB_DFF      Q       state[0]          0.796       -1.173
SPI_i.SCKr[1]           top|CLK       SB_DFFE     Q       SCKr[1]           0.796       -1.121
cnt[0]                  top|CLK       SB_DFF      Q       cnt[0]            0.796       -1.121
SPI_i.state_fast[2]     top|CLK       SB_DFFE     Q       state_fast[2]     0.796       -1.121
SPI_i.state_2_rep1      top|CLK       SB_DFFE     Q       state_2_rep1      0.796       -1.059
SPI_i.SCKr[2]           top|CLK       SB_DFFE     Q       SCKr[2]           0.796       -1.049
==============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                  Required           
Instance                 Reference     Type          Pin     Net                   Time         Slack 
                         Clock                                                                        
------------------------------------------------------------------------------------------------------
SPI_i.state[0]           top|CLK       SB_DFF        D       state                 7.311        -1.317
SPI_i.bit_out            top|CLK       SB_DFFSR      D       bit_out_en            7.311        -1.121
SPI_i.new_addr_esr       top|CLK       SB_DFFESR     E       N_43_0                7.466        -1.090
SPI_i.in_cnt_esr[1]      top|CLK       SB_DFFESR     E       N_17_0                7.466        -1.059
SPI_i.in_cnt_esr[2]      top|CLK       SB_DFFESR     E       N_17_0                7.466        -1.059
SPI_i.out_cnt_esr[1]     top|CLK       SB_DFFESR     E       N_17_0                7.466        -1.059
SPI_i.bit_out            top|CLK       SB_DFFSR      R       state_RNIMSJ32[1]     7.311        0.715 
SPI_i.in_cnt[0]          top|CLK       SB_DFFSR      D       in_cnt                7.311        0.715 
SPI_i.in_cnt[0]          top|CLK       SB_DFFSR      R       state_RNIMSJ32[1]     7.311        0.715 
SPI_i.in_cnt_esr[1]      top|CLK       SB_DFFESR     D       in_cnt_esr_RNO[1]     7.311        0.715 
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.SSELr[1]              SB_DFFE     Q        Out     0.796     0.796       -         
SSELr[1]                    Net         -        -       1.599     -           2         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     O        Out     0.661     3.056       -         
state_1_sqmuxa_2_i_0_0      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     I0       In      -         4.427       -         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     O        Out     0.661     5.089       -         
SSELr_RNICQO84[1]           Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]          SB_LUT4     I0       In      -         6.460       -         
SPI_i.state_RNO[0]          SB_LUT4     O        Out     0.661     7.121       -         
state                       Net         -        -       1.507     -           1         
SPI_i.state[0]              SB_DFF      D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          SPI_i.byte_received / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.byte_received         SB_DFFE     Q        Out     0.796     0.796       -         
byte_received               Net         -        -       1.599     -           4         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     O        Out     0.589     2.984       -         
state_1_sqmuxa_2_i_0_0      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     I0       In      -         4.355       -         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     O        Out     0.661     5.017       -         
SSELr_RNICQO84[1]           Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]          SB_LUT4     I0       In      -         6.388       -         
SPI_i.state_RNO[0]          SB_LUT4     O        Out     0.661     7.049       -         
state                       Net         -        -       1.507     -           1         
SPI_i.state[0]              SB_DFF      D        In      -         8.556       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          SPI_i.d1 / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI_i.d1                         SB_DFF      Q        Out     0.796     0.796       -         
d1                               Net         -        -       1.599     -           3         
SPI_i.state_fast_RNILG881[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_fast_RNILG881[2]     SB_LUT4     O        Out     0.661     3.056       -         
un1_state_12_0                   Net         -        -       1.371     -           2         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     I1       In      -         4.427       -         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     O        Out     0.589     5.017       -         
SSELr_RNICQO84[1]                Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]               SB_LUT4     I0       In      -         6.388       -         
SPI_i.state_RNO[0]               SB_LUT4     O        Out     0.661     7.049       -         
state                            Net         -        -       1.507     -           1         
SPI_i.state[0]                   SB_DFF      D        In      -         8.556       -         
==============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          SPI_i.state_fast[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state_fast[1]         SB_DFFE     Q        Out     0.796     0.796       -         
state_fast[1]               Net         -        -       1.599     -           3         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     I2       In      -         2.395       -         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     O        Out     0.558     2.953       -         
state_1_sqmuxa_2_i_0_0      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     I0       In      -         4.324       -         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     O        Out     0.661     4.986       -         
SSELr_RNICQO84[1]           Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]          SB_LUT4     I0       In      -         6.356       -         
SPI_i.state_RNO[0]          SB_LUT4     O        Out     0.661     7.018       -         
state                       Net         -        -       1.507     -           1         
SPI_i.state[0]              SB_DFF      D        In      -         8.525       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.173

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI_i.state[0]                   SB_DFF      Q        Out     0.796     0.796       -         
state[0]                         Net         -        -       1.599     -           15        
SPI_i.state_fast_RNILG881[2]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.state_fast_RNILG881[2]     SB_LUT4     O        Out     0.589     2.984       -         
un1_state_12_0                   Net         -        -       1.371     -           2         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     I1       In      -         4.355       -         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     O        Out     0.589     4.944       -         
SSELr_RNICQO84[1]                Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]               SB_LUT4     I0       In      -         6.315       -         
SPI_i.state_RNO[0]               SB_LUT4     O        Out     0.661     6.977       -         
state                            Net         -        -       1.507     -           1         
SPI_i.state[0]                   SB_DFF      D        In      -         8.484       -         
==============================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          7 uses
SB_DFFE         12 uses
SB_DFFESR       4 uses
SB_DFFSR        3 uses
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         45 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 15:54:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	53/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.0 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	53/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 172.03 MHz | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 160
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 160
used logic cells: 53
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 60 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:04:19 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":20:4:20:9|Register bit cnt[4] is always 0.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":20:4:20:9|Pruning register bit 4 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":49:2:49:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:04:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:04:19 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:04:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:04:20 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 16:04:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":28:12:28:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                     Requested     Requested     Clock                      Clock                     Clock
Clock                     Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------
top|CLK                   1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
top|clk_derived_clock     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     45   
================================================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":20:4:20:9|Found inferred clock top|CLK which controls 5 sequential elements including cnt[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:04:21 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 16:04:21 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  36 /        23
   2		0h:00m:00s		    -1.56ns		  35 /        23
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  45 /        27


   4		0h:00m:00s		    -1.56ns		  43 /        27
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|clk_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
22 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               27         clk            
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.47ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 16:04:22 2020
#


Top view:               top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SSELr[1]          top|CLK       SB_DFFE     Q       SSELr[1]          0.796       -1.317
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -1.245
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -1.245
SPI_i.state_fast[1]     top|CLK       SB_DFFE     Q       state_fast[1]     0.796       -1.214
SPI_i.state[0]          top|CLK       SB_DFF      Q       state[0]          0.796       -1.173
SPI_i.SCKr[1]           top|CLK       SB_DFFE     Q       SCKr[1]           0.796       -1.121
cnt[0]                  top|CLK       SB_DFF      Q       cnt[0]            0.796       -1.121
SPI_i.state_fast[2]     top|CLK       SB_DFFE     Q       state_fast[2]     0.796       -1.121
SPI_i.state_2_rep1      top|CLK       SB_DFFE     Q       state_2_rep1      0.796       -1.059
SPI_i.SCKr[2]           top|CLK       SB_DFFE     Q       SCKr[2]           0.796       -1.049
==============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                  Required           
Instance                 Reference     Type          Pin     Net                   Time         Slack 
                         Clock                                                                        
------------------------------------------------------------------------------------------------------
SPI_i.state[0]           top|CLK       SB_DFF        D       state                 7.311        -1.317
SPI_i.bit_out            top|CLK       SB_DFFSR      D       bit_out_en            7.311        -1.121
SPI_i.new_addr_esr       top|CLK       SB_DFFESR     E       N_43_0                7.466        -1.090
SPI_i.in_cnt_esr[1]      top|CLK       SB_DFFESR     E       N_17_0                7.466        -1.059
SPI_i.in_cnt_esr[2]      top|CLK       SB_DFFESR     E       N_17_0                7.466        -1.059
SPI_i.out_cnt_esr[1]     top|CLK       SB_DFFESR     E       N_17_0                7.466        -1.059
SPI_i.bit_out            top|CLK       SB_DFFSR      R       state_RNIMSJ32[1]     7.311        0.715 
SPI_i.in_cnt[0]          top|CLK       SB_DFFSR      D       in_cnt                7.311        0.715 
SPI_i.in_cnt[0]          top|CLK       SB_DFFSR      R       state_RNIMSJ32[1]     7.311        0.715 
SPI_i.in_cnt_esr[1]      top|CLK       SB_DFFESR     D       in_cnt_esr_RNO[1]     7.311        0.715 
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.SSELr[1]              SB_DFFE     Q        Out     0.796     0.796       -         
SSELr[1]                    Net         -        -       1.599     -           2         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     O        Out     0.661     3.056       -         
state_1_sqmuxa_2_i_0_0      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     I0       In      -         4.427       -         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     O        Out     0.661     5.089       -         
SSELr_RNICQO84[1]           Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]          SB_LUT4     I0       In      -         6.460       -         
SPI_i.state_RNO[0]          SB_LUT4     O        Out     0.661     7.121       -         
state                       Net         -        -       1.507     -           1         
SPI_i.state[0]              SB_DFF      D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          SPI_i.byte_received / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.byte_received         SB_DFFE     Q        Out     0.796     0.796       -         
byte_received               Net         -        -       1.599     -           4         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     O        Out     0.589     2.984       -         
state_1_sqmuxa_2_i_0_0      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     I0       In      -         4.355       -         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     O        Out     0.661     5.017       -         
SSELr_RNICQO84[1]           Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]          SB_LUT4     I0       In      -         6.388       -         
SPI_i.state_RNO[0]          SB_LUT4     O        Out     0.661     7.049       -         
state                       Net         -        -       1.507     -           1         
SPI_i.state[0]              SB_DFF      D        In      -         8.556       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          SPI_i.d1 / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI_i.d1                         SB_DFF      Q        Out     0.796     0.796       -         
d1                               Net         -        -       1.599     -           3         
SPI_i.state_fast_RNILG881[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_fast_RNILG881[2]     SB_LUT4     O        Out     0.661     3.056       -         
un1_state_12_0                   Net         -        -       1.371     -           2         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     I1       In      -         4.427       -         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     O        Out     0.589     5.017       -         
SSELr_RNICQO84[1]                Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]               SB_LUT4     I0       In      -         6.388       -         
SPI_i.state_RNO[0]               SB_LUT4     O        Out     0.661     7.049       -         
state                            Net         -        -       1.507     -           1         
SPI_i.state[0]                   SB_DFF      D        In      -         8.556       -         
==============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          SPI_i.state_fast[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state_fast[1]         SB_DFFE     Q        Out     0.796     0.796       -         
state_fast[1]               Net         -        -       1.599     -           3         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     I2       In      -         2.395       -         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     O        Out     0.558     2.953       -         
state_1_sqmuxa_2_i_0_0      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     I0       In      -         4.324       -         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     O        Out     0.661     4.986       -         
SSELr_RNICQO84[1]           Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]          SB_LUT4     I0       In      -         6.356       -         
SPI_i.state_RNO[0]          SB_LUT4     O        Out     0.661     7.018       -         
state                       Net         -        -       1.507     -           1         
SPI_i.state[0]              SB_DFF      D        In      -         8.525       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.173

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI_i.state[0]                   SB_DFF      Q        Out     0.796     0.796       -         
state[0]                         Net         -        -       1.599     -           15        
SPI_i.state_fast_RNILG881[2]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.state_fast_RNILG881[2]     SB_LUT4     O        Out     0.589     2.984       -         
un1_state_12_0                   Net         -        -       1.371     -           2         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     I1       In      -         4.355       -         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     O        Out     0.589     4.944       -         
SSELr_RNICQO84[1]                Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]               SB_LUT4     I0       In      -         6.315       -         
SPI_i.state_RNO[0]               SB_LUT4     O        Out     0.661     6.977       -         
state                            Net         -        -       1.507     -           1         
SPI_i.state[0]                   SB_DFF      D        In      -         8.484       -         
==============================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          7 uses
SB_DFFE         12 uses
SB_DFFESR       4 uses
SB_DFFSR        3 uses
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         45 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:04:22 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	53/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.2 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	53/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 172.10 MHz | Target: 16.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:06:24 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":20:4:20:9|Register bit cnt[4] is always 0.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":20:4:20:9|Pruning register bit 4 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":49:2:49:7|Trying to extract state machine for register state.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:06:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:06:24 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:06:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:06:25 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 16:06:25 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":28:12:28:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                     Requested     Requested     Clock                      Clock                     Clock
Clock                     Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------
top|CLK                   1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
top|clk_derived_clock     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     45   
================================================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":20:4:20:9|Found inferred clock top|CLK which controls 5 sequential elements including cnt[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:06:26 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 16:06:26 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance out_data[0] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  36 /        23
   2		0h:00m:00s		    -1.56ns		  35 /        23
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.56ns		  45 /        27


   4		0h:00m:00s		    -1.56ns		  43 /        27
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|clk_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
22 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               27         clk            
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.47ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 16:06:27 2020
#


Top view:               top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SSELr[1]          top|CLK       SB_DFFE     Q       SSELr[1]          0.796       -1.317
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       -1.245
SPI_i.d1                top|CLK       SB_DFF      Q       d1                0.796       -1.245
SPI_i.state_fast[1]     top|CLK       SB_DFFE     Q       state_fast[1]     0.796       -1.214
SPI_i.state[0]          top|CLK       SB_DFF      Q       state[0]          0.796       -1.173
SPI_i.SCKr[1]           top|CLK       SB_DFFE     Q       SCKr[1]           0.796       -1.121
cnt[0]                  top|CLK       SB_DFF      Q       cnt[0]            0.796       -1.121
SPI_i.state_fast[2]     top|CLK       SB_DFFE     Q       state_fast[2]     0.796       -1.121
SPI_i.state_2_rep1      top|CLK       SB_DFFE     Q       state_2_rep1      0.796       -1.059
SPI_i.SCKr[2]           top|CLK       SB_DFFE     Q       SCKr[2]           0.796       -1.049
==============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                  Required           
Instance                 Reference     Type          Pin     Net                   Time         Slack 
                         Clock                                                                        
------------------------------------------------------------------------------------------------------
SPI_i.state[0]           top|CLK       SB_DFF        D       state                 7.311        -1.317
SPI_i.bit_out            top|CLK       SB_DFFSR      D       bit_out_en            7.311        -1.121
SPI_i.new_addr_esr       top|CLK       SB_DFFESR     E       N_43_0                7.466        -1.090
SPI_i.in_cnt_esr[1]      top|CLK       SB_DFFESR     E       N_17_0                7.466        -1.059
SPI_i.in_cnt_esr[2]      top|CLK       SB_DFFESR     E       N_17_0                7.466        -1.059
SPI_i.out_cnt_esr[1]     top|CLK       SB_DFFESR     E       N_17_0                7.466        -1.059
SPI_i.bit_out            top|CLK       SB_DFFSR      R       state_RNIMSJ32[1]     7.311        0.715 
SPI_i.in_cnt[0]          top|CLK       SB_DFFSR      D       in_cnt                7.311        0.715 
SPI_i.in_cnt[0]          top|CLK       SB_DFFSR      R       state_RNIMSJ32[1]     7.311        0.715 
SPI_i.in_cnt_esr[1]      top|CLK       SB_DFFESR     D       in_cnt_esr_RNO[1]     7.311        0.715 
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.SSELr[1]              SB_DFFE     Q        Out     0.796     0.796       -         
SSELr[1]                    Net         -        -       1.599     -           2         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     O        Out     0.661     3.056       -         
state_1_sqmuxa_2_i_0_0      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     I0       In      -         4.427       -         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     O        Out     0.661     5.089       -         
SSELr_RNICQO84[1]           Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]          SB_LUT4     I0       In      -         6.460       -         
SPI_i.state_RNO[0]          SB_LUT4     O        Out     0.661     7.121       -         
state                       Net         -        -       1.507     -           1         
SPI_i.state[0]              SB_DFF      D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          SPI_i.byte_received / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.byte_received         SB_DFFE     Q        Out     0.796     0.796       -         
byte_received               Net         -        -       1.599     -           4         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     O        Out     0.589     2.984       -         
state_1_sqmuxa_2_i_0_0      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     I0       In      -         4.355       -         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     O        Out     0.661     5.017       -         
SSELr_RNICQO84[1]           Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]          SB_LUT4     I0       In      -         6.388       -         
SPI_i.state_RNO[0]          SB_LUT4     O        Out     0.661     7.049       -         
state                       Net         -        -       1.507     -           1         
SPI_i.state[0]              SB_DFF      D        In      -         8.556       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          SPI_i.d1 / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI_i.d1                         SB_DFF      Q        Out     0.796     0.796       -         
d1                               Net         -        -       1.599     -           3         
SPI_i.state_fast_RNILG881[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_fast_RNILG881[2]     SB_LUT4     O        Out     0.661     3.056       -         
un1_state_12_0                   Net         -        -       1.371     -           2         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     I1       In      -         4.427       -         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     O        Out     0.589     5.017       -         
SSELr_RNICQO84[1]                Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]               SB_LUT4     I0       In      -         6.388       -         
SPI_i.state_RNO[0]               SB_LUT4     O        Out     0.661     7.049       -         
state                            Net         -        -       1.507     -           1         
SPI_i.state[0]                   SB_DFF      D        In      -         8.556       -         
==============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          SPI_i.state_fast[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state_fast[1]         SB_DFFE     Q        Out     0.796     0.796       -         
state_fast[1]               Net         -        -       1.599     -           3         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     I2       In      -         2.395       -         
SPI_i.SSELr_RNI3UV91[1]     SB_LUT4     O        Out     0.558     2.953       -         
state_1_sqmuxa_2_i_0_0      Net         -        -       1.371     -           1         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     I0       In      -         4.324       -         
SPI_i.SSELr_RNICQO84[1]     SB_LUT4     O        Out     0.661     4.986       -         
SSELr_RNICQO84[1]           Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]          SB_LUT4     I0       In      -         6.356       -         
SPI_i.state_RNO[0]          SB_LUT4     O        Out     0.661     7.018       -         
state                       Net         -        -       1.507     -           1         
SPI_i.state[0]              SB_DFF      D        In      -         8.525       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.173

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI_i.state[0]                   SB_DFF      Q        Out     0.796     0.796       -         
state[0]                         Net         -        -       1.599     -           15        
SPI_i.state_fast_RNILG881[2]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.state_fast_RNILG881[2]     SB_LUT4     O        Out     0.589     2.984       -         
un1_state_12_0                   Net         -        -       1.371     -           2         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     I1       In      -         4.355       -         
SPI_i.SSELr_RNICQO84[1]          SB_LUT4     O        Out     0.589     4.944       -         
SSELr_RNICQO84[1]                Net         -        -       1.371     -           7         
SPI_i.state_RNO[0]               SB_LUT4     I0       In      -         6.315       -         
SPI_i.state_RNO[0]               SB_LUT4     O        Out     0.661     6.977       -         
state                            Net         -        -       1.507     -           1         
SPI_i.state[0]                   SB_DFF      D        In      -         8.484       -         
==============================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          7 uses
SB_DFFE         12 uses
SB_DFFESR       4 uses
SB_DFFSR        3 uses
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         45 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:06:27 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	53/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.2 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	53/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 172.10 MHz | Target: 16.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 53
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	53/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.0 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	53/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 172.03 MHz | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 160
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 160
used logic cells: 53
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 60 
I1212: Iteration  1 :    16 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " -s"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/constraint/CLK.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/constraint/CLK.sdc
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/constraint/CLK.sdc
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc)
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	53/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.3 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	53/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 172.10 MHz | Target: 16.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 53
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " -s"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\constraint\CLK.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\constraint\CLK.sdc
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\constraint\CLK.sdc
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc)
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	53/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.4 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	53/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: N/A | Target: 16.00 MHz
Clock: CLK_0_c_g | Frequency: 172.10 MHz | Target: 16.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 53
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:17:25 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":32:4:32:12|Assignment target addr_data must be of type reg or genvar
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:17:26 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:17:26 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:18:14 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":27:2:27:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":53:2:53:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Some of the address location in the memory "registers" are not assigned.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":20:4:20:9|Register bit cnt[4] is always 0.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":20:4:20:9|Pruning register bit 4 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[0] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[2] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[3] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[4] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[5] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[7] is always 1.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Pruning register bit 2 of out_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:14:4:22|Input addr_data is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:18:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:18:14 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:18:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:18:15 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 16:18:16 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":28:12:28:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                     Requested     Requested     Clock                      Clock                     Clock
Clock                     Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------
top|CLK                   1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
top|clk_derived_clock     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     36   
================================================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":20:4:20:9|Found inferred clock top|CLK which controls 5 sequential elements including cnt[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:18:16 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 16:18:16 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.97ns		  34 /        22
   2		0h:00m:00s		    -1.97ns		  33 /        22

   3		0h:00m:00s		    -1.22ns		  34 /        22

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|clk_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
17 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               22         clk            
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.40ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 16:18:17 2020
#


Top view:               top
Requested Frequency:    135.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.1 MHz     114.8 MHz     7.404         8.711         -1.307     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                       Arrival           
Instance           Reference     Type        Pin     Net          Time        Slack 
                   Clock                                                            
------------------------------------------------------------------------------------
SPI_i.SCKr[1]      top|CLK       SB_DFFE     Q       SCKr[1]      0.796       -1.307
clk                top|CLK       SB_DFF      Q       clk_i        0.796       -1.276
SPI_i.SCKr[2]      top|CLK       SB_DFFE     Q       SCKr[2]      0.796       -1.234
cnt[1]             top|CLK       SB_DFF      Q       cnt[1]       0.796       -1.203
SPI_i.state[0]     top|CLK       SB_DFF      Q       state[0]     0.796       -1.203
cnt[2]             top|CLK       SB_DFF      Q       cnt[2]       0.796       -1.172
SPI_i.state[2]     top|CLK       SB_DFFE     Q       state[2]     0.796       -1.110
SPI_i.state[1]     top|CLK       SB_DFFE     Q       state[1]     0.796       -1.079
cnt[3]             top|CLK       SB_DFF      Q       cnt[3]       0.796       -1.079
cnt[0]             top|CLK       SB_DFF      Q       cnt[0]       0.796       -0.955
====================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                  Required           
Instance               Reference     Type          Pin     Net                   Time         Slack 
                       Clock                                                                        
----------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]        top|CLK       SB_DFFSR      D       in_cnt_1              7.249        -1.307
SPI_i.out_cnt[0]       top|CLK       SB_DFFSR      D       out_cnt               7.249        -1.307
SPI_i.out_cnt[1]       top|CLK       SB_DFFSR      D       out_cnt_en[1]         7.249        -1.307
SPI_i.bit_out          top|CLK       SB_DFFSR      D       bit_out               7.249        -1.276
SPI_i.in_cnt[1]        top|CLK       SB_DFFSR      D       in_cnt_0              7.249        -1.276
SPI_i.in_cnt[2]        top|CLK       SB_DFFSR      D       in_cnt                7.249        -1.276
SPI_i.state[0]         top|CLK       SB_DFF        D       state                 7.249        -1.172
SPI_i.new_addr_esr     top|CLK       SB_DFFESR     E       N_40_0                7.404        -1.152
SPI_i.state[1]         top|CLK       SB_DFFE       E       SSELr_RNIMIVF3[1]     7.404        -1.017
SPI_i.state[2]         top|CLK       SB_DFFE       E       SSELr_RNIMIVF3[1]     7.404        -1.017
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
SPI_i.SCKr[1]                 SB_DFFE      Q        Out     0.796     0.796       -         
SCKr[1]                       Net          -        -       1.599     -           5         
SPI_i.SCKr_RNILLLB1_0[2]      SB_LUT4      I0       In      -         2.395       -         
SPI_i.SCKr_RNILLLB1_0[2]      SB_LUT4      O        Out     0.661     3.056       -         
SCKr_RNILLLB1_0[2]            Net          -        -       1.371     -           1         
SPI_i.state_RNI1MIH1_0[1]     SB_LUT4      I1       In      -         4.427       -         
SPI_i.state_RNI1MIH1_0[1]     SB_LUT4      O        Out     0.589     5.017       -         
N_36                          Net          -        -       1.371     -           2         
SPI_i.out_cnt_RNO[0]          SB_LUT4      I0       In      -         6.388       -         
SPI_i.out_cnt_RNO[0]          SB_LUT4      O        Out     0.661     7.049       -         
out_cnt                       Net          -        -       1.507     -           1         
SPI_i.out_cnt[0]              SB_DFFSR     D        In      -         8.556       -         
============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
SPI_i.SCKr[1]                 SB_DFFE      Q        Out     0.796     0.796       -         
SCKr[1]                       Net          -        -       1.599     -           5         
SPI_i.SCKr_RNILLLB1_0[2]      SB_LUT4      I0       In      -         2.395       -         
SPI_i.SCKr_RNILLLB1_0[2]      SB_LUT4      O        Out     0.661     3.056       -         
SCKr_RNILLLB1_0[2]            Net          -        -       1.371     -           1         
SPI_i.state_RNI1MIH1_0[1]     SB_LUT4      I1       In      -         4.427       -         
SPI_i.state_RNI1MIH1_0[1]     SB_LUT4      O        Out     0.589     5.017       -         
N_36                          Net          -        -       1.371     -           2         
SPI_i.out_cnt_RNO[1]          SB_LUT4      I0       In      -         6.388       -         
SPI_i.out_cnt_RNO[1]          SB_LUT4      O        Out     0.661     7.049       -         
out_cnt_en[1]                 Net          -        -       1.507     -           1         
SPI_i.out_cnt[1]              SB_DFFSR     D        In      -         8.556       -         
============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          clk / Q
    Ending point:                            SPI_i.bit_out / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
clk                              SB_DFF       Q        Out     0.796     0.796       -         
clk_i                            Net          -        -       1.599     -           8         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      O        Out     0.661     3.056       -         
G_3_x1                           Net          -        -       1.371     -           1         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      I2       In      -         4.427       -         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      O        Out     0.558     4.986       -         
G_3_ns                           Net          -        -       1.371     -           11        
SPI_i.bit_out_RNO                SB_LUT4      I0       In      -         6.356       -         
SPI_i.bit_out_RNO                SB_LUT4      O        Out     0.661     7.018       -         
bit_out                          Net          -        -       1.507     -           1         
SPI_i.bit_out                    SB_DFFSR     D        In      -         8.525       -         
===============================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          clk / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
clk                              SB_DFF       Q        Out     0.796     0.796       -         
clk_i                            Net          -        -       1.599     -           8         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      O        Out     0.661     3.056       -         
G_3_x1                           Net          -        -       1.371     -           1         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      I2       In      -         4.427       -         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      O        Out     0.558     4.986       -         
G_3_ns                           Net          -        -       1.371     -           11        
SPI_i.in_cnt_RNO[1]              SB_LUT4      I0       In      -         6.356       -         
SPI_i.in_cnt_RNO[1]              SB_LUT4      O        Out     0.661     7.018       -         
in_cnt_0                         Net          -        -       1.507     -           1         
SPI_i.in_cnt[1]                  SB_DFFSR     D        In      -         8.525       -         
===============================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          clk / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
clk                              SB_DFF       Q        Out     0.796     0.796       -         
clk_i                            Net          -        -       1.599     -           8         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      O        Out     0.661     3.056       -         
G_3_x1                           Net          -        -       1.371     -           1         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      I2       In      -         4.427       -         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      O        Out     0.558     4.986       -         
G_3_ns                           Net          -        -       1.371     -           11        
SPI_i.in_cnt_RNO[2]              SB_LUT4      I0       In      -         6.356       -         
SPI_i.in_cnt_RNO[2]              SB_LUT4      O        Out     0.661     7.018       -         
in_cnt                           Net          -        -       1.507     -           1         
SPI_i.in_cnt[2]                  SB_DFFSR     D        In      -         8.525       -         
===============================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          7 uses
SB_DFFE         8 uses
SB_DFFESR       1 use
SB_DFFSR        6 uses
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:18:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	24
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	46/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.7 (sec)

Final Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 171.98 MHz | Target: 135.14 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 146
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 146
used logic cells: 46
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 52 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:20:35 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":27:2:27:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":53:2:53:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Some of the address location in the memory "registers" are not assigned.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":20:4:20:9|Register bit cnt[4] is always 0.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":20:4:20:9|Pruning register bit 4 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[0] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[2] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[3] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[4] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[5] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[7] is always 1.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Pruning register bit 2 of out_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:14:4:22|Input addr_data is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:20:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:20:35 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:20:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:20:36 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 16:20:36 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":28:12:28:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                     Requested     Requested     Clock                      Clock                     Clock
Clock                     Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------
top|CLK                   1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
top|clk_derived_clock     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     36   
================================================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":20:4:20:9|Found inferred clock top|CLK which controls 5 sequential elements including cnt[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:20:37 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 16:20:37 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.97ns		  34 /        22
   2		0h:00m:00s		    -1.97ns		  33 /        22

   3		0h:00m:00s		    -1.22ns		  34 /        22

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|clk_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
17 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               22         clk            
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.40ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 16:20:38 2020
#


Top view:               top
Requested Frequency:    135.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.1 MHz     114.8 MHz     7.404         8.711         -1.307     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                       Arrival           
Instance           Reference     Type        Pin     Net          Time        Slack 
                   Clock                                                            
------------------------------------------------------------------------------------
SPI_i.SCKr[1]      top|CLK       SB_DFFE     Q       SCKr[1]      0.796       -1.307
clk                top|CLK       SB_DFF      Q       clk_i        0.796       -1.276
SPI_i.SCKr[2]      top|CLK       SB_DFFE     Q       SCKr[2]      0.796       -1.234
cnt[1]             top|CLK       SB_DFF      Q       cnt[1]       0.796       -1.203
SPI_i.state[0]     top|CLK       SB_DFF      Q       state[0]     0.796       -1.203
cnt[2]             top|CLK       SB_DFF      Q       cnt[2]       0.796       -1.172
SPI_i.state[2]     top|CLK       SB_DFFE     Q       state[2]     0.796       -1.110
SPI_i.state[1]     top|CLK       SB_DFFE     Q       state[1]     0.796       -1.079
cnt[3]             top|CLK       SB_DFF      Q       cnt[3]       0.796       -1.079
cnt[0]             top|CLK       SB_DFF      Q       cnt[0]       0.796       -0.955
====================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                  Required           
Instance               Reference     Type          Pin     Net                   Time         Slack 
                       Clock                                                                        
----------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]        top|CLK       SB_DFFSR      D       in_cnt_1              7.249        -1.307
SPI_i.out_cnt[0]       top|CLK       SB_DFFSR      D       out_cnt               7.249        -1.307
SPI_i.out_cnt[1]       top|CLK       SB_DFFSR      D       out_cnt_en[1]         7.249        -1.307
SPI_i.bit_out          top|CLK       SB_DFFSR      D       bit_out               7.249        -1.276
SPI_i.in_cnt[1]        top|CLK       SB_DFFSR      D       in_cnt_0              7.249        -1.276
SPI_i.in_cnt[2]        top|CLK       SB_DFFSR      D       in_cnt                7.249        -1.276
SPI_i.state[0]         top|CLK       SB_DFF        D       state                 7.249        -1.172
SPI_i.new_addr_esr     top|CLK       SB_DFFESR     E       N_40_0                7.404        -1.152
SPI_i.state[1]         top|CLK       SB_DFFE       E       SSELr_RNIMIVF3[1]     7.404        -1.017
SPI_i.state[2]         top|CLK       SB_DFFE       E       SSELr_RNIMIVF3[1]     7.404        -1.017
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
SPI_i.SCKr[1]                 SB_DFFE      Q        Out     0.796     0.796       -         
SCKr[1]                       Net          -        -       1.599     -           5         
SPI_i.SCKr_RNILLLB1_0[2]      SB_LUT4      I0       In      -         2.395       -         
SPI_i.SCKr_RNILLLB1_0[2]      SB_LUT4      O        Out     0.661     3.056       -         
SCKr_RNILLLB1_0[2]            Net          -        -       1.371     -           1         
SPI_i.state_RNI1MIH1_0[1]     SB_LUT4      I1       In      -         4.427       -         
SPI_i.state_RNI1MIH1_0[1]     SB_LUT4      O        Out     0.589     5.017       -         
N_36                          Net          -        -       1.371     -           2         
SPI_i.out_cnt_RNO[0]          SB_LUT4      I0       In      -         6.388       -         
SPI_i.out_cnt_RNO[0]          SB_LUT4      O        Out     0.661     7.049       -         
out_cnt                       Net          -        -       1.507     -           1         
SPI_i.out_cnt[0]              SB_DFFSR     D        In      -         8.556       -         
============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
SPI_i.SCKr[1]                 SB_DFFE      Q        Out     0.796     0.796       -         
SCKr[1]                       Net          -        -       1.599     -           5         
SPI_i.SCKr_RNILLLB1_0[2]      SB_LUT4      I0       In      -         2.395       -         
SPI_i.SCKr_RNILLLB1_0[2]      SB_LUT4      O        Out     0.661     3.056       -         
SCKr_RNILLLB1_0[2]            Net          -        -       1.371     -           1         
SPI_i.state_RNI1MIH1_0[1]     SB_LUT4      I1       In      -         4.427       -         
SPI_i.state_RNI1MIH1_0[1]     SB_LUT4      O        Out     0.589     5.017       -         
N_36                          Net          -        -       1.371     -           2         
SPI_i.out_cnt_RNO[1]          SB_LUT4      I0       In      -         6.388       -         
SPI_i.out_cnt_RNO[1]          SB_LUT4      O        Out     0.661     7.049       -         
out_cnt_en[1]                 Net          -        -       1.507     -           1         
SPI_i.out_cnt[1]              SB_DFFSR     D        In      -         8.556       -         
============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          clk / Q
    Ending point:                            SPI_i.bit_out / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
clk                              SB_DFF       Q        Out     0.796     0.796       -         
clk_i                            Net          -        -       1.599     -           8         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      O        Out     0.661     3.056       -         
G_3_x1                           Net          -        -       1.371     -           1         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      I2       In      -         4.427       -         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      O        Out     0.558     4.986       -         
G_3_ns                           Net          -        -       1.371     -           11        
SPI_i.bit_out_RNO                SB_LUT4      I0       In      -         6.356       -         
SPI_i.bit_out_RNO                SB_LUT4      O        Out     0.661     7.018       -         
bit_out                          Net          -        -       1.507     -           1         
SPI_i.bit_out                    SB_DFFSR     D        In      -         8.525       -         
===============================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          clk / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
clk                              SB_DFF       Q        Out     0.796     0.796       -         
clk_i                            Net          -        -       1.599     -           8         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      O        Out     0.661     3.056       -         
G_3_x1                           Net          -        -       1.371     -           1         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      I2       In      -         4.427       -         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      O        Out     0.558     4.986       -         
G_3_ns                           Net          -        -       1.371     -           11        
SPI_i.in_cnt_RNO[1]              SB_LUT4      I0       In      -         6.356       -         
SPI_i.in_cnt_RNO[1]              SB_LUT4      O        Out     0.661     7.018       -         
in_cnt_0                         Net          -        -       1.507     -           1         
SPI_i.in_cnt[1]                  SB_DFFSR     D        In      -         8.525       -         
===============================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          clk / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
clk                              SB_DFF       Q        Out     0.796     0.796       -         
clk_i                            Net          -        -       1.599     -           8         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_cnst_1_0_.G_3_x1     SB_LUT4      O        Out     0.661     3.056       -         
G_3_x1                           Net          -        -       1.371     -           1         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      I2       In      -         4.427       -         
SPI_i.state_cnst_1_0_.G_3_ns     SB_LUT4      O        Out     0.558     4.986       -         
G_3_ns                           Net          -        -       1.371     -           11        
SPI_i.in_cnt_RNO[2]              SB_LUT4      I0       In      -         6.356       -         
SPI_i.in_cnt_RNO[2]              SB_LUT4      O        Out     0.661     7.018       -         
in_cnt                           Net          -        -       1.507     -           1         
SPI_i.in_cnt[2]                  SB_DFFSR     D        In      -         8.525       -         
===============================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          7 uses
SB_DFFE         8 uses
SB_DFFESR       1 use
SB_DFFSR        6 uses
VCC             1 use
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:20:38 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	24
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	46/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.6 (sec)

Final Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 171.98 MHz | Target: 135.14 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 146
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 146
used logic cells: 46
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 52 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:23:01 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":27:2:27:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":53:2:53:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Some of the address location in the memory "registers" are not assigned.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[0] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[2] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[3] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[4] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[5] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[7] is always 1.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Pruning register bit 2 of out_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:14:4:22|Input addr_data is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:23:02 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:23:02 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:23:02 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:23:03 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 16:23:03 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     187.9 MHz     5.323         inferred     Autoconstr_clkgroup_0     36   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Found inferred clock top|CLK which controls 36 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:23:03 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 16:23:04 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  25 /        17
   2		0h:00m:00s		    -2.05ns		  24 /        17
   3		0h:00m:00s		    -0.65ns		  24 /        17
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 14 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:00s		    -0.65ns		  31 /        21
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               21         SPI_i.state_2_rep1
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 16:23:05 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.state_fast[1]     top|CLK       SB_DFFE     Q       state_fast[1]     0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFF      Q       byte_received     0.796       -0.940
SPI_i.state[0]          top|CLK       SB_DFF      Q       state[0]          0.796       -0.940
SPI_i.state[1]          top|CLK       SB_DFFE     Q       state[1]          0.796       -0.940
SPI_i.state_fast[2]     top|CLK       SB_DFFE     Q       state_fast[2]     0.796       -0.940
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
SPI_i.in_cnt[1]         top|CLK       SB_DFF      Q       in_cnt[1]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.byte_received     top|CLK       SB_DFF       D       byte_received_0     5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFFSR     D       out_cnt_RNO[1]      5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -0.920
SPI_i.bit_out           top|CLK       SB_DFFSR     D       bit_out             5.583        -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -0.816
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_25                5.738        -0.754
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_25                5.738        -0.754
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.byte_received / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.SCKr[1]                 SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                       Net         -        -       1.599     -           7         
SPI_i.byte_received_RNO_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.byte_received_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
G_15_0_1                      Net         -        -       1.371     -           1         
SPI_i.byte_received_RNO       SB_LUT4     I0       In      -         4.427       -         
SPI_i.byte_received_RNO       SB_LUT4     O        Out     0.661     5.089       -         
byte_received_0               Net         -        -       1.507     -           1         
SPI_i.byte_received           SB_DFF      D        In      -         6.596       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.state_fast[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
SPI_i.state_fast[1]             SB_DFFE     Q        Out     0.796     0.796       -         
state_fast[1]                   Net         -        -       1.599     -           3         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_26                            Net         -        -       1.371     -           2         
SPI_i.out_cnt_RNO[0]            SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]            SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                         Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]                SB_DFF      D        In      -         6.596       -         
=============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_7                       Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.state_fast[1] / Q
    Ending point:                            SPI_i.out_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI_i.state_fast[1]             SB_DFFE      Q        Out     0.796     0.796       -         
state_fast[1]                   Net          -        -       1.599     -           3         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_26                            Net          -        -       1.371     -           2         
SPI_i.out_cnt_RNO[1]            SB_LUT4      I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[1]            SB_LUT4      O        Out     0.661     5.089       -         
out_cnt_RNO[1]                  Net          -        -       1.507     -           1         
SPI_i.out_cnt[1]                SB_DFFSR     D        In      -         6.596       -         
==============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          12 uses
SB_DFFE         6 uses
SB_DFFESR       1 use
SB_DFFSR        2 uses
VCC             1 use
SB_LUT4         30 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 30 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 30 = 30 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:23:05 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Input Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	38/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.3 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	38/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 225.80 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 115
used logic cells: 38
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 115
used logic cells: 38
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 44 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:25:41 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":27:2:27:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":53:2:53:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Some of the address location in the memory "registers" are not assigned.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:14:4:22|Input addr_data is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:25:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:25:41 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:25:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:25:42 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 16:25:42 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     45   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Found inferred clock top|CLK which controls 45 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:25:43 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 16:25:43 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  54 /        45
   2		0h:00m:00s		    -2.05ns		  52 /        45

   3		0h:00m:00s		    -2.05ns		  52 /        45


   4		0h:00m:00s		    -2.05ns		  52 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net SPI_i.in_cnt9.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 149MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 149MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.firstByte
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 149MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)

@W: MT420 |Found inferred clock top|CLK with period 7.47ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 16:25:44 2020
#


Top view:               top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                          Starting                                              Arrival           
Instance                  Reference     Type          Pin     Net               Time        Slack 
                          Clock                                                                   
--------------------------------------------------------------------------------------------------
SPI_i.byte_received       top|CLK       SB_DFF        Q       byte_received     0.796       -1.317
SPI_i.state[0]            top|CLK       SB_DFF        Q       state[0]          0.796       -1.317
SPI_i.state[1]            top|CLK       SB_DFFE       Q       state[1]          0.796       -1.245
SPI_i.out_cnt[2]          top|CLK       SB_DFFSR      Q       out_cnt[2]        0.796       -1.214
SPI_i.d1                  top|CLK       SB_DFF        Q       d1                0.796       -1.121
SPI_i.in_cnt[1]           top|CLK       SB_DFFSR      Q       in_cnt[1]         0.796       -1.111
SPI_i.out_data_ess[3]     top|CLK       SB_DFFESS     Q       out_data[3]       0.796       -1.111
SPI_i.out_data_ess[7]     top|CLK       SB_DFFESS     Q       out_data[7]       0.796       -1.069
SPI_i.addr[0]             top|CLK       SB_DFFSR      Q       addr[0]           0.796       -1.049
SPI_i.addr[2]             top|CLK       SB_DFFSR      Q       addr[2]           0.796       -1.049
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.in_cnt[0]         top|CLK       SB_DFFSR      D       N_25_i              7.311        -1.317
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       N_23_i              7.311        -1.317
SPI_i.in_cnt[2]         top|CLK       SB_DFFSR      D       N_76_i_i            7.311        -1.317
SPI_i.out_cnt[0]        top|CLK       SB_DFFSR      D       N_32_i              7.311        -1.317
SPI_i.out_cnt[1]        top|CLK       SB_DFFSR      D       N_30_i              7.311        -1.317
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       N_75_i_i            7.311        -1.317
SPI_i.state[0]          top|CLK       SB_DFF        D       state               7.311        -1.317
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       N_77                7.311        -1.214
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.311        -1.111
SPI_i.addr[3]           top|CLK       SB_DFFSR      D       addr_5[3]           7.311        -1.049
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.byte_received / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
SPI_i.byte_received             SB_DFF      Q        Out     0.796     0.796       -         
byte_received                   Net         -        -       1.599     -           3         
SPI_i.byte_received_RNIJNRQ     SB_LUT4     I0       In      -         2.395       -         
SPI_i.byte_received_RNIJNRQ     SB_LUT4     O        Out     0.661     3.056       -         
N_84                            Net         -        -       1.371     -           1         
SPI_i.SSELr_RNIF8CV1[1]         SB_LUT4     I0       In      -         4.427       -         
SPI_i.SSELr_RNIF8CV1[1]         SB_LUT4     O        Out     0.661     5.089       -         
N_44                            Net         -        -       1.371     -           3         
SPI_i.state_RNO[0]              SB_LUT4     I0       In      -         6.460       -         
SPI_i.state_RNO[0]              SB_LUT4     O        Out     0.661     7.121       -         
state                           Net         -        -       1.507     -           1         
SPI_i.state[0]                  SB_DFF      D        In      -         8.628       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state[0]             SB_DFF       Q        Out     0.796     0.796       -         
state[0]                   Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_62                       Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_65                       Net          -        -       1.371     -           3         
SPI_i.in_cnt_RNO[0]        SB_LUT4      I0       In      -         6.460       -         
SPI_i.in_cnt_RNO[0]        SB_LUT4      O        Out     0.661     7.121       -         
N_25_i                     Net          -        -       1.507     -           1         
SPI_i.in_cnt[0]            SB_DFFSR     D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.state[0]               SB_DFF       Q        Out     0.796     0.796       -         
state[0]                     Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]       SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]       SB_LUT4      O        Out     0.661     3.056       -         
N_62                         Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1_0[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1_0[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_67                         Net          -        -       1.371     -           3         
SPI_i.out_cnt_RNO[0]         SB_LUT4      I0       In      -         6.460       -         
SPI_i.out_cnt_RNO[0]         SB_LUT4      O        Out     0.661     7.121       -         
N_32_i                       Net          -        -       1.507     -           1         
SPI_i.out_cnt[0]             SB_DFFSR     D        In      -         8.628       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state[0]             SB_DFF       Q        Out     0.796     0.796       -         
state[0]                   Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_62                       Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_65                       Net          -        -       1.371     -           3         
SPI_i.in_cnt_RNO[2]        SB_LUT4      I0       In      -         6.460       -         
SPI_i.in_cnt_RNO[2]        SB_LUT4      O        Out     0.661     7.121       -         
N_76_i_i                   Net          -        -       1.507     -           1         
SPI_i.in_cnt[2]            SB_DFFSR     D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI_i.state[0]             SB_DFF       Q        Out     0.796     0.796       -         
state[0]                   Net          -        -       1.599     -           16        
SPI_i.state_RNINVPB[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_RNINVPB[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_62                       Net          -        -       1.371     -           4         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      I0       In      -         4.427       -         
SPI_i.SCKr_RNI1MIH1[2]     SB_LUT4      O        Out     0.661     5.089       -         
N_65                       Net          -        -       1.371     -           3         
SPI_i.in_cnt_RNO[1]        SB_LUT4      I0       In      -         6.460       -         
SPI_i.in_cnt_RNO[1]        SB_LUT4      O        Out     0.661     7.121       -         
N_23_i                     Net          -        -       1.507     -           1         
SPI_i.in_cnt[1]            SB_DFFSR     D        In      -         8.628       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          10 uses
SB_DFFE         10 uses
SB_DFFESR       5 uses
SB_DFFESS       4 uses
SB_DFFSR        15 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             1 use
SB_LUT4         53 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 53 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:25:44 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	23
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	76
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.9 (sec)

Final Design Statistics
    Number of LUTs      	:	76
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 186.08 MHz | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 211
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 211
used logic cells: 76
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 88 
I1212: Iteration  1 :    30 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:28:48 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":27:2:27:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":53:2:53:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Some of the address location in the memory "registers" are not assigned.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[0] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[2] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[3] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[4] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[5] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[7] is always 1.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Pruning register bit 2 of out_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:14:4:22|Input addr_data is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:28:49 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:28:49 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:28:49 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:28:50 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 16:28:50 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     187.9 MHz     5.323         inferred     Autoconstr_clkgroup_0     36   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Found inferred clock top|CLK which controls 36 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:28:50 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 16:28:51 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  25 /        17
   2		0h:00m:00s		    -2.05ns		  24 /        17
   3		0h:00m:00s		    -0.65ns		  24 /        17
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 14 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:00s		    -0.65ns		  31 /        21
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               21         SPI_i.state_2_rep1
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 16:28:52 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.state_fast[1]     top|CLK       SB_DFFE     Q       state_fast[1]     0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFF      Q       byte_received     0.796       -0.940
SPI_i.state[0]          top|CLK       SB_DFF      Q       state[0]          0.796       -0.940
SPI_i.state[1]          top|CLK       SB_DFFE     Q       state[1]          0.796       -0.940
SPI_i.state_fast[2]     top|CLK       SB_DFFE     Q       state_fast[2]     0.796       -0.940
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
SPI_i.in_cnt[1]         top|CLK       SB_DFF      Q       in_cnt[1]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.byte_received     top|CLK       SB_DFF       D       byte_received_0     5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFFSR     D       out_cnt_RNO[1]      5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -0.920
SPI_i.bit_out           top|CLK       SB_DFFSR     D       bit_out             5.583        -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -0.816
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_25                5.738        -0.754
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_25                5.738        -0.754
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.byte_received / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.SCKr[1]                 SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                       Net         -        -       1.599     -           7         
SPI_i.byte_received_RNO_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.byte_received_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
G_15_0_1                      Net         -        -       1.371     -           1         
SPI_i.byte_received_RNO       SB_LUT4     I0       In      -         4.427       -         
SPI_i.byte_received_RNO       SB_LUT4     O        Out     0.661     5.089       -         
byte_received_0               Net         -        -       1.507     -           1         
SPI_i.byte_received           SB_DFF      D        In      -         6.596       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.state_fast[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
SPI_i.state_fast[1]             SB_DFFE     Q        Out     0.796     0.796       -         
state_fast[1]                   Net         -        -       1.599     -           3         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_26                            Net         -        -       1.371     -           2         
SPI_i.out_cnt_RNO[0]            SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]            SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                         Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]                SB_DFF      D        In      -         6.596       -         
=============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_7                       Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.state_fast[1] / Q
    Ending point:                            SPI_i.out_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI_i.state_fast[1]             SB_DFFE      Q        Out     0.796     0.796       -         
state_fast[1]                   Net          -        -       1.599     -           3         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_26                            Net          -        -       1.371     -           2         
SPI_i.out_cnt_RNO[1]            SB_LUT4      I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[1]            SB_LUT4      O        Out     0.661     5.089       -         
out_cnt_RNO[1]                  Net          -        -       1.507     -           1         
SPI_i.out_cnt[1]                SB_DFFSR     D        In      -         6.596       -         
==============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          12 uses
SB_DFFE         6 uses
SB_DFFESR       1 use
SB_DFFSR        2 uses
VCC             1 use
SB_LUT4         30 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 30 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 30 = 30 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:28:52 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Input Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	38/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.4 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	38/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 225.80 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 115
used logic cells: 38
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 115
used logic cells: 38
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 44 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "template_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 303 seconds
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
template_Implmnt: newer file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf detected. Need to run "Import P&R Input Files"
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:38:23 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:12:7:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":27:2:27:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":53:2:53:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":25:12:25:20|Some of the address location in the memory "registers" are not assigned.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[0] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[2] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[3] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[4] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[5] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Register bit out_data[7] is always 1.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Pruning register bit 2 of out_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":60:2:60:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:14:4:22|Input addr_data is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Removing register 'addr_data' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:13:3:16|Input addr is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:7:5:14|Input new_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:38:23 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:38:24 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:38:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:38:25 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 16:38:25 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":17:12:17:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     187.9 MHz     5.323         inferred     Autoconstr_clkgroup_0     36   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Found inferred clock top|CLK which controls 36 sequential elements including SPI_i.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:38:25 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 16:38:25 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance addr[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance firstByte (in view: work.SPI(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Removing sequential instance in_data[7:0] (in view: work.SPI(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance MOSIr[1:0] (in view: work.SPI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register MOSIr[1:0] (in view: work.SPI(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  25 /        17
   2		0h:00m:00s		    -2.05ns		  24 /        17
   3		0h:00m:00s		    -0.65ns		  24 /        17
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 14 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:00s		    -0.65ns		  31 /        21
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":60:2:60:7|Boundary register SPI_i.new_addr (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               21         SPI_i.state_2_rep1
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 16:38:26 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       -1.013
SPI_i.state_fast[1]     top|CLK       SB_DFFE     Q       state_fast[1]     0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -0.940
SPI_i.byte_received     top|CLK       SB_DFF      Q       byte_received     0.796       -0.940
SPI_i.state[0]          top|CLK       SB_DFF      Q       state[0]          0.796       -0.940
SPI_i.state[1]          top|CLK       SB_DFFE     Q       state[1]          0.796       -0.940
SPI_i.state_fast[2]     top|CLK       SB_DFFE     Q       state_fast[2]     0.796       -0.940
SPI_i.in_cnt[0]         top|CLK       SB_DFF      Q       in_cnt[0]         0.796       -0.909
SPI_i.in_cnt[1]         top|CLK       SB_DFF      Q       in_cnt[1]         0.796       -0.909
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.byte_received     top|CLK       SB_DFF       D       byte_received_0     5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFF       D       in_cnt_0            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFF       D       out_cnt             5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFFSR     D       out_cnt_RNO[1]      5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFF       D       in_cnt_1            5.583        -0.920
SPI_i.bit_out           top|CLK       SB_DFFSR     D       bit_out             5.583        -0.909
SPI_i.in_cnt[0]         top|CLK       SB_DFF       D       in_cnt              5.583        -0.816
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_25                5.738        -0.754
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_25                5.738        -0.754
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.byte_received / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.SCKr[1]                 SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                       Net         -        -       1.599     -           7         
SPI_i.byte_received_RNO_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.byte_received_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
G_15_0_1                      Net         -        -       1.371     -           1         
SPI_i.byte_received_RNO       SB_LUT4     I0       In      -         4.427       -         
SPI_i.byte_received_RNO       SB_LUT4     O        Out     0.661     5.089       -         
byte_received_0               Net         -        -       1.507     -           1         
SPI_i.byte_received           SB_DFF      D        In      -         6.596       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_5                      Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.state_fast[1] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
SPI_i.state_fast[1]             SB_DFFE     Q        Out     0.796     0.796       -         
state_fast[1]                   Net         -        -       1.599     -           3         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_26                            Net         -        -       1.371     -           2         
SPI_i.out_cnt_RNO[0]            SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]            SB_LUT4     O        Out     0.661     5.089       -         
out_cnt                         Net         -        -       1.507     -           1         
SPI_i.out_cnt[0]                SB_DFF      D        In      -         6.596       -         
=============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                   Net         -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_7                       Net         -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
in_cnt_0                  Net         -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFF      D        In      -         6.596       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.state_fast[1] / Q
    Ending point:                            SPI_i.out_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI_i.state_fast[1]             SB_DFFE      Q        Out     0.796     0.796       -         
state_fast[1]                   Net          -        -       1.599     -           3         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_fast_RNIJK6O[1]     SB_LUT4      O        Out     0.661     3.056       -         
N_26                            Net          -        -       1.371     -           2         
SPI_i.out_cnt_RNO[1]            SB_LUT4      I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[1]            SB_LUT4      O        Out     0.661     5.089       -         
out_cnt_RNO[1]                  Net          -        -       1.507     -           1         
SPI_i.out_cnt[1]                SB_DFFSR     D        In      -         6.596       -         
==============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          12 uses
SB_DFFE         6 uses
SB_DFFESR       1 use
SB_DFFSR        2 uses
VCC             1 use
SB_LUT4         30 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 30 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 30 = 30 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:38:26 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	38/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.4 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	38/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 225.80 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 115
used logic cells: 38
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 115
used logic cells: 38
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 44 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:43:32 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:22:10:31|Expecting ;
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:0:23:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:43:32 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:43:32 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:43:57 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CL264 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:32:17:35|Range bounds are not constants (variable addr).
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:43:57 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:43:57 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:45:57 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":9:2:9:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:13:7:21|Object registers is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":42:2:42:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":16:2:16:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":49:2:49:7|Trying to extract state machine for register state.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":14:2:14:7|Pruning register bits 7 to 2 of addr_data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":14:2:14:7|Register bit 1 always 0, optimizing ...
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":14:2:14:7|Pruning register bit 1 of addr_data[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":7:13:7:21|*Unassigned bits of registers[31:0] are referenced and tied to 0 -- simulation mismatch possible.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:45:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:45:57 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:45:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 05 16:45:58 2020

###########################################################]
Pre-mapping Report

# Sat Dec 05 16:45:58 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     185.3 MHz     5.395         inferred     Autoconstr_clkgroup_0     46   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":14:2:14:7|Found inferred clock top|CLK which controls 46 sequential elements including reg_mag_i.addr_data_1[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:45:59 2020

###########################################################]
Map & Optimize Report

# Sat Dec 05 16:45:59 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":14:2:14:7|Removing sequential instance reg_mag_i.addr_data_1[0] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance out_data[1] (in view: work.SPI(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.out_data[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance SPI_i.MOSIr[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register SPI_i.MOSIr[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Removing sequential instance SPI_i.MOSIr[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":21:2:21:7|Boundary register SPI_i.MOSIr[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.addr[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.addr[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.addr[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.addr[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.addr[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.addr[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.addr[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.addr[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.in_data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.in_data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.in_data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.in_data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.in_data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.in_data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.in_data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.in_data[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.firstByte (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Removing sequential instance SPI_i.out_cnt[2] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  25 /        18
   2		0h:00m:00s		    -1.56ns		  24 /        18
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":49:2:49:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 19 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication



@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               22         SPI_i.state_2_rep1
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 05 16:46:00 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type         Pin     Net               Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF       Q       SCKr[1]           0.796       -1.013
SPI_i.SSELr[1]          top|CLK       SB_DFF       Q       SSELr[1]          0.796       -1.013
SPI_i.in_cnt[0]         top|CLK       SB_DFFSR     Q       in_cnt[0]         0.796       -1.013
SPI_i.state[0]          top|CLK       SB_DFF       Q       state[0]          0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF       Q       SCKr[2]           0.796       -0.940
SPI_i.d1                top|CLK       SB_DFF       Q       d1                0.796       -0.940
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR     Q       in_cnt[1]         0.796       -0.940
SPI_i.state_1_rep1      top|CLK       SB_DFFE      Q       state_1_rep1      0.796       -0.940
SPI_i.state_2_rep1      top|CLK       SB_DFFE      Q       state_2_rep1      0.796       -0.909
SPI_i.state_fast[1]     top|CLK       SB_DFFE      Q       state_fast[1]     0.796       -0.909
===============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                               Required           
Instance                Reference     Type         Pin     Net                 Time         Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
SPI_i.byte_received     top|CLK       SB_DFF       D       byte_received_0     5.583        -1.013
SPI_i.in_cnt[0]         top|CLK       SB_DFFSR     D       N_11_i              5.583        -1.013
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR     D       N_9_i               5.583        -1.013
SPI_i.in_cnt[2]         top|CLK       SB_DFFSR     D       N_49_i_i            5.583        -1.013
SPI_i.out_cnt[0]        top|CLK       SB_DFFSR     D       N_18_i              5.583        -1.013
SPI_i.out_cnt[1]        top|CLK       SB_DFFSR     D       N_16_i              5.583        -1.013
SPI_i.state[0]          top|CLK       SB_DFF       D       state               5.583        -1.013
SPI_i.out_data[2]       top|CLK       SB_DFFSS     D       out_data            5.583        -0.909
SPI_i.state[1]          top|CLK       SB_DFFE      E       N_31                5.738        -0.858
SPI_i.state[2]          top|CLK       SB_DFFE      E       N_31                5.738        -0.858
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.byte_received / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.SCKr[1]                 SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                       Net         -        -       1.599     -           7         
SPI_i.byte_received_RNO_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.byte_received_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
G_13_1                        Net         -        -       1.371     -           1         
SPI_i.byte_received_RNO       SB_LUT4     I0       In      -         4.427       -         
SPI_i.byte_received_RNO       SB_LUT4     O        Out     0.661     5.089       -         
byte_received_0               Net         -        -       1.507     -           1         
SPI_i.byte_received           SB_DFF      D        In      -         6.596       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SSELr[1] / Q
    Ending point:                            SPI_i.state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
SPI_i.SSELr[1]           SB_DFF      Q        Out     0.796     0.796       -         
SSELr[1]                 Net         -        -       1.599     -           3         
SPI_i.state_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.state_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
G_8_0_1                  Net         -        -       1.371     -           1         
SPI_i.state_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.state_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
state                    Net         -        -       1.507     -           1         
SPI_i.state[0]           SB_DFF      D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.in_cnt[0] / Q
    Ending point:                            SPI_i.in_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.in_cnt[0]           SB_DFFSR     Q        Out     0.796     0.796       -         
in_cnt[0]                 Net          -        -       1.599     -           4         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[2]     SB_LUT4      O        Out     0.661     3.056       -         
N_12_mux                  Net          -        -       1.371     -           1         
SPI_i.in_cnt_RNO[2]       SB_LUT4      I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[2]       SB_LUT4      O        Out     0.661     5.089       -         
N_49_i_i                  Net          -        -       1.507     -           1         
SPI_i.in_cnt[2]           SB_DFFSR     D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.state[0] / Q
    Ending point:                            SPI_i.out_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
SPI_i.state[0]                 SB_DFF       Q        Out     0.796     0.796       -         
state[0]                       Net          -        -       1.599     -           18        
SPI_i.state_1_rep1_RNILBSC     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_1_rep1_RNILBSC     SB_LUT4      O        Out     0.661     3.056       -         
N_35                           Net          -        -       1.371     -           2         
SPI_i.out_cnt_RNO[0]           SB_LUT4      I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[0]           SB_LUT4      O        Out     0.661     5.089       -         
N_18_i                         Net          -        -       1.507     -           1         
SPI_i.out_cnt[0]               SB_DFFSR     D        In      -         6.596       -         
=============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]             SB_DFF       Q        Out     0.796     0.796       -         
SCKr[1]                   Net          -        -       1.599     -           7         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.in_cnt_RNO_0[1]     SB_LUT4      O        Out     0.661     3.056       -         
G_9_1                     Net          -        -       1.371     -           1         
SPI_i.in_cnt_RNO[1]       SB_LUT4      I0       In      -         4.427       -         
SPI_i.in_cnt_RNO[1]       SB_LUT4      O        Out     0.661     5.089       -         
N_9_i                     Net          -        -       1.507     -           1         
SPI_i.in_cnt[1]           SB_DFFSR     D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          8 uses
SB_DFFE         6 uses
SB_DFFSR        7 uses
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         33 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 33 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 33 = 33 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:46:00 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	38/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.9 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	38/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 225.78 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 124
used logic cells: 38
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 124
used logic cells: 38
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 42 
I1212: Iteration  1 :     7 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sat Dec 05 16:49:30 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@E: Can't open file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:49:31 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 05 16:49:31 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds4:50:11 PM
