	component FP_ADD_SUB_64 is
		port (
			clk    : in  std_logic                     := 'X';             -- clk
			areset : in  std_logic                     := 'X';             -- reset
			a      : in  std_logic_vector(63 downto 0) := (others => 'X'); -- a
			b      : in  std_logic_vector(63 downto 0) := (others => 'X'); -- b
			q      : out std_logic_vector(63 downto 0);                    -- q
			opSel  : in  std_logic                     := 'X'              -- opSel
		);
	end component FP_ADD_SUB_64;

