<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: debugsup.c Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>debugsup.c</h1><a href="../../d9/d5/alpha_2debugsup_8c.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1989  Microsoft Corporation</span>
00004 <span class="comment">Copyright (c) 1992  Digital Equipment Corporation</span>
00005 <span class="comment"></span>
00006 <span class="comment">Module Name:</span>
00007 <span class="comment"></span>
00008 <span class="comment">   debugsup.c</span>
00009 <span class="comment"></span>
00010 <span class="comment">Abstract:</span>
00011 <span class="comment"></span>
00012 <span class="comment">    This module contains routines which provide support for the</span>
00013 <span class="comment">    kernel debugger.</span>
00014 <span class="comment"></span>
00015 <span class="comment">Author:</span>
00016 <span class="comment"></span>
00017 <span class="comment">    Lou Perazzoli (loup) 02-Aug-90</span>
00018 <span class="comment">    Joe Notarangelo  23-Apr-1992</span>
00019 <span class="comment"></span>
00020 <span class="comment">Revision History:</span>
00021 <span class="comment"></span>
00022 <span class="comment">--*/</span>
00023 
00024 <span class="preprocessor">#include "<a class="code" href="../../d4/d8/mi_8h.html">mi.h</a>"</span>
00025 
00026 PVOID
<a name="l00027"></a><a class="code" href="../../d9/d5/alpha_2debugsup_8c.html#a0">00027</a> <a class="code" href="../../d4/d6/ppc_2debugsup_8c.html#a0">MmDbgReadCheck</a> (
00028     IN PVOID VirtualAddress
00029     )
00030 
00031 <span class="comment">/*++</span>
00032 <span class="comment"></span>
00033 <span class="comment">Routine Description:</span>
00034 <span class="comment"></span>
00035 <span class="comment"></span>
00036 <span class="comment">    ALPHA implementation specific:</span>
00037 <span class="comment"></span>
00038 <span class="comment">    This routine returns the virtual address which is valid (mapped)</span>
00039 <span class="comment">    for read access.</span>
00040 <span class="comment"></span>
00041 <span class="comment">Arguments:</span>
00042 <span class="comment"></span>
00043 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00044 <span class="comment"></span>
00045 <span class="comment">Return Value:</span>
00046 <span class="comment"></span>
00047 <span class="comment">    Returns NULL if the address is not valid or readable, otherwise</span>
00048 <span class="comment">    returns the virtual address.</span>
00049 <span class="comment"></span>
00050 <span class="comment">Environment:</span>
00051 <span class="comment"></span>
00052 <span class="comment">    Kernel mode IRQL at DISPATCH_LEVEL or greater.</span>
00053 <span class="comment"></span>
00054 <span class="comment">--*/</span>
00055 
00056 {
00057     <span class="keywordflow">if</span> ((VirtualAddress &gt;= (PVOID)<a class="code" href="../../d6/d7/halmips_8h.html#a443">KSEG0_BASE</a>) &amp;&amp;
00058         (VirtualAddress &lt; (PVOID)<a class="code" href="../../d6/d7/halmips_8h.html#a445">KSEG2_BASE</a>)) {
00059         <span class="keywordflow">return</span> VirtualAddress;
00060     }
00061 
00062     <span class="keywordflow">if</span> (!<a class="code" href="../../d8/d2/pagfault_8c.html#a26">MmIsAddressValid</a> (VirtualAddress)) {
00063         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00064     }
00065 
00066     <span class="keywordflow">return</span> VirtualAddress;
00067 }
00068 
00069 PVOID
<a name="l00070"></a><a class="code" href="../../d9/d5/alpha_2debugsup_8c.html#a1">00070</a> <a class="code" href="../../d4/d6/ppc_2debugsup_8c.html#a1">MmDbgWriteCheck</a> (
00071     IN PVOID VirtualAddress,
00072     IN PHARDWARE_PTE Opaque
00073     )
00074 
00075 <span class="comment">/*++</span>
00076 <span class="comment"></span>
00077 <span class="comment">Routine Description:</span>
00078 <span class="comment"></span>
00079 <span class="comment">    ALPHA implementation specific:</span>
00080 <span class="comment"></span>
00081 <span class="comment">    This routine returns the physical address for a virtual address</span>
00082 <span class="comment">    which is valid (mapped) for write access.</span>
00083 <span class="comment"></span>
00084 <span class="comment">    If the address is valid and writable and not within KSEG0</span>
00085 <span class="comment">    the physical address within KSEG0 is returned.  If the address</span>
00086 <span class="comment">    is within KSEG0 then the called address is returned.</span>
00087 <span class="comment"></span>
00088 <span class="comment">    NOTE: The physical address must only be used while the interrupt</span>
00089 <span class="comment">    level on ALL processors is above DISPATCH_LEVEL, otherwise the</span>
00090 <span class="comment">    binding between the virtual address and the physical address can</span>
00091 <span class="comment">    change due to paging.</span>
00092 <span class="comment"></span>
00093 <span class="comment">Arguments:</span>
00094 <span class="comment"></span>
00095 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00096 <span class="comment"></span>
00097 <span class="comment">    Opaque - Supplies a pointer to fill with an opaque value.</span>
00098 <span class="comment"></span>
00099 <span class="comment">Return Value:</span>
00100 <span class="comment"></span>
00101 <span class="comment">    Returns NULL if the address is not valid or readable, otherwise</span>
00102 <span class="comment">    returns the physical address of the corresponding virtual address.</span>
00103 <span class="comment"></span>
00104 <span class="comment">Environment:</span>
00105 <span class="comment"></span>
00106 <span class="comment">    Kernel mode IRQL at DISPATCH_LEVEL or greater.</span>
00107 <span class="comment"></span>
00108 <span class="comment">--*/</span>
00109 
00110 {
00111     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> PteContents;
00112     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00113     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> InputPte;
00114 
00115     InputPte = (<a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a>)Opaque;
00116 
00117     InputPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long = 0;
00118 
00119     <span class="keywordflow">if</span> ((VirtualAddress &gt;= (PVOID)<a class="code" href="../../d6/d7/halmips_8h.html#a443">KSEG0_BASE</a>) &amp;&amp;
00120         (VirtualAddress &lt; (PVOID)<a class="code" href="../../d6/d7/halmips_8h.html#a445">KSEG2_BASE</a>)) {
00121         <span class="keywordflow">return</span> VirtualAddress;
00122     }
00123 
00124     <span class="keywordflow">if</span> (!<a class="code" href="../../d8/d2/pagfault_8c.html#a26">MmIsAddressValid</a> (VirtualAddress)) {
00125         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00126     }
00127 
00128     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (VirtualAddress);
00129     <span class="keywordflow">if</span> ((VirtualAddress &lt;= MM_HIGHEST_USER_ADDRESS) &amp;&amp;
00130          (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber &lt; <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a8">MM_PAGES_IN_KSEG0</a>)) {
00131 
00132         <span class="comment">//</span>
00133         <span class="comment">// User mode - return the physical address.  This prevents</span>
00134         <span class="comment">// copy on write faults for breakpoints on user-mode pages.</span>
00135         <span class="comment">// IGNORE write protection.</span>
00136         <span class="comment">//</span>
00137         <span class="comment">// N.B. - The physical address must be less than 1GB to allow this</span>
00138         <span class="comment">//        short-cut mapping.</span>
00139         <span class="comment">//</span>
00140         <span class="comment">// N.B. - Any non-breakpoint modifications can get lost when the page</span>
00141         <span class="comment">//        is paged out because the PTE is not marked modified when</span>
00142         <span class="comment">//        the access is made through this alternate mapping.</span>
00143         <span class="comment">//</span>
00144 
00145         <span class="keywordflow">return</span> (PVOID)
00146            ((ULONG)<a class="code" href="../../d5/d6/iosup_8c.html#a68">MmGetPhysicalAddress</a>(VirtualAddress).LowPart + <a class="code" href="../../d6/d7/halmips_8h.html#a443">KSEG0_BASE</a>);
00147     }
00148 
00149     <span class="keywordflow">if</span> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.Write == 0) {
00150 
00151         <span class="comment">//</span>
00152         <span class="comment">// PTE is not writable, make it so.</span>
00153         <span class="comment">//</span>
00154 
00155         PteContents = *PointerPte;
00156     
00157         *InputPte = PteContents;
00158     
00159         <span class="comment">//</span>
00160         <span class="comment">// Modify the PTE to ensure write permissions.</span>
00161         <span class="comment">//</span>
00162     
00163         PteContents.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.Write = 1;
00164 
00165         *PointerPte = PteContents;
00166     
00167         <span class="comment">//</span>
00168         <span class="comment">// BUGBUG John Vert (jvert) 3/4/1999</span>
00169         <span class="comment">//   KeFillEntryTb is liable to IPI the other processors. This is</span>
00170         <span class="comment">//   definitely NOT what we want as the other processors are frozen</span>
00171         <span class="comment">//   in the debugger and we will deadlock if we try and IPI them.</span>
00172         <span class="comment">//   Just flush the the current processor instead.</span>
00173         <span class="comment">//KeFillEntryTb ((PHARDWARE_PTE)PointerPte, VirtualAddress, TRUE);</span>
00174         <a class="code" href="../../d0/d0/ki_8h.html#a114">KiFlushSingleTb</a>(<a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>, VirtualAddress);
00175 
00176     }
00177 
00178     <span class="keywordflow">return</span> VirtualAddress;
00179 }
00180 
00181 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
<a name="l00182"></a><a class="code" href="../../d9/d5/alpha_2debugsup_8c.html#a2">00182</a> <a class="code" href="../../d2/d6/ia64_2debugsup_8c.html#a2">MmDbgReleaseAddress</a> (
00183     IN PVOID VirtualAddress,
00184     IN PHARDWARE_PTE Opaque
00185     )
00186 
00187 <span class="comment">/*++</span>
00188 <span class="comment"></span>
00189 <span class="comment">Routine Description:</span>
00190 <span class="comment"></span>
00191 <span class="comment">    i386/486 implementation specific:</span>
00192 <span class="comment"></span>
00193 <span class="comment">    This routine resets the specified virtual address access permissions</span>
00194 <span class="comment">    to its original state.</span>
00195 <span class="comment"></span>
00196 <span class="comment">Arguments:</span>
00197 <span class="comment"></span>
00198 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00199 <span class="comment"></span>
00200 <span class="comment">    Opaque - Supplies an opaque pointer.</span>
00201 <span class="comment"></span>
00202 <span class="comment">Return Value:</span>
00203 <span class="comment"></span>
00204 <span class="comment">    None.</span>
00205 <span class="comment"></span>
00206 <span class="comment">Environment:</span>
00207 <span class="comment"></span>
00208 <span class="comment">    Kernel mode IRQL at DISPATCH_LEVEL or greater.</span>
00209 <span class="comment"></span>
00210 <span class="comment">--*/</span>
00211 
00212 {
00213     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00214     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00215     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> InputPte;
00216 
00217     InputPte = (<a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a>)Opaque;
00218 
00219     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (<a class="code" href="../../d2/d1/mm_8h.html#a302">MmIsAddressValid</a> (VirtualAddress));
00220 
00221     <span class="keywordflow">if</span> (InputPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long != 0) {
00222 
00223         PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (VirtualAddress);
00224     
00225         TempPte = *InputPte;
00226         
00227         <span class="comment">// LWFIX: Need to make the write go out to memory but can't</span>
00228         <span class="comment">// make it dirty here ! TempPte.u.Hard.Dirty = MM_PTE_DIRTY;</span>
00229     
00230         *PointerPte = TempPte;
00231     
00232         <span class="comment">//</span>
00233         <span class="comment">// BUGBUG John Vert (jvert) 3/4/1999</span>
00234         <span class="comment">//   KeFillEntryTb is liable to IPI the other processors. This is</span>
00235         <span class="comment">//   definitely NOT what we want as the other processors are frozen</span>
00236         <span class="comment">//   in the debugger and we will deadlock if we try and IPI them.</span>
00237         <span class="comment">//   Just flush the current processor instead.</span>
00238         <span class="comment">//KeFillEntryTb ((PHARDWARE_PTE)PointerPte, VirtualAddress, TRUE);</span>
00239         <a class="code" href="../../d0/d0/ki_8h.html#a114">KiFlushSingleTb</a>(<a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>, VirtualAddress);
00240     }
00241 
00242     <span class="keywordflow">return</span>;
00243 }
00244 
00245 PVOID64
<a name="l00246"></a><a class="code" href="../../d9/d5/alpha_2debugsup_8c.html#a3">00246</a> <a class="code" href="../../d4/d6/ppc_2debugsup_8c.html#a2">MmDbgReadCheck64</a> (
00247     IN PVOID64 VirtualAddress
00248     )
00249 
00250 <span class="comment">/*++</span>
00251 <span class="comment"></span>
00252 <span class="comment">Routine Description:</span>
00253 <span class="comment"></span>
00254 <span class="comment"></span>
00255 <span class="comment">    ALPHA implementation specific:</span>
00256 <span class="comment"></span>
00257 <span class="comment">    This routine returns the virtual address which is valid (mapped)</span>
00258 <span class="comment">    for read access.</span>
00259 <span class="comment"></span>
00260 <span class="comment">    If the address is valid and readable then the called address is returned.</span>
00261 <span class="comment"></span>
00262 <span class="comment">Arguments:</span>
00263 <span class="comment"></span>
00264 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00265 <span class="comment"></span>
00266 <span class="comment">Return Value:</span>
00267 <span class="comment"></span>
00268 <span class="comment">    Returns NULL if the address is not valid or readable, otherwise</span>
00269 <span class="comment">    returns the virtual address.</span>
00270 <span class="comment"></span>
00271 <span class="comment">Environment:</span>
00272 <span class="comment"></span>
00273 <span class="comment">    Kernel mode IRQL at DISPATCH_LEVEL or greater.</span>
00274 <span class="comment"></span>
00275 <span class="comment">--*/</span>
00276 
00277 {
00278 <span class="preprocessor">#ifdef VLM_SUPPORT</span>
00279 <span class="preprocessor"></span>
00280     <span class="keywordflow">if</span> (!MmIsAddressValid64 (VirtualAddress)) {
00281         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00282     }
00283 
00284     <span class="keywordflow">return</span> VirtualAddress;
00285 <span class="preprocessor">#else</span>
00286 <span class="preprocessor"></span>    <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00287 <span class="preprocessor">#endif</span>
00288 <span class="preprocessor"></span>}
00289 
00290 PVOID64
<a name="l00291"></a><a class="code" href="../../d9/d5/alpha_2debugsup_8c.html#a4">00291</a> <a class="code" href="../../d4/d6/ppc_2debugsup_8c.html#a3">MmDbgWriteCheck64</a> (
00292     IN PVOID64 VirtualAddress
00293     )
00294 
00295 <span class="comment">/*++</span>
00296 <span class="comment"></span>
00297 <span class="comment">Routine Description:</span>
00298 <span class="comment"></span>
00299 <span class="comment">    ALPHA implementation specific:</span>
00300 <span class="comment"></span>
00301 <span class="comment">    This routine returns the physical address for a virtual address</span>
00302 <span class="comment">    which is valid (mapped) for write access.</span>
00303 <span class="comment"></span>
00304 <span class="comment">    If the address is valid and writable then the called address is returned.</span>
00305 <span class="comment"></span>
00306 <span class="comment">Arguments:</span>
00307 <span class="comment"></span>
00308 <span class="comment">    VirtualAddress - Supplies the virtual address to check.</span>
00309 <span class="comment"></span>
00310 <span class="comment">Return Value:</span>
00311 <span class="comment"></span>
00312 <span class="comment">    Returns NULL if the address is not valid or readable, otherwise</span>
00313 <span class="comment">    returns the virtual address.</span>
00314 <span class="comment"></span>
00315 <span class="comment">Environment:</span>
00316 <span class="comment"></span>
00317 <span class="comment">    Kernel mode IRQL at DISPATCH_LEVEL or greater.</span>
00318 <span class="comment"></span>
00319 <span class="comment">--*/</span>
00320 
00321 {
00322 <span class="preprocessor">#ifdef VLM_SUPPORT</span>
00323 <span class="preprocessor"></span>    <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00324 
00325     <span class="keywordflow">if</span> (!MmIsAddressValid64 (VirtualAddress)) {
00326         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00327     }
00328 
00329     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a154">MiGetPteAddress64</a> (VirtualAddress);
00330 
00331     <span class="keywordflow">if</span> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.Write == 0) {
00332         <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00333     }
00334 
00335     <span class="keywordflow">return</span> VirtualAddress;
00336 <span class="preprocessor">#else</span>
00337 <span class="preprocessor"></span>    <span class="keywordflow">return</span> <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00338 <span class="preprocessor">#endif</span>
00339 <span class="preprocessor"></span>}
00340 
00341 PVOID64
<a name="l00342"></a><a class="code" href="../../d9/d5/alpha_2debugsup_8c.html#a5">00342</a> <a class="code" href="../../d2/d6/ia64_2debugsup_8c.html#a3">MmDbgTranslatePhysicalAddress64</a> (
00343     IN PHYSICAL_ADDRESS PhysicalAddress
00344     )
00345 
00346 <span class="comment">/*++</span>
00347 <span class="comment"></span>
00348 <span class="comment">Routine Description:</span>
00349 <span class="comment"></span>
00350 <span class="comment">    ALPHA implementation specific:</span>
00351 <span class="comment"></span>
00352 <span class="comment">    The Alpha processor provides a direct-mapped address space called</span>
00353 <span class="comment">    the superpage.  The entire physical address space can be</span>
00354 <span class="comment">    addressed via the superpage.  This routine translates a physical</span>
00355 <span class="comment">    address to its corresponding superpage address.  Unfortunately,</span>
00356 <span class="comment">    the base superpage address is processor-dependent.  Therefore, we</span>
00357 <span class="comment">    have to compute it based on the processor level.  As new processors are</span>
00358 <span class="comment">    released, this routine will need to be updated.</span>
00359 <span class="comment"></span>
00360 <span class="comment">    This routine does not use PTEs.</span>
00361 <span class="comment"></span>
00362 <span class="comment">Arguments:</span>
00363 <span class="comment"></span>
00364 <span class="comment">    PhysicalAddress - Supplies the physical address to translate.</span>
00365 <span class="comment"></span>
00366 <span class="comment">Return Value:</span>
00367 <span class="comment"></span>
00368 <span class="comment">    The virtual (superpage) address which corresponds to the physical address.</span>
00369 <span class="comment"></span>
00370 <span class="comment">Environment:</span>
00371 <span class="comment"></span>
00372 <span class="comment">    Kernel mode IRQL at DISPATCH_LEVEL or greater.</span>
00373 <span class="comment"></span>
00374 <span class="comment">--*/</span>
00375 
00376 {
00377     <span class="keywordflow">switch</span> (<a class="code" href="../../d4/d9/ke_8h.html#a135">KeProcessorLevel</a>) {
00378 
00379     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21064:
00380     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21066:
00381     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21068:
00382         PhysicalAddress.QuadPart &amp;= 0x00000003ffffffff;
00383         PhysicalAddress.QuadPart |= 0xfffffc0000000000;
00384         <span class="keywordflow">break</span>;
00385 
00386     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21164:
00387     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21164PC:
00388         PhysicalAddress.QuadPart &amp;= 0x000000ffffffffff;
00389         PhysicalAddress.QuadPart |= 0xfffffc0000000000;
00390         <span class="keywordflow">break</span>;
00391 
00392     <span class="keywordflow">case</span> PROCESSOR_ALPHA_21264:
00393         PhysicalAddress.QuadPart &amp;= 0x00000fffffffffff;
00394         PhysicalAddress.QuadPart |= 0xffff800000000000;
00395         <span class="keywordflow">break</span>;
00396 
00397     <span class="keywordflow">default</span>:
00398         <span class="keywordflow">return</span> NULL64;
00399 
00400     }
00401 
00402     <span class="keywordflow">return</span> (PVOID64)PhysicalAddress.QuadPart;
00403 }
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:39:39 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
