

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_1_x0'
================================================================
* Date:           Thu Sep 15 14:00:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8354|     8354|  27.844 us|  27.844 us|  8354|  8354|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_boundary_1_x0_loop_1     |     7296|     7296|       114|          -|          -|    64|        no|
        | + C_drain_IO_L1_out_boundary_1_x0_loop_2    |      112|      112|         7|          -|          -|    16|        no|
        |  ++ C_drain_IO_L1_out_boundary_1_x0_loop_3  |        2|        2|         1|          -|          -|     2|        no|
        |- C_drain_IO_L1_out_boundary_1_x0_loop_5     |     1056|     1056|        66|          -|          -|    16|        no|
        | + C_drain_IO_L1_out_boundary_1_x0_loop_6    |       64|       64|         2|          -|          -|    32|        no|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 8 
3 --> 4 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 8 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_12_1_x0108, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:5200]   --->   Operation 13 'alloca' 'local_C_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:5205]   --->   Operation 14 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln5200 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:5200]   --->   Operation 15 'specmemcore' 'specmemcore_ln5200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 16 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_4 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 17 'getelementptr' 'buf_data_split_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln5211 = br void" [./dut.cpp:5211]   --->   Operation 18 'br' 'br_ln5211' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691, void, i7 0, void"   --->   Operation 19 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 20 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln890 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 21 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln5211 = br i1 %icmp_ln890, void %.split9, void %.preheader.preheader" [./dut.cpp:5211]   --->   Operation 23 'br' 'br_ln5211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln5211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_245" [./dut.cpp:5211]   --->   Operation 24 'specloopname' 'specloopname_ln5211' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%div_i_i113_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %c6_V, i32 1, i32 5"   --->   Operation 25 'partselect' 'div_i_i113_udiv' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i7 %c6_V"   --->   Operation 26 'trunc' 'empty' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%idxprom = zext i1 %empty"   --->   Operation 27 'zext' 'idxprom' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_5 = getelementptr i32 %buf_data_split_V, i64 0, i64 %idxprom"   --->   Operation 28 'getelementptr' 'buf_data_split_V_addr_5' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln5213 = br void" [./dut.cpp:5213]   --->   Operation 29 'br' 'br_ln5213' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln5243 = br void %.preheader" [./dut.cpp:5243]   --->   Operation 30 'br' 'br_ln5243' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_226, void, i5 0, void %.split9"   --->   Operation 31 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln691_226 = add i5 %c7_V, i5 1"   --->   Operation 32 'add' 'add_ln691_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %c7_V, i5 %div_i_i113_udiv" [./dut.cpp:5217]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln5217 = zext i10 %tmp_s" [./dut.cpp:5217]   --->   Operation 34 'zext' 'zext_ln5217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln5217" [./dut.cpp:5217]   --->   Operation 35 'getelementptr' 'local_C_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890_172 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 36 'icmp' 'icmp_ln890_172' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln5213 = br i1 %icmp_ln890_172, void %.split7, void" [./dut.cpp:5213]   --->   Operation 38 'br' 'br_ln5213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:5217]   --->   Operation 39 'load' 'buf_data_V' <Predicate = (!icmp_ln890_172)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln890_172)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln5213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_271" [./dut.cpp:5213]   --->   Operation 41 'specloopname' 'specloopname_ln5213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:5217]   --->   Operation 42 'load' 'buf_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln5218 = br void" [./dut.cpp:5218]   --->   Operation 43 'br' 'br_ln5218' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_227, void %.split5, i2 0, void %.split7"   --->   Operation 44 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i64 %zext_ln1497, void %.split5, i64 %buf_data_V, void %.split7"   --->   Operation 45 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.43ns)   --->   "%add_ln691_227 = add i2 %n_V, i2 1"   --->   Operation 46 'add' 'add_ln691_227' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 47 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 48 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln5218 = br i1 %icmp_ln878, void %.split5, void" [./dut.cpp:5218]   --->   Operation 50 'br' 'br_ln5218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_249"   --->   Operation 51 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_s"   --->   Operation 52 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_6 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:5219]   --->   Operation 53 'getelementptr' 'buf_data_split_V_addr_6' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.69ns)   --->   "%store_ln5219 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_6" [./dut.cpp:5219]   --->   Operation 54 'store' 'store_ln5219' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%r = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 55 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i32 %r"   --->   Operation 56 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_12_1_x0108" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'tmp' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 59 [1/1] (0.69ns)   --->   "%store_ln5229 = store i32 %tmp, i1 %buf_data_split_V_addr_5" [./dut.cpp:5229]   --->   Operation 59 'store' 'store_ln5229' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 60 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_4"   --->   Operation 60 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 61 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 61 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 62 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_4"   --->   Operation 62 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 63 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 63 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 64 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.20ns)   --->   "%store_ln5231 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:5231]   --->   Operation 65 'store' 'store_ln5231' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.70>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_224, void, i5 0, void %.preheader.preheader"   --->   Operation 67 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln691_224 = add i5 %c5_V, i5 1"   --->   Operation 68 'add' 'add_ln691_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln5243 = trunc i5 %c5_V" [./dut.cpp:5243]   --->   Operation 69 'trunc' 'trunc_ln5243' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_116_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln5243, i5 0"   --->   Operation 70 'bitconcatenate' 'tmp_116_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.63ns)   --->   "%icmp_ln890_171 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 71 'icmp' 'icmp_ln890_171' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln5239 = br i1 %icmp_ln890_171, void %.split3, void" [./dut.cpp:5239]   --->   Operation 73 'br' 'br_ln5239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln5239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_214" [./dut.cpp:5239]   --->   Operation 74 'specloopname' 'specloopname_ln5239' <Predicate = (!icmp_ln890_171)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln5241 = br void" [./dut.cpp:5241]   --->   Operation 75 'br' 'br_ln5241' <Predicate = (!icmp_ln890_171)> <Delay = 0.38>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln5248 = ret" [./dut.cpp:5248]   --->   Operation 76 'ret' 'ret_ln5248' <Predicate = (icmp_ln890_171)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.91>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%c6_V_54 = phi i6 %add_ln691_225, void %.split, i6 0, void %.split3"   --->   Operation 77 'phi' 'c6_V_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln691_225 = add i6 %c6_V_54, i6 1"   --->   Operation 78 'add' 'add_ln691_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln5243 = zext i6 %c6_V_54" [./dut.cpp:5243]   --->   Operation 79 'zext' 'zext_ln5243' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.71ns)   --->   "%add_ln5243 = add i9 %tmp_116_cast, i9 %zext_ln5243" [./dut.cpp:5243]   --->   Operation 80 'add' 'add_ln5243' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln5243_1 = zext i9 %add_ln5243" [./dut.cpp:5243]   --->   Operation 81 'zext' 'zext_ln5243_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%local_C_V_addr_2 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln5243_1" [./dut.cpp:5243]   --->   Operation 82 'getelementptr' 'local_C_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.61ns)   --->   "%icmp_ln890_173 = icmp_eq  i6 %c6_V_54, i6 32"   --->   Operation 83 'icmp' 'icmp_ln890_173' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln5241 = br i1 %icmp_ln890_173, void %.split, void" [./dut.cpp:5241]   --->   Operation 85 'br' 'br_ln5241' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_2" [./dut.cpp:5243]   --->   Operation 86 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_173)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 87 'br' 'br_ln0' <Predicate = (icmp_ln890_173)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 2.41>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln5241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_234" [./dut.cpp:5241]   --->   Operation 88 'specloopname' 'specloopname_ln5241' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_2" [./dut.cpp:5243]   --->   Operation 89 'load' 'local_C_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 90 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c6.V') with incoming values : ('add_ln691') [12]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691') [12]  (0 ns)
	'add' operation ('add_ln691') [13]  (0.706 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_226') [25]  (0 ns)
	'getelementptr' operation ('local_C_V_addr', ./dut.cpp:5217) [29]  (0 ns)
	'load' operation ('buf_data.V', ./dut.cpp:5217) on array 'local_C.V', ./dut.cpp:5200 [35]  (1.2 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'load' operation ('buf_data.V', ./dut.cpp:5217) on array 'local_C.V', ./dut.cpp:5200 [35]  (1.2 ns)

 <State 5>: 1.92ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_12_1_x0108' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [54]  (1.22 ns)
	'store' operation ('store_ln5229', ./dut.cpp:5229) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf_data_split.V', ./dut.cpp:5205 [55]  (0.699 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'buf_data_split.V', ./dut.cpp:5205 [56]  (0.699 ns)

 <State 7>: 1.9ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'buf_data_split.V', ./dut.cpp:5205 [56]  (0.699 ns)
	'store' operation ('store_ln5231', ./dut.cpp:5231) of variable '__Result__' on array 'local_C.V', ./dut.cpp:5200 [59]  (1.2 ns)

 <State 8>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_224') [66]  (0 ns)
	'add' operation ('add_ln691_224') [67]  (0.707 ns)

 <State 9>: 1.92ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_225') [77]  (0 ns)
	'add' operation ('add_ln5243', ./dut.cpp:5243) [80]  (0.715 ns)
	'getelementptr' operation ('local_C_V_addr_2', ./dut.cpp:5243) [82]  (0 ns)
	'load' operation ('local_C_V_load', ./dut.cpp:5243) on array 'local_C.V', ./dut.cpp:5200 [88]  (1.2 ns)

 <State 10>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_C_V_load', ./dut.cpp:5243) on array 'local_C.V', ./dut.cpp:5200 [88]  (1.2 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [89]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
