//
// Generated (version 2022.2-SP4.2<build 132111>) at Fri Oct 13 14:34:58 2023
//

module da_wave_send
(
    input clk,
    input nt_sys_rst_n,
    input pll_lock,
    output [7:0] rd_addr
);
    wire [7:0] N6;
    wire [7:0] N14;
    wire N17;
    wire N24;
    wire [7:0] N27;
    wire _N14;
    wire _N15;
    wire _N16;
    wire _N17;
    wire _N18;
    wire _N19;
    wire [7:0] freq_cnt;
    wire \rd_addr[0]_inv ;

    GTP_LUT5CARRY /* N14_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_1_1 (
            .COUT (_N14),
            .Z (N14[1]),
            .CIN (),
            .I0 (rd_addr[0]),
            .I1 (rd_addr[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../../rtl/da_wave_send.v:64

    GTP_LUT5CARRY /* N14_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_1_2 (
            .COUT (_N15),
            .Z (N14[2]),
            .CIN (_N14),
            .I0 (rd_addr[0]),
            .I1 (rd_addr[1]),
            .I2 (rd_addr[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../../rtl/da_wave_send.v:64

    GTP_LUT5CARRY /* N14_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_1_3 (
            .COUT (_N16),
            .Z (N14[3]),
            .CIN (_N15),
            .I0 (),
            .I1 (rd_addr[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/da_wave_send.v:64

    GTP_LUT5CARRY /* N14_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_1_4 (
            .COUT (_N17),
            .Z (N14[4]),
            .CIN (_N16),
            .I0 (),
            .I1 (rd_addr[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/da_wave_send.v:64

    GTP_LUT5CARRY /* N14_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_1_5 (
            .COUT (_N18),
            .Z (N14[5]),
            .CIN (_N17),
            .I0 (),
            .I1 (rd_addr[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/da_wave_send.v:64

    GTP_LUT5CARRY /* N14_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_1_6 (
            .COUT (_N19),
            .Z (N14[6]),
            .CIN (_N18),
            .I0 (),
            .I1 (rd_addr[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/da_wave_send.v:64

    GTP_LUT5CARRY /* N14_1_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N14_1_7 (
            .COUT (),
            .Z (N14[7]),
            .CIN (_N19),
            .I0 (),
            .I1 (rd_addr[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/da_wave_send.v:64

    GTP_LUT2 /* N17 */ #(
            .INIT(4'b0111))
        N17_vname (
            .Z (N17),
            .I0 (pll_lock),
            .I1 (nt_sys_rst_n));
    // defparam N17_vname.orig_name = N17;
	// LUT = (~I1)|(~I0) ;

    GTP_LUT3 /* N24_3 */ #(
            .INIT(8'b00100000))
        N24_3 (
            .Z (N24),
            .I0 (freq_cnt[0]),
            .I1 (freq_cnt[1]),
            .I2 (freq_cnt[2]));
	// LUT = I0&~I1&I2 ;

    GTP_LUT3 /* \N27[0]  */ #(
            .INIT(8'b01000110))
        \N27[0]  (
            .Z (N27[1]),
            .I0 (freq_cnt[0]),
            .I1 (freq_cnt[1]),
            .I2 (freq_cnt[2]));
	// LUT = (~I0&I1)|(I0&~I1&~I2) ;
	// ../../rtl/da_wave_send.v:49

    GTP_LUT3 /* \N27[1]  */ #(
            .INIT(8'b01011000))
        \N27[1]  (
            .Z (N27[2]),
            .I0 (freq_cnt[0]),
            .I1 (freq_cnt[1]),
            .I2 (freq_cnt[2]));
	// LUT = (~I0&I2)|(I0&I1&~I2) ;
	// ../../rtl/da_wave_send.v:49

    GTP_DFF_C /* \freq_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_cnt[0]  (
            .Q (freq_cnt[0]),
            .C (N17),
            .CLK (clk),
            .D (N6[0]));
	// ../../rtl/da_wave_send.v:49

    GTP_DFF_C /* \freq_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_cnt[1]  (
            .Q (freq_cnt[1]),
            .C (N17),
            .CLK (clk),
            .D (N27[1]));
	// ../../rtl/da_wave_send.v:49

    GTP_DFF_C /* \freq_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_cnt[2]  (
            .Q (freq_cnt[2]),
            .C (N17),
            .CLK (clk),
            .D (N27[2]));
	// ../../rtl/da_wave_send.v:49

    GTP_LUT1 /* \freq_cnt[7:0]_inv  */ #(
            .INIT(2'b01))
        \freq_cnt[7:0]_inv  (
            .Z (N6[0]),
            .I0 (freq_cnt[0]));
	// LUT = ~I0 ;

    GTP_DFF_CE /* \rd_addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_addr[0]  (
            .Q (rd_addr[0]),
            .C (N17),
            .CE (N24),
            .CLK (clk),
            .D (\rd_addr[0]_inv ));
	// ../../rtl/da_wave_send.v:59

    GTP_DFF_CE /* \rd_addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_addr[1]  (
            .Q (rd_addr[1]),
            .C (N17),
            .CE (N24),
            .CLK (clk),
            .D (N14[1]));
	// ../../rtl/da_wave_send.v:59

    GTP_DFF_CE /* \rd_addr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_addr[2]  (
            .Q (rd_addr[2]),
            .C (N17),
            .CE (N24),
            .CLK (clk),
            .D (N14[2]));
	// ../../rtl/da_wave_send.v:59

    GTP_DFF_CE /* \rd_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_addr[3]  (
            .Q (rd_addr[3]),
            .C (N17),
            .CE (N24),
            .CLK (clk),
            .D (N14[3]));
	// ../../rtl/da_wave_send.v:59

    GTP_DFF_CE /* \rd_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_addr[4]  (
            .Q (rd_addr[4]),
            .C (N17),
            .CE (N24),
            .CLK (clk),
            .D (N14[4]));
	// ../../rtl/da_wave_send.v:59

    GTP_DFF_CE /* \rd_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_addr[5]  (
            .Q (rd_addr[5]),
            .C (N17),
            .CE (N24),
            .CLK (clk),
            .D (N14[5]));
	// ../../rtl/da_wave_send.v:59

    GTP_DFF_CE /* \rd_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_addr[6]  (
            .Q (rd_addr[6]),
            .C (N17),
            .CE (N24),
            .CLK (clk),
            .D (N14[6]));
	// ../../rtl/da_wave_send.v:59

    GTP_LUT1 /* \rd_addr[7:0]_inv  */ #(
            .INIT(2'b01))
        \rd_addr[7:0]_inv  (
            .Z (\rd_addr[0]_inv ),
            .I0 (rd_addr[0]));
	// LUT = ~I0 ;

    GTP_DFF_CE /* \rd_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_addr[7]  (
            .Q (rd_addr[7]),
            .C (N17),
            .CE (N24),
            .CLK (clk),
            .D (N14[7]));
	// ../../rtl/da_wave_send.v:59


endmodule


module pll_clk
(
    input clkin1,
    output clkout0,
    output clkout1,
    output pll_lock
);
    wire clkout0_2pad;
    wire clkout2;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;

    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(2), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(12), 
            .STATIC_RATIO1(24), 
            .STATIC_RATIO2(16), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(24), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(12), 
            .STATIC_DUTY1(24), 
            .STATIC_DUTY2(16), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(16), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("OPTIMIZED"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV (1'b0));
	// ../ipcore/pll_clk/pll_clk.v:230
	// SDC constraint : (object CLKOUT0) (id 1001) (clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred) (inferred)


endmodule


module ipm_distributed_rom_v1_3_rom_256x8b
(
    input [7:0] addr,
    output [7:0] rd_data
);
    wire _N23;

    GTP_ROM256X1 /* mem_0 */ #(
            .INIT(256'b1010101010101010101101101100011110000011100010010101011011000000000001101101010100100011100000111100011011011010101010101010101101010101010101010100100100111000011111000111011010101001001111101111100100101010110111000111110000111001001001010101010101010101))
        mem_0 (
            .Z (rd_data[0]),
            .I0 (addr[0]),
            .I1 (addr[1]),
            .I2 (addr[2]),
            .I3 (addr[3]),
            .I4 (addr[4]),
            .I5 (addr[5]),
            .I6 (addr[6]),
            .I7 (addr[7]));
	// ../ipcore/rom_256x8b/rtl/ipm_distributed_rom_v1_3_rom_256x8b.v:33

    GTP_ROM256X1 /* mem_1 */ #(
            .INIT(256'b1001100110011001100100100101001010101010110100100110011100000000000000011100110010010110101010101001010010010011001100110011001110011001100110011001001001010010101010101101001001100111000000010000000111001100100101101010101010010100100100110011001100110011))
        mem_1 (
            .Z (rd_data[1]),
            .I0 (addr[0]),
            .I1 (addr[1]),
            .I2 (addr[2]),
            .I3 (addr[3]),
            .I4 (addr[4]),
            .I5 (addr[5]),
            .I6 (addr[6]),
            .I7 (addr[7]));
	// ../ipcore/rom_256x8b/rtl/ipm_distributed_rom_v1_3_rom_256x8b.v:33

    GTP_ROM256X1 /* mem_2 */ #(
            .INIT(256'b0010110100101101001001001001101100110011000111000111100000000000000000000011110001110001100110011011001001001001011010010110100101001011010010110100100100110110011001100011000111100000111111111111111000001111000110001100110011011001001001011010010110100101))
        mem_2 (
            .Z (rd_data[2]),
            .I0 (addr[0]),
            .I1 (addr[1]),
            .I2 (addr[2]),
            .I3 (addr[3]),
            .I4 (addr[4]),
            .I5 (addr[5]),
            .I6 (addr[6]),
            .I7 (addr[7]));
	// ../ipcore/rom_256x8b/rtl/ipm_distributed_rom_v1_3_rom_256x8b.v:33

    GTP_ROM256X1 /* mem_3 */ #(
            .INIT(256'b1100111000110001110001110001110000111100000111111000000000000000000000000000001111110000011110000111000111000111000110001110011100111000110001110011100011110001111000011111000000011111111111111111111111110000000111110000111100011110001110011100011000111001))
        mem_3 (
            .Z (rd_data[3]),
            .I0 (addr[0]),
            .I1 (addr[1]),
            .I2 (addr[2]),
            .I3 (addr[3]),
            .I4 (addr[4]),
            .I5 (addr[5]),
            .I6 (addr[6]),
            .I7 (addr[7]));
	// ../ipcore/rom_256x8b/rtl/ipm_distributed_rom_v1_3_rom_256x8b.v:33

    GTP_ROM256X1 /* mem_4 */ #(
            .INIT(256'b1111000000111110000001111110000000111111111000000000000000000000000000000000000000001111111110000000111111000000111110000001111100000111110000001111100000001111111000000000111111111111111111111111111111111111111000000000111111100000001111100000011111000001))
        mem_4 (
            .Z (rd_data[4]),
            .I0 (addr[0]),
            .I1 (addr[1]),
            .I2 (addr[2]),
            .I3 (addr[3]),
            .I4 (addr[4]),
            .I5 (addr[5]),
            .I6 (addr[6]),
            .I7 (addr[7]));
	// ../ipcore/rom_256x8b/rtl/ipm_distributed_rom_v1_3_rom_256x8b.v:33

    GTP_ROM256X1 /* mem_5 */ #(
            .INIT(256'b1111111111000000000001111111111111000000000000000000000000000000000000000000000000000000000001111111111111000000000001111111111100000000001111111111100000000000000111111111111111111111111111111111111111111111111111111111000000000000001111111111100000000001))
        mem_5 (
            .Z (rd_data[5]),
            .I0 (addr[0]),
            .I1 (addr[1]),
            .I2 (addr[2]),
            .I3 (addr[3]),
            .I4 (addr[4]),
            .I5 (addr[5]),
            .I6 (addr[6]),
            .I7 (addr[7]));
	// ../ipcore/rom_256x8b/rtl/ipm_distributed_rom_v1_3_rom_256x8b.v:33

    GTP_ROM256X1 /* mem_6 */ #(
            .INIT(256'b1111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111100000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000001))
        mem_6 (
            .Z (rd_data[6]),
            .I0 (addr[0]),
            .I1 (addr[1]),
            .I2 (addr[2]),
            .I3 (addr[3]),
            .I4 (addr[4]),
            .I5 (addr[5]),
            .I6 (addr[6]),
            .I7 (addr[7]));
	// ../ipcore/rom_256x8b/rtl/ipm_distributed_rom_v1_3_rom_256x8b.v:33

    GTP_LUT4 /* mem_7 */ #(
            .INIT(16'b0000111100001110))
        mem_7 (
            .Z (rd_data[7]),
            .I0 (addr[5]),
            .I1 (addr[6]),
            .I2 (addr[7]),
            .I3 (_N23));
	// LUT = (I0&~I2)|(I1&~I2)|(~I2&I3) ;

    GTP_ROM32X1 /* mem_10 */ #(
            .INIT(32'b11111111111111111111111111111110))
        mem_10 (
            .Z (_N23),
            .I0 (addr[0]),
            .I1 (addr[1]),
            .I2 (addr[2]),
            .I3 (addr[3]),
            .I4 (addr[4]));
	// ../ipcore/rom_256x8b/rtl/ipm_distributed_rom_v1_3_rom_256x8b.v:33


endmodule


module rom_256x8b
(
    input [7:0] addr,
    output [7:0] rd_data
);

(* PAP_RAM_STYLE="select_rom" *)    ipm_distributed_rom_v1_3_rom_256x8b u_ipm_distributed_rom_rom_256x8b (
            .rd_data (rd_data),
            .addr (addr));
	// ../ipcore/rom_256x8b/rom_256x8b.v:54


endmodule


module hs_ad_da
(
    input [7:0] ad_data,
    input ad_otr,
    input sys_clk,
    input sys_rst_n,
    output [7:0] da_data,
    output ad_clk,
    output da_clk
);
	// SDC constraint : (object sys_clk) (id 1000) (clock sys_clk) (126 : D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/hs_ad_da.fdc)
	// SDC constraint : (object sys_clk) (id 1001) (clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred) (inferred)
    wire clk_50m;
    wire nt_ad_clk;
    wire [7:0] nt_ad_data;
(* PAP_MARK_DEBUG="1" *)    wire nt_ad_otr;
    wire nt_sys_clk;
    wire nt_sys_rst_n;
    wire pll_lock;
    wire [7:0] rd_addr;
    wire [7:0] rd_data;

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="T1", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* ad_clk_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        ad_clk_obuf (
            .O (ad_clk),
            .I (nt_ad_clk));
	// ../../rtl/hs_ad_da.v:33

(* PAP_MARK_DEBUG="1", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="P3", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* \ad_data_ibuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data_ibuf[0]  (
            .O (nt_ad_data[0]),
            .I (ad_data[0]));
	// ../../rtl/hs_ad_da.v:30

(* PAP_MARK_DEBUG="1", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="P4", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* \ad_data_ibuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data_ibuf[1]  (
            .O (nt_ad_data[1]),
            .I (ad_data[1]));
	// ../../rtl/hs_ad_da.v:30

(* PAP_MARK_DEBUG="1", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="L6", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* \ad_data_ibuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data_ibuf[2]  (
            .O (nt_ad_data[2]),
            .I (ad_data[2]));
	// ../../rtl/hs_ad_da.v:30

(* PAP_MARK_DEBUG="1", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="M5", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* \ad_data_ibuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data_ibuf[3]  (
            .O (nt_ad_data[3]),
            .I (ad_data[3]));
	// ../../rtl/hs_ad_da.v:30

(* PAP_MARK_DEBUG="1", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="U1", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* \ad_data_ibuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data_ibuf[4]  (
            .O (nt_ad_data[4]),
            .I (ad_data[4]));
	// ../../rtl/hs_ad_da.v:30

(* PAP_MARK_DEBUG="1", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="M1", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* \ad_data_ibuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data_ibuf[5]  (
            .O (nt_ad_data[5]),
            .I (ad_data[5]));
	// ../../rtl/hs_ad_da.v:30

(* PAP_MARK_DEBUG="1", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="U2", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* \ad_data_ibuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data_ibuf[6]  (
            .O (nt_ad_data[6]),
            .I (ad_data[6]));
	// ../../rtl/hs_ad_da.v:30

(* PAP_MARK_DEBUG="1", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="M3", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* \ad_data_ibuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data_ibuf[7]  (
            .O (nt_ad_data[7]),
            .I (ad_data[7]));
	// ../../rtl/hs_ad_da.v:30

(* PAP_MARK_DEBUG="1", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="P1", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* ad_otr_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        ad_otr_ibuf (
            .O (nt_ad_otr),
            .I (ad_otr));
	// ../../rtl/hs_ad_da.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="T2", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* da_clk_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        da_clk_obuf (
            .O (da_clk),
            .I (clk_50m));
	// ../../rtl/hs_ad_da.v:27

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="U8", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \da_data_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \da_data_obuf[0]  (
            .O (da_data[0]),
            .I (rd_data[0]));
	// ../../rtl/hs_ad_da.v:28

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="V8", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \da_data_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \da_data_obuf[1]  (
            .O (da_data[1]),
            .I (rd_data[1]));
	// ../../rtl/hs_ad_da.v:28

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="U7", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \da_data_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \da_data_obuf[2]  (
            .O (da_data[2]),
            .I (rd_data[2]));
	// ../../rtl/hs_ad_da.v:28

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="V7", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \da_data_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \da_data_obuf[3]  (
            .O (da_data[3]),
            .I (rd_data[3]));
	// ../../rtl/hs_ad_da.v:28

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="N2", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \da_data_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \da_data_obuf[4]  (
            .O (da_data[4]),
            .I (rd_data[4]));
	// ../../rtl/hs_ad_da.v:28

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="L2", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \da_data_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \da_data_obuf[5]  (
            .O (da_data[5]),
            .I (rd_data[5]));
	// ../../rtl/hs_ad_da.v:28

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="N1", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \da_data_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \da_data_obuf[6]  (
            .O (da_data[6]),
            .I (rd_data[6]));
	// ../../rtl/hs_ad_da.v:28

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="L1", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \da_data_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \da_data_obuf[7]  (
            .O (da_data[7]),
            .I (rd_data[7]));
	// ../../rtl/hs_ad_da.v:28

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="V9", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* sys_clk_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        sys_clk_ibuf (
            .O (nt_sys_clk),
            .I (sys_clk));
	// ../../rtl/hs_ad_da.v:24

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="C4", PAP_IO_VCCIO="1.8", PAP_IO_STANDARD="LVCMOS18", PAP_IO_PULLUP="TRUE" *)    GTP_INBUF /* sys_rst_n_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        sys_rst_n_ibuf (
            .O (nt_sys_rst_n),
            .I (sys_rst_n));
	// ../../rtl/hs_ad_da.v:25

    da_wave_send u_da_wave_send (
            .rd_addr (rd_addr),
            .clk (clk_50m),
            .nt_sys_rst_n (nt_sys_rst_n),
            .pll_lock (pll_lock));
	// ../../rtl/hs_ad_da.v:61

    pll_clk u_pll_clk (
            .clkout0 (clk_50m),
            .clkout1 (nt_ad_clk),
            .pll_lock (pll_lock),
            .clkin1 (nt_sys_clk));
	// ../../rtl/hs_ad_da.v:53

    rom_256x8b u_rom_256x8b (
            .rd_data (rd_data),
            .addr (rd_addr));
	// ../../rtl/hs_ad_da.v:71


endmodule

