$date
	Thu Oct 19 01:24:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clock_divider_t $end
$var wire 1 ! dclk $end
$var wire 1 " clk1_8 $end
$var wire 1 # clk1_4 $end
$var wire 1 $ clk1_3 $end
$var wire 1 % clk1_2 $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 2 ( sel [1:0] $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 2 ) sel [1:0] $end
$var reg 1 % clk1_2 $end
$var reg 1 $ clk1_3 $end
$var reg 1 # clk1_4 $end
$var reg 1 " clk1_8 $end
$var reg 1 * counter_2 $end
$var reg 2 + counter_3 [1:0] $end
$var reg 2 , counter_4 [1:0] $end
$var reg 3 - counter_8 [2:0] $end
$var reg 1 ! dclk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b0 +
0*
b0 )
b0 (
0'
0&
1%
1$
1#
1"
1!
$end
#2000
1&
#4000
0&
#6000
1&
#8000
0&
#10000
0!
b1 -
0"
b1 ,
0#
b1 +
0$
1*
0%
1&
1'
#12000
0&
#14000
b10 -
b10 ,
b10 +
0*
1%
1&
#16000
0&
#18000
1!
b11 -
b11 ,
b0 +
1$
1*
0%
1&
#20000
0!
0&
b1 (
b1 )
#22000
1!
b100 -
b0 ,
1#
b1 +
0$
0*
1%
1&
#24000
0&
#26000
0!
b101 -
b1 ,
0#
b10 +
1*
0%
1&
#28000
0&
#30000
1!
b110 -
b10 ,
b0 +
1$
0*
1%
1&
b0 (
b0 )
#32000
0&
#34000
0!
b111 -
b11 ,
b1 +
0$
1*
0%
1&
#36000
0&
#38000
b0 -
1"
b0 ,
1#
b10 +
0*
1%
1&
#40000
1!
0&
b10 (
b10 )
#42000
0!
b1 -
0"
b1 ,
0#
b0 +
1$
1*
0%
1&
#44000
0&
#46000
b10 -
b10 ,
b1 +
0$
0*
1%
1&
#48000
0&
#50000
b11 -
b11 ,
b10 +
1*
0%
1&
b11 (
b11 )
#52000
0&
#54000
b100 -
b0 ,
1#
b0 +
1$
0*
1%
1&
#56000
0&
#58000
b101 -
b1 ,
0#
b1 +
0$
1*
0%
1&
#60000
0&
