Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec  4 07:58:00 2023
| Host         : DESKTOP-8G5SJN0 running 64-bit major release  (build 9200)
| Command      : report_methodology -file RF_top_methodology_drc_routed.rpt -pb RF_top_methodology_drc_routed.pb -rpx RF_top_methodology_drc_routed.rpx
| Design       : RF_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 85
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 1          |
| TIMING-18 | Warning  | Missing input or output delay  | 6          |
| TIMING-20 | Warning  | Non-clocked latch              | 77         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell RF_state/FSM_onehot_curr_state[7]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) RF_state/data_in_q_reg[3]/CLR, RF_state/data_in_q_reg[4]/CLR,
RF_state/data_in_q_reg[5]/CLR, RF_state/data_in_q_reg[6]/CLR,
RF_state/data_in_q_reg[7]/CLR, RF_state/data_in_q_reg[8]/CLR,
RF_state/data_in_q_reg[9]/CLR, RF_state/data_out_q_reg[0]/CLR,
RF_state/data_out_q_reg[1]/CLR, RF_state/data_out_q_reg[2]/CLR,
RF_state/data_out_q_reg[3]/CLR, RF_state/data_out_q_reg[4]/CLR,
RF_state/data_out_q_reg[5]/CLR, RF_state/data_out_q_reg[6]/CLR,
RF_state/data_out_q_reg[7]/CLR (the first 15 of 58 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on intr_in relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sdo relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on cs relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on data_out_s relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on sdi relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch RF_0/addr_index_d_reg[0] cannot be properly analyzed as its control pin RF_0/addr_index_d_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch RF_0/addr_index_d_reg[1] cannot be properly analyzed as its control pin RF_0/addr_index_d_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch RF_0/addr_index_d_reg[2] cannot be properly analyzed as its control pin RF_0/addr_index_d_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch RF_0/addr_index_d_reg[3] cannot be properly analyzed as its control pin RF_0/addr_index_d_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch RF_0/data_index_d_reg[0] cannot be properly analyzed as its control pin RF_0/data_index_d_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch RF_0/data_index_d_reg[1] cannot be properly analyzed as its control pin RF_0/data_index_d_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch RF_0/data_index_d_reg[2] cannot be properly analyzed as its control pin RF_0/data_index_d_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch RF_0/data_index_d_reg[3] cannot be properly analyzed as its control pin RF_0/data_index_d_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch RF_0/wait_index_d_reg[0] cannot be properly analyzed as its control pin RF_0/wait_index_d_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch RF_0/wait_index_d_reg[1] cannot be properly analyzed as its control pin RF_0/wait_index_d_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch RF_0/wait_index_d_reg[2] cannot be properly analyzed as its control pin RF_0/wait_index_d_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch RF_state/FSM_onehot_next_state_reg[0] cannot be properly analyzed as its control pin RF_state/FSM_onehot_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch RF_state/FSM_onehot_next_state_reg[1] cannot be properly analyzed as its control pin RF_state/FSM_onehot_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch RF_state/FSM_onehot_next_state_reg[2] cannot be properly analyzed as its control pin RF_state/FSM_onehot_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch RF_state/FSM_onehot_next_state_reg[3] cannot be properly analyzed as its control pin RF_state/FSM_onehot_next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch RF_state/FSM_onehot_next_state_reg[4] cannot be properly analyzed as its control pin RF_state/FSM_onehot_next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch RF_state/FSM_onehot_next_state_reg[5] cannot be properly analyzed as its control pin RF_state/FSM_onehot_next_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch RF_state/FSM_onehot_next_state_reg[6] cannot be properly analyzed as its control pin RF_state/FSM_onehot_next_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch RF_state/FSM_onehot_next_state_reg[7] cannot be properly analyzed as its control pin RF_state/FSM_onehot_next_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch RF_state/addr_d_reg[0] cannot be properly analyzed as its control pin RF_state/addr_d_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch RF_state/addr_d_reg[1] cannot be properly analyzed as its control pin RF_state/addr_d_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch RF_state/addr_d_reg[2] cannot be properly analyzed as its control pin RF_state/addr_d_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch RF_state/addr_d_reg[3] cannot be properly analyzed as its control pin RF_state/addr_d_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch RF_state/addr_d_reg[4] cannot be properly analyzed as its control pin RF_state/addr_d_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch RF_state/addr_d_reg[5] cannot be properly analyzed as its control pin RF_state/addr_d_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch RF_state/addr_d_reg[6] cannot be properly analyzed as its control pin RF_state/addr_d_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch RF_state/addr_d_reg[7] cannot be properly analyzed as its control pin RF_state/addr_d_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch RF_state/addr_d_reg[8] cannot be properly analyzed as its control pin RF_state/addr_d_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch RF_state/addr_d_reg[9] cannot be properly analyzed as its control pin RF_state/addr_d_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch RF_state/addr_out_reg[0] cannot be properly analyzed as its control pin RF_state/addr_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch RF_state/addr_out_reg[1] cannot be properly analyzed as its control pin RF_state/addr_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch RF_state/addr_out_reg[2] cannot be properly analyzed as its control pin RF_state/addr_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch RF_state/addr_out_reg[3] cannot be properly analyzed as its control pin RF_state/addr_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch RF_state/addr_out_reg[4] cannot be properly analyzed as its control pin RF_state/addr_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch RF_state/addr_out_reg[5] cannot be properly analyzed as its control pin RF_state/addr_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch RF_state/addr_out_reg[6] cannot be properly analyzed as its control pin RF_state/addr_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch RF_state/addr_out_reg[7] cannot be properly analyzed as its control pin RF_state/addr_out_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch RF_state/addr_out_reg[8] cannot be properly analyzed as its control pin RF_state/addr_out_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch RF_state/addr_out_reg[9] cannot be properly analyzed as its control pin RF_state/addr_out_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch RF_state/back_buff_reg cannot be properly analyzed as its control pin RF_state/back_buff_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[0] cannot be properly analyzed as its control pin RF_state/counter_d_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[10] cannot be properly analyzed as its control pin RF_state/counter_d_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[11] cannot be properly analyzed as its control pin RF_state/counter_d_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[12] cannot be properly analyzed as its control pin RF_state/counter_d_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[13] cannot be properly analyzed as its control pin RF_state/counter_d_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[14] cannot be properly analyzed as its control pin RF_state/counter_d_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[15] cannot be properly analyzed as its control pin RF_state/counter_d_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[1] cannot be properly analyzed as its control pin RF_state/counter_d_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[2] cannot be properly analyzed as its control pin RF_state/counter_d_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[3] cannot be properly analyzed as its control pin RF_state/counter_d_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[4] cannot be properly analyzed as its control pin RF_state/counter_d_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[5] cannot be properly analyzed as its control pin RF_state/counter_d_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[6] cannot be properly analyzed as its control pin RF_state/counter_d_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[7] cannot be properly analyzed as its control pin RF_state/counter_d_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[8] cannot be properly analyzed as its control pin RF_state/counter_d_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch RF_state/counter_d_reg[9] cannot be properly analyzed as its control pin RF_state/counter_d_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch RF_state/cs_out_reg cannot be properly analyzed as its control pin RF_state/cs_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch RF_state/data_out_d_reg[0] cannot be properly analyzed as its control pin RF_state/data_out_d_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch RF_state/data_out_d_reg[1] cannot be properly analyzed as its control pin RF_state/data_out_d_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch RF_state/data_out_d_reg[2] cannot be properly analyzed as its control pin RF_state/data_out_d_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch RF_state/data_out_d_reg[3] cannot be properly analyzed as its control pin RF_state/data_out_d_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch RF_state/data_out_d_reg[4] cannot be properly analyzed as its control pin RF_state/data_out_d_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch RF_state/data_out_d_reg[5] cannot be properly analyzed as its control pin RF_state/data_out_d_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch RF_state/data_out_d_reg[6] cannot be properly analyzed as its control pin RF_state/data_out_d_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch RF_state/data_out_d_reg[7] cannot be properly analyzed as its control pin RF_state/data_out_d_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch RF_state/data_out_reg[0] cannot be properly analyzed as its control pin RF_state/data_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch RF_state/data_out_reg[1] cannot be properly analyzed as its control pin RF_state/data_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch RF_state/data_out_reg[2] cannot be properly analyzed as its control pin RF_state/data_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch RF_state/data_out_reg[3] cannot be properly analyzed as its control pin RF_state/data_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch RF_state/data_out_reg[4] cannot be properly analyzed as its control pin RF_state/data_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch RF_state/data_out_reg[5] cannot be properly analyzed as its control pin RF_state/data_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch RF_state/data_out_reg[6] cannot be properly analyzed as its control pin RF_state/data_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch RF_state/data_out_reg[7] cannot be properly analyzed as its control pin RF_state/data_out_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch RF_state/front_buff_reg cannot be properly analyzed as its control pin RF_state/front_buff_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch RF_state/inc_reg cannot be properly analyzed as its control pin RF_state/inc_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch RF_state/inst_reg[0] cannot be properly analyzed as its control pin RF_state/inst_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch RF_state/inst_reg[1] cannot be properly analyzed as its control pin RF_state/inst_reg[1]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 77 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


