-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pooling_cnn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    out_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_V_TVALID : OUT STD_LOGIC;
    out_V_TREADY : IN STD_LOGIC;
    in_V_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_V_TVALID : IN STD_LOGIC;
    in_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of pooling_cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pooling_cnn_pooling_cnn,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.135000,HLS_SYN_LAT=6874,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=7281,HLS_SYN_LUT=1234,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal grp_pool_layer1_fu_26_ap_start : STD_LOGIC;
    signal grp_pool_layer1_fu_26_ap_done : STD_LOGIC;
    signal grp_pool_layer1_fu_26_ap_idle : STD_LOGIC;
    signal grp_pool_layer1_fu_26_ap_ready : STD_LOGIC;
    signal grp_pool_layer1_fu_26_out_V_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool_layer1_fu_26_out_V_TVALID : STD_LOGIC;
    signal grp_pool_layer1_fu_26_out_V_TREADY : STD_LOGIC;
    signal grp_pool_layer1_fu_26_in_V_TREADY : STD_LOGIC;
    signal grp_pool_layer1_fu_26_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal regslice_both_out_V_U_apdone_blk : STD_LOGIC;
    signal out_V_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_V_U_apdone_blk : STD_LOGIC;
    signal in_V_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal in_V_TVALID_int_regslice : STD_LOGIC;
    signal in_V_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_V_U_ack_in : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pooling_cnn_pool_layer1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_TVALID : OUT STD_LOGIC;
        out_V_TREADY : IN STD_LOGIC;
        in_V_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_TVALID : IN STD_LOGIC;
        in_V_TREADY : OUT STD_LOGIC );
    end component;


    component pooling_cnn_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_pool_layer1_fu_26 : component pooling_cnn_pool_layer1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_pool_layer1_fu_26_ap_start,
        ap_done => grp_pool_layer1_fu_26_ap_done,
        ap_idle => grp_pool_layer1_fu_26_ap_idle,
        ap_ready => grp_pool_layer1_fu_26_ap_ready,
        out_V_TDATA => grp_pool_layer1_fu_26_out_V_TDATA,
        out_V_TVALID => grp_pool_layer1_fu_26_out_V_TVALID,
        out_V_TREADY => grp_pool_layer1_fu_26_out_V_TREADY,
        in_V_TDATA => in_V_TDATA_int_regslice,
        in_V_TVALID => in_V_TVALID_int_regslice,
        in_V_TREADY => grp_pool_layer1_fu_26_in_V_TREADY);

    regslice_both_out_V_U : component pooling_cnn_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_pool_layer1_fu_26_out_V_TDATA,
        vld_in => grp_pool_layer1_fu_26_out_V_TVALID,
        ack_in => out_V_TREADY_int_regslice,
        data_out => out_V_TDATA,
        vld_out => regslice_both_out_V_U_vld_out,
        ack_out => out_V_TREADY,
        apdone_blk => regslice_both_out_V_U_apdone_blk);

    regslice_both_in_V_U : component pooling_cnn_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_V_TDATA,
        vld_in => in_V_TVALID,
        ack_in => regslice_both_in_V_U_ack_in,
        data_out => in_V_TDATA_int_regslice,
        vld_out => in_V_TVALID_int_regslice,
        ack_out => in_V_TREADY_int_regslice,
        apdone_blk => regslice_both_in_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_pool_layer1_fu_26_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_pool_layer1_fu_26_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_pool_layer1_fu_26_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pool_layer1_fu_26_ap_ready = ap_const_logic_1)) then 
                    grp_pool_layer1_fu_26_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (grp_pool_layer1_fu_26_ap_done, ap_CS_fsm, ap_CS_fsm_state3, ap_CS_fsm_state4, regslice_both_out_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_pool_layer1_fu_26_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((regslice_both_out_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_pool_layer1_fu_26_ap_start <= grp_pool_layer1_fu_26_ap_start_reg;
    grp_pool_layer1_fu_26_out_V_TREADY <= (out_V_TREADY_int_regslice and ap_CS_fsm_state3);
    in_V_TREADY <= regslice_both_in_V_U_ack_in;

    in_V_TREADY_int_regslice_assign_proc : process(grp_pool_layer1_fu_26_in_V_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_V_TREADY_int_regslice <= grp_pool_layer1_fu_26_in_V_TREADY;
        else 
            in_V_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    out_V_TVALID <= regslice_both_out_V_U_vld_out;
end behav;
