---
permalink: /publications/
title: "Publications"
layout: splash
---

# My Publications

## Peer Reviewed Articles

- Janapala, Doondi Kumar, Caspe, Franco S., Moses, Nesasudha.
<a href="https://doi.org/10.1002/mmce.22007"><i>Metasurface based pattern reconfigurable antenna for 2.45 GHz ISM band applications</i>.</a>
International Journal of RF and Microwave Computer-Aided Engineering.
{: .text-justify}

- Franco S. Caspe et al. <a href="/assets/pubs/gateway2018.pdf" target="_blank"><i>Gateway for data transferring between real time and deferred time domains.</i></a>
Published in Spanish. Proceedings of “VIII Congreso de Microelectrónica Aplicada”.
{: .text-justify}

- Franco S. Caspe et al.
<a href="/assets/pubs/case17.pdf" target="_blank"><i>A real time F0 estimator based on the YIN algorithm.</i></a>
Published in Spanish. Proceedings of CASE 2017. ISBN: 978-987-46297-3-9.
{: .text-justify}

- Franco S. Caspe et al. <a href="/assets/pubs/case16.pdf" target="_blank"><i>A real-time network interface test bench.</i></a>
Published in Spanish. Proceedings of CASE 2016. ISBN: 978-987-45523-8-9.
Outstanding work mention.
{: .text-justify}


## Erasmus Mundus Master's in Computer Vision (IPCV) Thesis

- <a href="/assets/pubs/Efficient_DNN_Serving.pdf" target="_blank"><i>Efficient DNN Serving.</i></a>  
Defended at Peter Pazmany Catholic University.
{: .text-justify}


## Electronic Engineering Thesis

- <a href="http://hdl.handle.net/20.500.12272/2878" target="_blank"><i>A real-time network test-bench for multiple communication interfaces.</i></a>
Published in Spanish, at UTN's repository.
{: .text-justify}

## Other articles

- <a href="https://www.hackster.io/franco-caspe/bnn-pynq-baking-a-custom-bnn-for-the-zybo-z7-f0bbe3" target="_blank"><i> Baking a custom BNN for the Zybo-Z7.</i></a>
How to implement Xilinx's Binary Neural Network streaming architecture with the smallest FPGA in the market.
{: .text-justify}