library IEEE;
	use IEEE.std_logic_1164.all;
	
	entity somador is port
	(
	   A,B : in   std_logic_vector(3 downto 0);  
	   Y : out  std_logic_vector(3 downto 0)
	);

	end somador;
	
	architecture structural of somador is
	
	component inversor
	port(A: in std_logic_vector(3 downto 0);
	     Y: std_logic_vector(3 downto 0);
	end component;
	
	component somador
	port(A,B : in   std_logic_vector(3 downto 0);  
	   Y : out  std_logic_vector(3 downto 0);
	end component;

	begin
		somador port map(A, inversor port map(B));
	
	end structural;