$date
	Sat Jun  3 11:16:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lab3_tb1 $end
$var wire 1 ! flag $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 12 $ data_pattern [11:0] $end
$var reg 1 % reset $end
$var reg 12 & reset_pattern [11:0] $end
$var integer 32 ' i [31:0] $end
$scope module lab3 $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 % reset $end
$var reg 1 ! flag $end
$var reg 3 ( next_state [2:0] $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b10000000001 &
1%
b101101011101 $
1#
0"
0!
$end
#5
1"
#10
0%
0#
b1 '
0"
#15
1"
#20
b1 (
1#
b10 '
0"
#25
b11 (
b1 )
1"
#30
b11 '
0"
#35
b11 )
1"
#40
b100 '
0"
#45
1"
#50
b110 (
0#
b101 '
0"
#55
b0 (
b110 )
1"
#60
b101 (
1#
b110 '
0"
#65
b11 (
b101 )
1!
1"
#70
b10 (
0#
b111 '
0"
#75
b0 (
b10 )
0!
1"
#80
b101 (
1#
b1000 '
0"
#85
b11 (
b101 )
1"
#90
b1001 '
0"
#95
b11 )
1!
1"
#100
0!
b0 (
1%
0#
b1010 '
0"
#105
b0 )
1"
#110
b1 (
0%
1#
b1011 '
0"
#115
b11 (
b1 )
1"
#120
b1100 '
0"
