// Seed: 1021818996
module module_0;
  wire id_1 = id_1;
  id_3 :
  assert property (@(*) ({1}));
  assign id_1 = id_2;
  tri0 id_4 = -1'd0, id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output logic id_2,
    input wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input wor id_11,
    output tri id_12,
    output uwire id_13,
    input wand id_14
);
  initial if (-1'h0) id_2 <= {1, -1} / id_9;
  module_0 modCall_1 ();
endmodule
