{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573045926336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573045926344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 10:12:06 2019 " "Processing started: Wed Nov 06 10:12:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573045926344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045926344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045926344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573045927589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573045927589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sillyfunction_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction_tb " "Found entity 1: sillyfunction_tb" {  } { { "sillyfunction_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sillyfunction_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction.sv 1 1 " "Found 1 design units, including 1 entities, in source file sillyfunction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction " "Found entity 1: sillyfunction" {  } { { "sillyfunction.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sillyfunction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext_tb " "Found entity 1: signext_tb" {  } { { "signext_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "processor_arm.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64 " "Found entity 1: mux64" {  } { { "mux64.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045944994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec_tb " "Found entity 1: maindec_tb" {  } { { "maindec_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "imem_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "flopr_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "fetch_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945742 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopre.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopre.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopre " "Found entity 1: flopre" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopre_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopre_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopre_tb " "Found entity 1: flopre_tb" {  } { { "flopre_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045945828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flopre " "Elaborating entity \"flopre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573045946230 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q flopre.sv(6) " "Verilog HDL Always Construct warning at flopre.sv(6): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573045946232 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] flopre.sv(6) " "Inferred latch for \"q\[0\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946232 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] flopre.sv(6) " "Inferred latch for \"q\[1\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946232 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] flopre.sv(6) " "Inferred latch for \"q\[2\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946232 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] flopre.sv(6) " "Inferred latch for \"q\[3\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946232 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] flopre.sv(6) " "Inferred latch for \"q\[4\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] flopre.sv(6) " "Inferred latch for \"q\[5\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] flopre.sv(6) " "Inferred latch for \"q\[6\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] flopre.sv(6) " "Inferred latch for \"q\[7\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] flopre.sv(6) " "Inferred latch for \"q\[8\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] flopre.sv(6) " "Inferred latch for \"q\[9\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] flopre.sv(6) " "Inferred latch for \"q\[10\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] flopre.sv(6) " "Inferred latch for \"q\[11\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] flopre.sv(6) " "Inferred latch for \"q\[12\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] flopre.sv(6) " "Inferred latch for \"q\[13\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] flopre.sv(6) " "Inferred latch for \"q\[14\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] flopre.sv(6) " "Inferred latch for \"q\[15\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] flopre.sv(6) " "Inferred latch for \"q\[16\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] flopre.sv(6) " "Inferred latch for \"q\[17\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] flopre.sv(6) " "Inferred latch for \"q\[18\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] flopre.sv(6) " "Inferred latch for \"q\[19\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] flopre.sv(6) " "Inferred latch for \"q\[20\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] flopre.sv(6) " "Inferred latch for \"q\[21\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] flopre.sv(6) " "Inferred latch for \"q\[22\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] flopre.sv(6) " "Inferred latch for \"q\[23\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] flopre.sv(6) " "Inferred latch for \"q\[24\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] flopre.sv(6) " "Inferred latch for \"q\[25\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] flopre.sv(6) " "Inferred latch for \"q\[26\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] flopre.sv(6) " "Inferred latch for \"q\[27\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] flopre.sv(6) " "Inferred latch for \"q\[28\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] flopre.sv(6) " "Inferred latch for \"q\[29\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] flopre.sv(6) " "Inferred latch for \"q\[30\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] flopre.sv(6) " "Inferred latch for \"q\[31\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] flopre.sv(6) " "Inferred latch for \"q\[32\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] flopre.sv(6) " "Inferred latch for \"q\[33\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] flopre.sv(6) " "Inferred latch for \"q\[34\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] flopre.sv(6) " "Inferred latch for \"q\[35\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] flopre.sv(6) " "Inferred latch for \"q\[36\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] flopre.sv(6) " "Inferred latch for \"q\[37\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] flopre.sv(6) " "Inferred latch for \"q\[38\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] flopre.sv(6) " "Inferred latch for \"q\[39\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] flopre.sv(6) " "Inferred latch for \"q\[40\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] flopre.sv(6) " "Inferred latch for \"q\[41\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] flopre.sv(6) " "Inferred latch for \"q\[42\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] flopre.sv(6) " "Inferred latch for \"q\[43\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] flopre.sv(6) " "Inferred latch for \"q\[44\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] flopre.sv(6) " "Inferred latch for \"q\[45\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] flopre.sv(6) " "Inferred latch for \"q\[46\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] flopre.sv(6) " "Inferred latch for \"q\[47\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] flopre.sv(6) " "Inferred latch for \"q\[48\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] flopre.sv(6) " "Inferred latch for \"q\[49\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] flopre.sv(6) " "Inferred latch for \"q\[50\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] flopre.sv(6) " "Inferred latch for \"q\[51\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] flopre.sv(6) " "Inferred latch for \"q\[52\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] flopre.sv(6) " "Inferred latch for \"q\[53\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] flopre.sv(6) " "Inferred latch for \"q\[54\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] flopre.sv(6) " "Inferred latch for \"q\[55\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] flopre.sv(6) " "Inferred latch for \"q\[56\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] flopre.sv(6) " "Inferred latch for \"q\[57\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] flopre.sv(6) " "Inferred latch for \"q\[58\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] flopre.sv(6) " "Inferred latch for \"q\[59\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946236 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] flopre.sv(6) " "Inferred latch for \"q\[60\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946236 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] flopre.sv(6) " "Inferred latch for \"q\[61\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946236 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] flopre.sv(6) " "Inferred latch for \"q\[62\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946236 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] flopre.sv(6) " "Inferred latch for \"q\[63\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045946236 "|flopre"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573045947461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573045948400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573045948400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573045948508 "|flopre|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573045948508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573045948509 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573045948509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573045948509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573045948509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573045948556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 10:12:28 2019 " "Processing ended: Wed Nov 06 10:12:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573045948556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573045948556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573045948556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573045948556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1573045926336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573045926344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 10:12:06 2019 " "Processing started: Wed Nov 06 10:12:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573045926344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045926344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045926344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1573045927589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1573045927589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sillyfunction_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction_tb " "Found entity 1: sillyfunction_tb" {  } { { "sillyfunction_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sillyfunction_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction.sv 1 1 " "Found 1 design units, including 1 entities, in source file sillyfunction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction " "Found entity 1: sillyfunction" {  } { { "sillyfunction.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sillyfunction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext_tb " "Found entity 1: signext_tb" {  } { { "signext_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "processor_arm.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64 " "Found entity 1: mux64" {  } { { "mux64.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045944994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045944994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec_tb " "Found entity 1: maindec_tb" {  } { { "maindec_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "imem_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "flopr_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "fetch_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945742 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopre.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopre.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopre " "Found entity 1: flopre" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopre_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopre_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopre_tb " "Found entity 1: flopre_tb" {  } { { "flopre_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573045945828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045945828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flopre " "Elaborating entity \"flopre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1573045946230 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q flopre.sv(6) " "Verilog HDL Always Construct warning at flopre.sv(6): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1573045946232 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] flopre.sv(6) " "Inferred latch for \"q\[0\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946232 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] flopre.sv(6) " "Inferred latch for \"q\[1\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946232 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] flopre.sv(6) " "Inferred latch for \"q\[2\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946232 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] flopre.sv(6) " "Inferred latch for \"q\[3\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946232 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] flopre.sv(6) " "Inferred latch for \"q\[4\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] flopre.sv(6) " "Inferred latch for \"q\[5\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] flopre.sv(6) " "Inferred latch for \"q\[6\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] flopre.sv(6) " "Inferred latch for \"q\[7\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] flopre.sv(6) " "Inferred latch for \"q\[8\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] flopre.sv(6) " "Inferred latch for \"q\[9\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] flopre.sv(6) " "Inferred latch for \"q\[10\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] flopre.sv(6) " "Inferred latch for \"q\[11\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] flopre.sv(6) " "Inferred latch for \"q\[12\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] flopre.sv(6) " "Inferred latch for \"q\[13\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] flopre.sv(6) " "Inferred latch for \"q\[14\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] flopre.sv(6) " "Inferred latch for \"q\[15\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] flopre.sv(6) " "Inferred latch for \"q\[16\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] flopre.sv(6) " "Inferred latch for \"q\[17\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] flopre.sv(6) " "Inferred latch for \"q\[18\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] flopre.sv(6) " "Inferred latch for \"q\[19\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] flopre.sv(6) " "Inferred latch for \"q\[20\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] flopre.sv(6) " "Inferred latch for \"q\[21\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] flopre.sv(6) " "Inferred latch for \"q\[22\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946233 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] flopre.sv(6) " "Inferred latch for \"q\[23\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] flopre.sv(6) " "Inferred latch for \"q\[24\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] flopre.sv(6) " "Inferred latch for \"q\[25\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] flopre.sv(6) " "Inferred latch for \"q\[26\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] flopre.sv(6) " "Inferred latch for \"q\[27\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] flopre.sv(6) " "Inferred latch for \"q\[28\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] flopre.sv(6) " "Inferred latch for \"q\[29\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] flopre.sv(6) " "Inferred latch for \"q\[30\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] flopre.sv(6) " "Inferred latch for \"q\[31\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] flopre.sv(6) " "Inferred latch for \"q\[32\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] flopre.sv(6) " "Inferred latch for \"q\[33\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] flopre.sv(6) " "Inferred latch for \"q\[34\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] flopre.sv(6) " "Inferred latch for \"q\[35\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] flopre.sv(6) " "Inferred latch for \"q\[36\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] flopre.sv(6) " "Inferred latch for \"q\[37\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] flopre.sv(6) " "Inferred latch for \"q\[38\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] flopre.sv(6) " "Inferred latch for \"q\[39\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] flopre.sv(6) " "Inferred latch for \"q\[40\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946234 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] flopre.sv(6) " "Inferred latch for \"q\[41\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] flopre.sv(6) " "Inferred latch for \"q\[42\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] flopre.sv(6) " "Inferred latch for \"q\[43\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] flopre.sv(6) " "Inferred latch for \"q\[44\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] flopre.sv(6) " "Inferred latch for \"q\[45\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] flopre.sv(6) " "Inferred latch for \"q\[46\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] flopre.sv(6) " "Inferred latch for \"q\[47\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] flopre.sv(6) " "Inferred latch for \"q\[48\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] flopre.sv(6) " "Inferred latch for \"q\[49\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] flopre.sv(6) " "Inferred latch for \"q\[50\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] flopre.sv(6) " "Inferred latch for \"q\[51\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] flopre.sv(6) " "Inferred latch for \"q\[52\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] flopre.sv(6) " "Inferred latch for \"q\[53\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] flopre.sv(6) " "Inferred latch for \"q\[54\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] flopre.sv(6) " "Inferred latch for \"q\[55\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] flopre.sv(6) " "Inferred latch for \"q\[56\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] flopre.sv(6) " "Inferred latch for \"q\[57\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] flopre.sv(6) " "Inferred latch for \"q\[58\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946235 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] flopre.sv(6) " "Inferred latch for \"q\[59\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946236 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] flopre.sv(6) " "Inferred latch for \"q\[60\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946236 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] flopre.sv(6) " "Inferred latch for \"q\[61\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946236 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] flopre.sv(6) " "Inferred latch for \"q\[62\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946236 "|flopre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] flopre.sv(6) " "Inferred latch for \"q\[63\]\" at flopre.sv(6)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045946236 "|flopre"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 1 0 "Analysis & Synthesis" 0 -1 1573045947461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573045948400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1573045948400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573045948508 "|flopre|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1573045948508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573045948509 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573045948509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573045948509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1573045948509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573045948556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 10:12:28 2019 " "Processing ended: Wed Nov 06 10:12:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573045948556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573045948556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573045948556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1573045948556 ""}
