# D-flipflop-using-UVM
SystemVerilog UVM testbench for verifying a D flip-flop design
