vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\UvicSpring2016CENG450Lab-master\UvicSpring2016CENG450Lab-master\pipeline_5deep_3bit.vhd"
