

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Mon Mar 25 16:43:13 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fpga_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.551|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  145|  2088025|  145|  2088025|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  144|  2088024| 16 ~ 1928 |          -|          -|  9 ~ 1083 |    no    |
        | + loop_width  |   13|     1925|          5|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	8  / (exitcond460_i_i)
	6  / (!exitcond460_i_i)
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.31>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str84, i32 0, i32 0, [1 x i8]* @p_str85, [1 x i8]* @p_str86, [1 x i8]* @p_str87, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str88, [1 x i8]* @p_str89)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str77, i32 0, i32 0, [1 x i8]* @p_str78, [1 x i8]* @p_str79, [1 x i8]* @p_str80, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str81, [1 x i8]* @p_str82)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 21 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 22 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 23 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str153, i32 0, i32 0, [1 x i8]* @p_str154, [1 x i8]* @p_str155, [1 x i8]* @p_str156, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str157, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str158, i32 0, i32 0, [1 x i8]* @p_str159, [1 x i8]* @p_str160, [1 x i8]* @p_str161, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str162, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%p_src_rows_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_src_rows_V)"   --->   Operation 26 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rows = sext i12 %p_src_rows_V_read to i32"   --->   Operation 27 'sext' 'rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%extLd_cast_i = sext i12 %p_src_rows_V_read to i13" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1303]   --->   Operation 28 'sext' 'extLd_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_src_cols_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_src_cols_V)"   --->   Operation 29 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cols = sext i12 %p_src_cols_V_read to i32"   --->   Operation 30 'sext' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%extLd14_cast_i = sext i12 %p_src_cols_V_read to i13" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 31 'sext' 'extLd14_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 32 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rend_i_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 33 'specregionend' 'rend_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.54ns)   --->   "%tmp_i = add i13 2, %extLd14_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 34 'add' 'tmp_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_cast_i = sext i13 %tmp_i to i32" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 35 'sext' 'tmp_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.54ns)   --->   "%tmp_1_i = add i13 2, %extLd_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 36 'add' 'tmp_1_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1_cast_i = sext i13 %tmp_1_i to i32" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 37 'sext' 'tmp_1_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i12 %p_src_rows_V_read to i2"   --->   Operation 38 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i12 %p_src_cols_V_read to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 39 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.56ns)   --->   "%tmp = add i2 -1, %tmp_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 40 'add' 'tmp' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i12 %p_src_rows_V_read to i1"   --->   Operation 41 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_132_cast_i1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_6, i1 false)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 42 'bitconcatenate' 'tmp_132_cast_i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%tmp_133_i = xor i2 %tmp_132_cast_i1, -2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 43 'xor' 'tmp_133_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9_i = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_cols_V_read, i1 false)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 44 'bitconcatenate' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9_cast_i = sext i13 %tmp_9_i to i14" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 45 'sext' 'tmp_9_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.67ns)   --->   "%tmp_10_i = add i14 -2, %tmp_9_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 46 'add' 'tmp_10_i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_10_cast_i = sext i14 %tmp_10_i to i32" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 47 'sext' 'tmp_10_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.56ns)   --->   "%tmp_1 = add i2 -1, %tmp_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 48 'add' 'tmp_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %5 ]"   --->   Operation 50 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.47ns)   --->   "%exitcond461_i_i = icmp eq i32 %t_V, %tmp_1_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 51 'icmp' 'exitcond461_i_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 1083, i64 0)"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%i_V = add i32 %t_V, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 53 'add' 'i_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i_i, label %.exit, label %1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str32) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 55 'specloopname' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_i_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str32)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 56 'specregionbegin' 'tmp_i_46' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.47ns)   --->   "%tmp_2_i = icmp ult i32 %t_V, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 57 'icmp' 'tmp_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%tmp_48_0_not_i = xor i1 %tmp_2_i, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 58 'xor' 'tmp_48_0_not_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 59 'partselect' 'tmp_7' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.47ns)   --->   "%icmp = icmp ne i31 %tmp_7, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 60 'icmp' 'icmp' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.47ns)   --->   "%tmp_93_i = icmp eq i32 %t_V, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 61 'icmp' 'tmp_93_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.47ns)   --->   "%tmp_93_1_i = icmp eq i32 %t_V, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 62 'icmp' 'tmp_93_1_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (2.47ns)   --->   "%tmp_115_i = icmp ugt i32 %t_V, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 63 'icmp' 'tmp_115_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i32 %t_V to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 64 'trunc' 'tmp_8' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%tmp_118_i = add i32 -1, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 65 'add' 'tmp_118_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_118_i, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 66 'bitselect' 'tmp_9' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%rev = xor i1 %tmp_9, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 67 'xor' 'rev' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%tmp_120_i = icmp slt i32 %tmp_118_i, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 68 'icmp' 'tmp_120_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%or_cond_i496_i_i = and i1 %tmp_120_i, %rev" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 69 'and' 'or_cond_i496_i_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_118_i, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 70 'bitselect' 'tmp_18' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%p_assign_7_i = sub i32 1, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 71 'sub' 'p_assign_7_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.69ns)   --->   "%p_p2_i497_i_i = select i1 %tmp_18, i32 %p_assign_7_i, i32 %tmp_118_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 72 'select' 'p_p2_i497_i_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.47ns)   --->   "%tmp_131_i = icmp slt i32 %p_p2_i497_i_i, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 73 'icmp' 'tmp_131_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %p_p2_i497_i_i to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 74 'trunc' 'tmp_24' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%p_assign_6_2_i = add i32 -3, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 75 'add' 'p_assign_6_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2_i, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 76 'bitselect' 'tmp_25' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%rev1 = xor i1 %tmp_25, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 77 'xor' 'rev1' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.47ns)   --->   "%tmp_120_2_i = icmp slt i32 %p_assign_6_2_i, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 78 'icmp' 'tmp_120_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%or_cond_i496_i_2_i = and i1 %tmp_120_2_i, %rev1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 79 'and' 'or_cond_i496_i_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2_i, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 80 'bitselect' 'tmp_26' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%p_assign_7_2_i = sub i32 3, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 81 'sub' 'p_assign_7_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.69ns)   --->   "%p_p2_i497_i_2_i = select i1 %tmp_26, i32 %p_assign_7_2_i, i32 %p_assign_6_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 82 'select' 'p_p2_i497_i_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.47ns)   --->   "%tmp_131_2_i = icmp slt i32 %p_p2_i497_i_2_i, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 83 'icmp' 'tmp_131_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i32 %p_p2_i497_i_2_i to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 84 'trunc' 'tmp_28' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.56ns)   --->   "%tmp_s = sub i2 %tmp_133_i, %tmp_24" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 85 'sub' 'tmp_s' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_2 = select i1 %tmp_131_i, i2 %tmp_24, i2 %tmp_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 86 'select' 'tmp_2' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.56ns)   --->   "%tmp_3 = add i2 -1, %tmp_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 87 'add' 'tmp_3' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_10 = select i1 %or_cond_i496_i_i, i2 %tmp_3, i2 %tmp_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 88 'select' 'tmp_10' <Predicate = (!exitcond461_i_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_8_0_t_i = sub i2 %tmp, %tmp_10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 89 'sub' 'row_assign_8_0_t_i' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.56ns)   --->   "%tmp_11 = sub i2 %tmp_133_i, %tmp_28" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 90 'sub' 'tmp_11' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_12 = select i1 %tmp_131_2_i, i2 %tmp_28, i2 %tmp_11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 91 'select' 'tmp_12' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.56ns)   --->   "%tmp_13 = add i2 1, %tmp_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 92 'add' 'tmp_13' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_14 = select i1 %or_cond_i496_i_2_i, i2 %tmp_13, i2 %tmp_12" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 93 'select' 'tmp_14' <Predicate = (!exitcond461_i_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_8_2_t_i = sub i2 %tmp, %tmp_14" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 94 'sub' 'row_assign_8_2_t_i' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.76ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 95 'br' <Predicate = (!exitcond461_i_i)> <Delay = 1.76>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 96 'ret' <Predicate = (exitcond461_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.39>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge485.i.i ]"   --->   Operation 97 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.47ns)   --->   "%exitcond460_i_i = icmp eq i32 %t_V_2, %tmp_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 98 'icmp' 'exitcond460_i_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_2, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 99 'add' 'j_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_29 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_2, i32 1, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 100 'partselect' 'tmp_29' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.47ns)   --->   "%icmp1 = icmp ne i31 %tmp_29, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 101 'icmp' 'icmp1' <Predicate = (!exitcond460_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (2.55ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 102 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 103 'bitselect' 'tmp_30' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i)   --->   "%rev2 = xor i1 %tmp_30, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 104 'xor' 'rev2' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (2.47ns)   --->   "%tmp_6_i = icmp slt i32 %ImagLoc_x, %cols" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 105 'icmp' 'tmp_6_i' <Predicate = (!exitcond460_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i_i = and i1 %tmp_6_i, %rev2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 106 'and' 'or_cond_i_i_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 107 'bitselect' 'tmp_31' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.55ns)   --->   "%p_assign_1 = sub i32 1, %t_V_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 108 'sub' 'p_assign_1' <Predicate = (!exitcond460_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.69ns)   --->   "%p_p2_i_i_i = select i1 %tmp_31, i32 %p_assign_1, i32 %ImagLoc_x" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 109 'select' 'p_p2_i_i_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (2.47ns)   --->   "%tmp_8_i = icmp slt i32 %p_p2_i_i_i, %cols" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 110 'icmp' 'tmp_8_i' <Predicate = (!exitcond460_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (2.55ns)   --->   "%p_assign_2 = sub i32 %tmp_10_cast_i, %p_p2_i_i_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 111 'sub' 'p_assign_2' <Predicate = (!exitcond460_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i_i, i32 %ImagLoc_x, i32 %p_assign_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 112 'select' 'p_assign_3' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_6_i_not = xor i1 %tmp_6_i, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 113 'xor' 'tmp_6_i_not' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_30, %tmp_6_i_not" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 114 'or' 'sel_tmp7' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_8_i, %sel_tmp7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 115 'and' 'sel_tmp8' <Predicate = (!exitcond460_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i32 %p_p2_i_i_i, i32 %p_assign_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 116 'select' 'x' <Predicate = (!exitcond460_i_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i32 %x to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 117 'trunc' 'tmp_32' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.97ns)   --->   "%brmerge_i = or i1 %tmp_6_i, %tmp_48_0_not_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 118 'or' 'brmerge_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i, label %3, label %._crit_edge478.i.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 119 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit495.i.0.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 120 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %tmp_93_i, label %"operator().exit538.i.0.i", label %._crit_edge480.i.0.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 121 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_93_1_i, label %"operator().exit538.i.1.i", label %._crit_edge480.i.1.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 122 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_93_i, label %"operator().exit538.i.2.i", label %._crit_edge480.i.2.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 123 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.i_ifconv"   --->   Operation 124 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_2_i, label %.preheader462.i.preheader.0.i, label %._crit_edge478.i.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 125 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.97ns)   --->   "%or_cond_i_i = and i1 %icmp, %icmp1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 126 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %.preheader.0.i, label %._crit_edge485.i.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 127 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i_i, label %5, label %.critedge.i.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_58_i = zext i32 %x to i64" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 129 'zext' 'tmp_58_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_58_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 130 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 131 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 132 [1/1] (1.56ns)   --->   "%col_assign_1_t_i = sub i2 %tmp_1, %tmp_32" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 132 'sub' 'col_assign_1_t_i' <Predicate = (!exitcond460_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_58_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 133 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 134 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 134 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_58_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 135 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 136 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i_i & brmerge_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 5 <SV = 4> <Delay = 7.52>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 137 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)"   --->   Operation 138 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 139 'load' 'right_border_buf_0_7' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 140 'load' 'right_border_buf_0_8' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 141 'load' 'right_border_buf_0_9' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 142 'load' 'right_border_buf_0_10' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 143 'load' 'right_border_buf_0_11' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str33) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 144 'specloopname' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str33)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 145 'specregionbegin' 'tmp_5_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str34) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 147 'specloopname' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 148 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 148 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 149 [1/1] (1.77ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %col_assign_1_t_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 149 'mux' 'tmp_15' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge_i, i8 %k_buf_0_val_3_load, i8 %tmp_15" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 150 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond460_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 151 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 152 [1/1] (1.77ns)   --->   "%tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_1_t_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 152 'mux' 'tmp_16' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge_i, i8 %k_buf_0_val_4_load, i8 %tmp_16" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 153 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond460_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 154 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i_i & brmerge_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 155 [1/1] (1.77ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_1_t_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 155 'mux' 'tmp_17' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge_i, i8 %k_buf_0_val_5_load, i8 %tmp_17" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 156 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond460_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (3.63ns)   --->   "%tmp_39 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 157 'read' 'tmp_39' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_5 : Operation 158 [1/1] (3.25ns)   --->   "store i8 %tmp_39, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 158 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.0.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 159 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_i)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (3.25ns)   --->   "store i8 %tmp_39, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 160 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_1_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.1.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 161 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_1_i)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (3.25ns)   --->   "store i8 %tmp_39, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 162 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.2.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 163 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_i)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 164 'load' 'right_border_buf_0_12' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 165 'load' 'right_border_buf_0_13' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 166 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 167 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 167 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 168 [1/1] (3.63ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 168 'read' 'tmp_34' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_5 : Operation 169 [1/1] (3.25ns)   --->   "store i8 %tmp_34, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 169 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 170 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 171 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 172 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 173 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 174 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 175 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 176 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.77ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_0_t_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 177 'mux' 'tmp_19' <Predicate = (!exitcond460_i_i & tmp_115_i)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_4 = select i1 %tmp_115_i, i8 %tmp_19, i8 %col_buf_0_val_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 178 'select' 'src_kernel_win_0_va_4' <Predicate = (!exitcond460_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (1.77ns)   --->   "%tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_2_t_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 179 'mux' 'tmp_20' <Predicate = (!exitcond460_i_i & tmp_115_i)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_5 = select i1 %tmp_115_i, i8 %tmp_20, i8 %col_buf_0_val_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 180 'select' 'src_kernel_win_0_va_5' <Predicate = (!exitcond460_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.23>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_6 = load i8* %src_kernel_win_0_va"   --->   Operation 181 'load' 'src_kernel_win_0_va_6' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_7 = load i8* %src_kernel_win_0_va_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 182 'load' 'src_kernel_win_0_va_7' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_8 = load i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 183 'load' 'src_kernel_win_0_va_8' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 184 'load' 'src_kernel_win_0_va_9' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%r_V_0_cast_i_cast = zext i8 %src_kernel_win_0_va_9 to i9" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 185 'zext' 'r_V_0_cast_i_cast' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_8, i1 false)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 186 'bitconcatenate' 'p_shl_i' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i9 %p_shl_i to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 187 'zext' 'p_shl_cast_i' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%r_V_0_2_cast_i_cast = zext i8 %src_kernel_win_0_va_5 to i9" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 188 'zext' 'r_V_0_2_cast_i_cast' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (1.91ns)   --->   "%tmp5 = add i9 %r_V_0_2_cast_i_cast, %r_V_0_cast_i_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 189 'add' 'tmp5' <Predicate = (or_cond_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i9 %tmp5 to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 190 'zext' 'tmp20_cast' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.82ns)   --->   "%sum9_i = add i10 %p_shl_cast_i, %tmp20_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 191 'add' 'sum9_i' <Predicate = (or_cond_i_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sum9_cast_i = zext i10 %sum9_i to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 192 'zext' 'sum9_cast_i' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_138_2_cast_i = zext i8 %src_kernel_win_0_va_7 to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 193 'zext' 'tmp_138_2_cast_i' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (1.73ns)   --->   "%sum_V_2_i = sub i11 %tmp_138_2_cast_i, %sum9_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 194 'sub' 'sum_V_2_i' <Predicate = (or_cond_i_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%r_V_2_2_1_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_6, i1 false)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 195 'bitconcatenate' 'r_V_2_2_1_i' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_138_2_cast_i_ca = zext i9 %r_V_2_2_1_i to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 196 'zext' 'tmp_138_2_cast_i_ca' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i11 %sum_V_2_i to i8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 197 'trunc' 'tmp_35' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_138_2_2_cast_i_c = zext i8 %src_kernel_win_0_va_4 to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 198 'zext' 'tmp_138_2_2_cast_i_c' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (1.82ns)   --->   "%tmp21 = add i10 %tmp_138_2_2_cast_i_c, %tmp_138_2_cast_i_ca" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 199 'add' 'tmp21' <Predicate = (or_cond_i_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%tmp21_cast = zext i10 %tmp21 to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 200 'zext' 'tmp21_cast' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (1.63ns)   --->   "%p_Val2_s = add i11 %sum_V_2_i, %tmp21_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 201 'add' 'p_Val2_s' <Predicate = (or_cond_i_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 202 'bitselect' 'p_Result_s' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_21 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 203 'partselect' 'tmp_21' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (1.13ns)   --->   "%not_i_i_i = icmp ne i3 %tmp_21, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 204 'icmp' 'not_i_i_i' <Predicate = (or_cond_i_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 205 'load' 'src_kernel_win_0_va_10' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 206 'load' 'src_kernel_win_0_va_11' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str33, i32 %tmp_5_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 207 'specregionend' 'empty_48' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_11, i8* %src_kernel_win_0_va_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 208 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_5, i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 209 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_10, i8* %src_kernel_win_0_va_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 210 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_4, i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 211 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 212 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.55>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_36 = shl i8 %src_kernel_win_0_va_6, 1"   --->   Operation 213 'shl' 'tmp_36' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i8 %src_kernel_win_0_va_4, %tmp_36" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 214 'add' 'tmp22' <Predicate = (or_cond_i_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 215 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %tmp_35, %tmp22" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 215 'add' 'p_Val2_1' <Predicate = (or_cond_i_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 216 [1/1] (0.97ns)   --->   "%tmp_i_i_i = xor i1 %p_Result_s, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 216 'xor' 'tmp_i_i_i' <Predicate = (or_cond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%overflow = and i1 %not_i_i_i, %tmp_i_i_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 217 'and' 'overflow' <Predicate = (or_cond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_mux_i_i_cast_i = select i1 %tmp_i_i_i, i8 -1, i8 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 218 'select' 'p_mux_i_i_cast_i' <Predicate = (or_cond_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_1_i_i_i = or i1 %p_Result_s, %overflow" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 219 'or' 'tmp_1_i_i_i' <Predicate = (or_cond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %tmp_1_i_i_i, i8 %p_mux_i_i_cast_i, i8 %p_Val2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 220 'select' 'p_Val2_3' <Predicate = (or_cond_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_3)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 221 'write' <Predicate = (or_cond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 222 'br' <Predicate = (or_cond_i_i)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str32, i32 %tmp_i_46)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 223 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.31ns
The critical path consists of the following:
	fifo read on port 'p_src_cols_V' [25]  (3.63 ns)
	'add' operation ('tmp_10_i', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [42]  (1.68 ns)

 <State 2>: 8.28ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [47]  (0 ns)
	'add' operation ('tmp_118_i', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [63]  (2.55 ns)
	'select' operation ('p_p2_i497_i_i', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [70]  (0.698 ns)
	'icmp' operation ('tmp_131_i', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [71]  (2.47 ns)
	'select' operation ('tmp_2', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [84]  (0 ns)
	'select' operation ('tmp_10', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [86]  (0.993 ns)
	'sub' operation ('row_assign_8_0_t_i', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [87]  (1.56 ns)

 <State 3>: 7.4ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [95]  (0 ns)
	'add' operation ('ImagLoc.x', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [113]  (2.55 ns)
	'select' operation ('p_p2_i_i_i', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [120]  (0.698 ns)
	'icmp' operation ('tmp_8_i', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [121]  (2.47 ns)
	'and' operation ('sel_tmp8', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [126]  (0.978 ns)
	'select' operation ('col', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [127]  (0.698 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('k_buf_0_val_3_addr', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [131]  (0 ns)
	'load' operation ('k_buf_0_val_3_load', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) on array 'k_buf[0].val[3]', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305 [132]  (3.25 ns)

 <State 5>: 7.52ns
The critical path consists of the following:
	'load' operation ('k_buf_0_val_3_load', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) on array 'k_buf[0].val[3]', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305 [132]  (3.25 ns)
	'select' operation ('col_buf[0].val[0][0]', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [135]  (1.25 ns)
	'mux' operation ('tmp_19', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [182]  (1.77 ns)
	'select' operation ('src_kernel_win[0].val[0][0]', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [183]  (1.25 ns)

 <State 6>: 8.24ns
The critical path consists of the following:
	'load' operation ('src_kernel_win_0_va_9', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) on local variable 'src_kernel_win[0].val[2][1]' [192]  (0 ns)
	'add' operation ('tmp5', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [197]  (1.92 ns)
	'add' operation ('sum9_i', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [199]  (1.82 ns)
	'sub' operation ('sum_V_2_i', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [202]  (1.73 ns)
	'add' operation ('__Val2__', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [210]  (1.64 ns)
	'icmp' operation ('not_i_i_i', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [216]  (1.13 ns)

 <State 7>: 8.55ns
The critical path consists of the following:
	'shl' operation ('tmp_36') [206]  (0 ns)
	'add' operation ('tmp22', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [212]  (0 ns)
	'add' operation ('__Val2__', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [213]  (3.67 ns)
	'select' operation ('__Val2__', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [220]  (1.25 ns)
	fifo write on port 'p_dst_data_stream_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) [221]  (3.63 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
