<?xml version="1.0" encoding="utf-8"?>
<component name="i2cocore" version="1.0">
	<description>
		A simple button ip
	</description>

	<driver_files>
		<driver_templates architecture="armadeus">
			<support version="2.6.23" />
			<file name="Makefile" />
			<file name="board_i2c.c" />
			<file name="i2c-ocores-pod.c" />
			<file name="i2c-ocores-pod.h" />
		</driver_templates>
	</driver_files>

	<hdl_files>
		<hdl_file filename="hdl/i2c_ocore.vhd" scope="all" istop="0" />
		<hdl_file filename="hdl/i2cocore_wb16.vhd" scope="all" istop="1" />
	</hdl_files>

	<interrupts>
		<interrupt interface="irq" port="inta_o"/>
    </interrupts>

    <generics>
        <generic name="id" public="true" value="1" match="\d+" type="natural" destination="both" />
        <generic name="wb_size" public="false" value="16" match="\d+" type="natural" destination="fpga" />
    </generics>

	<interfaces>

		<interface name="irq" class="GLS">
			<ports>
				<port name="inta_o" type="EXPORT" size="1" dir="out" />
			</ports>
		</interface>

		<interface name="candr" class="CLK_RST" >
			<ports>
				<port name="rst_i" type="RST" size="1" dir="in"/>
				<port name="clk_i" type="CLK" size="1" dir="in"/>
			</ports>
		</interface>

		<interface name="i2c" class="GLS">
			<ports>
				<port name="scl" type="EXPORT" size="1" dir="inout"/>
				<port name="sda" type="EXPORT" size="1" dir="inout"/>
			</ports>
		</interface>

		<interface clockandreset="candr" name="swb16" class="SLAVE" bus="wishbone16" >
			<registers>
				<register name="presclo" offset="0x00" size="16" rows="1" />
				<register name="preschi" offset="0x01" size="16" rows="1" />
				<register name="ctr"     offset="0x02" size="16" rows="1" />
				<register name="cr"      offset="0x04" size="16" rows="1" />
				<register name="txr"     offset="0x05" size="16" rows="1" />
				<register name="sr"      offset="0x06" size="16" rows="1" />
                <register name="rxr"     offset="0x07" size="16" rows="1" />
                <register name="id"      offset="0x08" size="16" rows="1" />
			</registers>
			<ports>
				<port name="adr_i" type="ADR" size="4" dir="in"/>
				<port name="dat_i" type="DAT_I" size="16" dir="in"/>
				<port name="dat_o" type="DAT_O" size="16" dir="out"/>
				<port name="we_i" type="WE" size="1" dir="in"/>
				<port name="stb_i" type="STB" size="1" dir="in"/>
				<port name="ack_o" type="ACK" size="1" dir="out"/>
				<port name="cyc_i" type="CYC" size="1" dir="in"/>
			</ports>
		</interface>
	</interfaces>

</component>
