# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do sreg_trig_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig {D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:54 on Apr 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig" D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig.sv 
# -- Compiling module sreg_trig
# 
# Top level modules:
# 	sreg_trig
# End time: 22:19:55 on Apr 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig {D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/d_trigger.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:55 on Apr 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig" D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/d_trigger.sv 
# -- Compiling module d_trigger
# 
# Top level modules:
# 	d_trigger
# End time: 22:19:55 on Apr 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig {D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:55 on Apr 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig" D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig_tb.sv 
# -- Compiling module sreg_trig_tb
# 
# Top level modules:
# 	sreg_trig_tb
# End time: 22:19:55 on Apr 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  sreg_trig_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" sreg_trig_tb 
# Start time: 22:19:55 on Apr 05,2020
# Loading sv_std.std
# Loading work.sreg_trig_tb
# Loading work.sreg_trig
# Loading work.d_trigger
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module sreg_trig_tb at D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig_tb.sv line 19
# End time: 22:20:53 on Apr 05,2020, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
