
ProjectISR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004114  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084114  00084114  0000c114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009e4  20070000  0008411c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000178  200709e4  00084b00  000109e4  2**2
                  ALLOC
  4 .stack        00002004  20070b5c  00084c78  000109e4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109e4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010a0d  2**0
                  CONTENTS, READONLY
  7 .debug_info   000111e4  00000000  00000000  00010a68  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000308a  00000000  00000000  00021c4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004bb9  00000000  00000000  00024cd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c38  00000000  00000000  0002988f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ab0  00000000  00000000  0002a4c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000a24f  00000000  00000000  0002af77  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000150c3  00000000  00000000  000351c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00061b8a  00000000  00000000  0004a289  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002358  00000000  00000000  000abe14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b60 	.word	0x20072b60
   80004:	00080d0d 	.word	0x00080d0d
   80008:	00080d09 	.word	0x00080d09
   8000c:	00080d09 	.word	0x00080d09
   80010:	00080d09 	.word	0x00080d09
   80014:	00080d09 	.word	0x00080d09
   80018:	00080d09 	.word	0x00080d09
	...
   8002c:	00080d09 	.word	0x00080d09
   80030:	00080d09 	.word	0x00080d09
   80034:	00000000 	.word	0x00000000
   80038:	00080d09 	.word	0x00080d09
   8003c:	00080d09 	.word	0x00080d09
   80040:	00080d09 	.word	0x00080d09
   80044:	00080d09 	.word	0x00080d09
   80048:	00080d09 	.word	0x00080d09
   8004c:	00080d09 	.word	0x00080d09
   80050:	00080d09 	.word	0x00080d09
   80054:	00080d09 	.word	0x00080d09
   80058:	00080d09 	.word	0x00080d09
   8005c:	00080d09 	.word	0x00080d09
   80060:	00080d09 	.word	0x00080d09
   80064:	00080d09 	.word	0x00080d09
   80068:	00000000 	.word	0x00000000
   8006c:	00080b79 	.word	0x00080b79
   80070:	00080b8d 	.word	0x00080b8d
   80074:	00080ba1 	.word	0x00080ba1
   80078:	00080bb5 	.word	0x00080bb5
	...
   80084:	00080571 	.word	0x00080571
   80088:	00080d09 	.word	0x00080d09
   8008c:	00080d09 	.word	0x00080d09
   80090:	00080d09 	.word	0x00080d09
   80094:	00080d09 	.word	0x00080d09
   80098:	00080d09 	.word	0x00080d09
   8009c:	00080d09 	.word	0x00080d09
   800a0:	00080d09 	.word	0x00080d09
   800a4:	00000000 	.word	0x00000000
   800a8:	00080d09 	.word	0x00080d09
   800ac:	00080d09 	.word	0x00080d09
   800b0:	00080d09 	.word	0x00080d09
   800b4:	00080d09 	.word	0x00080d09
   800b8:	00080d09 	.word	0x00080d09
   800bc:	00080d09 	.word	0x00080d09
   800c0:	00080fc5 	.word	0x00080fc5
   800c4:	00080d09 	.word	0x00080d09
   800c8:	00080d09 	.word	0x00080d09
   800cc:	00080d09 	.word	0x00080d09
   800d0:	00080d09 	.word	0x00080d09
   800d4:	00080d09 	.word	0x00080d09
   800d8:	00080d09 	.word	0x00080d09
   800dc:	00080d09 	.word	0x00080d09
   800e0:	00080d09 	.word	0x00080d09
   800e4:	00080d09 	.word	0x00080d09
   800e8:	00080d09 	.word	0x00080d09
   800ec:	00080d09 	.word	0x00080d09
   800f0:	00080d09 	.word	0x00080d09

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709e4 	.word	0x200709e4
   80110:	00000000 	.word	0x00000000
   80114:	0008411c 	.word	0x0008411c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008411c 	.word	0x0008411c
   8013c:	200709e8 	.word	0x200709e8
   80140:	0008411c 	.word	0x0008411c
   80144:	00000000 	.word	0x00000000

00080148 <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
   80148:	2301      	movs	r3, #1
   8014a:	6003      	str	r3, [r0, #0]
   8014c:	4770      	bx	lr
   8014e:	bf00      	nop

00080150 <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
   80150:	b121      	cbz	r1, 8015c <dacc_set_transfer_mode+0xc>
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR |= DACC_MR_WORD;
#else
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
   80152:	6843      	ldr	r3, [r0, #4]
   80154:	f043 0310 	orr.w	r3, r3, #16
   80158:	6043      	str	r3, [r0, #4]
   8015a:	e003      	b.n	80164 <dacc_set_transfer_mode+0x14>
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
   8015c:	6843      	ldr	r3, [r0, #4]
   8015e:	f023 0310 	bic.w	r3, r3, #16
   80162:	6043      	str	r3, [r0, #4]
#endif
	}
	return DACC_RC_OK;
}
   80164:	2000      	movs	r0, #0
   80166:	4770      	bx	lr

00080168 <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
   80168:	6201      	str	r1, [r0, #32]
   8016a:	4770      	bx	lr

0008016c <dacc_set_channel_selection>:
 *
 * \return \ref DACC_RC_OK if successful.
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
   8016c:	6843      	ldr	r3, [r0, #4]
	if (ul_channel > MAX_CH_NB) {
   8016e:	2901      	cmp	r1, #1
   80170:	d806      	bhi.n	80180 <dacc_set_channel_selection+0x14>
		return DACC_RC_INVALID_PARAM;
	}
	mr &= ~(DACC_MR_TAG);
   80172:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
   80176:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
	p_dacc->DACC_MR = mr;
   8017a:	6041      	str	r1, [r0, #4]
	return DACC_RC_OK;
   8017c:	2000      	movs	r0, #0
   8017e:	4770      	bx	lr
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
	if (ul_channel > MAX_CH_NB) {
		return DACC_RC_INVALID_PARAM;
   80180:	2001      	movs	r0, #1
	}
	mr &= ~(DACC_MR_TAG);
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
	p_dacc->DACC_MR = mr;
	return DACC_RC_OK;
}
   80182:	4770      	bx	lr

00080184 <dacc_set_timing>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc,
		uint32_t ul_refresh, uint32_t ul_maxs, uint32_t ul_startup)
{
   80184:	b410      	push	{r4}
	uint32_t mr = p_dacc->DACC_MR
   80186:	6844      	ldr	r4, [r0, #4]
   80188:	f024 547c 	bic.w	r4, r4, #1056964608	; 0x3f000000
   8018c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
		& (~(DACC_MR_REFRESH_Msk | DACC_MR_STARTUP_Msk));
	mr |= DACC_MR_REFRESH(ul_refresh);
   80190:	0209      	lsls	r1, r1, #8
   80192:	b289      	uxth	r1, r1
   80194:	430c      	orrs	r4, r1
	if (ul_maxs) {
   80196:	b112      	cbz	r2, 8019e <dacc_set_timing+0x1a>
		mr |= DACC_MR_MAXS;
   80198:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
   8019c:	e001      	b.n	801a2 <dacc_set_timing+0x1e>
	} else {
		mr &= ~DACC_MR_MAXS;
   8019e:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
	}
	mr |= (DACC_MR_STARTUP_Msk & ((ul_startup) << DACC_MR_STARTUP_Pos));
   801a2:	061b      	lsls	r3, r3, #24
   801a4:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
   801a8:	431c      	orrs	r4, r3
	p_dacc->DACC_MR = mr;
   801aa:	6044      	str	r4, [r0, #4]
	return DACC_RC_OK;
}
   801ac:	2000      	movs	r0, #0
   801ae:	f85d 4b04 	ldr.w	r4, [sp], #4
   801b2:	4770      	bx	lr

000801b4 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
   801b4:	2901      	cmp	r1, #1
   801b6:	d805      	bhi.n	801c4 <dacc_enable_channel+0x10>
		return DACC_RC_INVALID_PARAM;

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
   801b8:	2301      	movs	r3, #1
   801ba:	fa03 f101 	lsl.w	r1, r3, r1
   801be:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
   801c0:	2000      	movs	r0, #0
   801c2:	4770      	bx	lr
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
		return DACC_RC_INVALID_PARAM;
   801c4:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
   801c6:	4770      	bx	lr

000801c8 <trng_enable>:
 * \param p_trng  Pointer to a TRNG instance.
 *
 */
void trng_enable(Trng *p_trng)
{
	p_trng->TRNG_CR = TRNG_CR_ENABLE | TRNG_CR_KEY_PASSWD;
   801c8:	4b01      	ldr	r3, [pc, #4]	; (801d0 <trng_enable+0x8>)
   801ca:	6003      	str	r3, [r0, #0]
   801cc:	4770      	bx	lr
   801ce:	bf00      	nop
   801d0:	524e4701 	.word	0x524e4701

000801d4 <trng_read_output_data>:
 *
 * \retval The output data value.
 */
uint32_t trng_read_output_data(Trng *p_trng)
{
	return p_trng->TRNG_ODATA;
   801d4:	6d00      	ldr	r0, [r0, #80]	; 0x50
}
   801d6:	4770      	bx	lr

000801d8 <daccInit>:

#include <asf.h>
#include "da.h"

int daccInit(){
	
   801d8:	b538      	push	{r3, r4, r5, lr}
	int ok=1;
	pmc_enable_periph_clk(ID_DACC);
	dacc_reset(DACC);
   801da:	2026      	movs	r0, #38	; 0x26
   801dc:	4b0c      	ldr	r3, [pc, #48]	; (80210 <daccInit+0x38>)
   801de:	4798      	blx	r3
	dacc_set_transfer_mode(DACC,0);
   801e0:	4c0c      	ldr	r4, [pc, #48]	; (80214 <daccInit+0x3c>)
   801e2:	4620      	mov	r0, r4
   801e4:	4b0c      	ldr	r3, [pc, #48]	; (80218 <daccInit+0x40>)
   801e6:	4798      	blx	r3
	dacc_set_timing(DACC,1,1,0);
   801e8:	4620      	mov	r0, r4
   801ea:	2100      	movs	r1, #0
   801ec:	4b0b      	ldr	r3, [pc, #44]	; (8021c <daccInit+0x44>)
   801ee:	4798      	blx	r3
	dacc_set_channel_selection(DACC,1);
   801f0:	4620      	mov	r0, r4
   801f2:	2101      	movs	r1, #1
   801f4:	460a      	mov	r2, r1
   801f6:	2300      	movs	r3, #0
   801f8:	4d09      	ldr	r5, [pc, #36]	; (80220 <daccInit+0x48>)
   801fa:	47a8      	blx	r5
	ok = dacc_enable_channel(DACC,1);
   801fc:	4620      	mov	r0, r4
   801fe:	2101      	movs	r1, #1
   80200:	4b08      	ldr	r3, [pc, #32]	; (80224 <daccInit+0x4c>)
   80202:	4798      	blx	r3
	return ok;
   80204:	4620      	mov	r0, r4
   80206:	2101      	movs	r1, #1
   80208:	4b07      	ldr	r3, [pc, #28]	; (80228 <daccInit+0x50>)
   8020a:	4798      	blx	r3
}
   8020c:	bd38      	pop	{r3, r4, r5, pc}
   8020e:	bf00      	nop
   80210:	00080cb1 	.word	0x00080cb1
   80214:	400c8000 	.word	0x400c8000
   80218:	00080149 	.word	0x00080149
   8021c:	00080151 	.word	0x00080151
   80220:	00080185 	.word	0x00080185
   80224:	0008016d 	.word	0x0008016d
   80228:	000801b5 	.word	0x000801b5

0008022c <configure_tc>:
 *  Author: Hadi & Leo
 */ 
#include "asf.h"
#include <inttypes.h>

/*Konfigurerar en timer counter interrup med en viss frekvens och vilken klocka som skall användas*/
   8022c:	b530      	push	{r4, r5, lr}
   8022e:	b085      	sub	sp, #20
void configure_tc(void){
	
	uint32_t divisor;
	uint32_t tcclock;
	uint32_t sysclock = sysclk_get_cpu_hz();
    
   80230:	2020      	movs	r0, #32
   80232:	4b16      	ldr	r3, [pc, #88]	; (8028c <configure_tc+0x60>)
   80234:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC5); //Sätter igång timer klockan
   80236:	4d16      	ldr	r5, [pc, #88]	; (80290 <configure_tc+0x64>)
   80238:	9500      	str	r5, [sp, #0]
   8023a:	f646 7030 	movw	r0, #28464	; 0x6f30
   8023e:	4629      	mov	r1, r5
   80240:	aa03      	add	r2, sp, #12
   80242:	ab02      	add	r3, sp, #8
   80244:	4c13      	ldr	r4, [pc, #76]	; (80294 <configure_tc+0x68>)
   80246:	47a0      	blx	r4
	tc_find_mck_divisor(28464, sysclock, &divisor, &tcclock, sysclock);
   80248:	4c13      	ldr	r4, [pc, #76]	; (80298 <configure_tc+0x6c>)
   8024a:	4620      	mov	r0, r4
   8024c:	2102      	movs	r1, #2
   8024e:	9a02      	ldr	r2, [sp, #8]
   80250:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   80254:	4b11      	ldr	r3, [pc, #68]	; (8029c <configure_tc+0x70>)
   80256:	4798      	blx	r3
	tc_init(TC1, 2, tcclock | TC_CMR_CPCTRG);//initierar timern
   80258:	9b03      	ldr	r3, [sp, #12]
   8025a:	fbb5 f5f3 	udiv	r5, r5, r3
   8025e:	4a10      	ldr	r2, [pc, #64]	; (802a0 <configure_tc+0x74>)
   80260:	fba2 3205 	umull	r3, r2, r2, r5
   80264:	4620      	mov	r0, r4
   80266:	2102      	movs	r1, #2
   80268:	0b12      	lsrs	r2, r2, #12
   8026a:	4b0e      	ldr	r3, [pc, #56]	; (802a4 <configure_tc+0x78>)
   8026c:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8026e:	2201      	movs	r2, #1
   80270:	4b0d      	ldr	r3, [pc, #52]	; (802a8 <configure_tc+0x7c>)
   80272:	605a      	str	r2, [r3, #4]
	tc_write_rc(TC1, 2, (sysclock/divisor) /28464);
	NVIC_EnableIRQ((IRQn_Type) TC5_IRQn);
   80274:	4620      	mov	r0, r4
   80276:	2102      	movs	r1, #2
   80278:	2210      	movs	r2, #16
   8027a:	4b0c      	ldr	r3, [pc, #48]	; (802ac <configure_tc+0x80>)
   8027c:	4798      	blx	r3
	tc_enable_interrupt(TC1, 2 , TC_IER_CPCS);
   8027e:	4620      	mov	r0, r4
   80280:	2102      	movs	r1, #2
   80282:	4b0b      	ldr	r3, [pc, #44]	; (802b0 <configure_tc+0x84>)
   80284:	4798      	blx	r3
	tc_start(TC1,2); //startar timern
   80286:	b005      	add	sp, #20
   80288:	bd30      	pop	{r4, r5, pc}
   8028a:	bf00      	nop
   8028c:	00080cb1 	.word	0x00080cb1
   80290:	0501bd00 	.word	0x0501bd00
   80294:	00080471 	.word	0x00080471
   80298:	40084000 	.word	0x40084000
   8029c:	0008041d 	.word	0x0008041d
   802a0:	24d6b34d 	.word	0x24d6b34d
   802a4:	00080459 	.word	0x00080459
   802a8:	e000e100 	.word	0xe000e100
   802ac:	00080461 	.word	0x00080461
   802b0:	00080441 	.word	0x00080441

000802b4 <watchdogReload>:
#include <inttypes.h>
#include "consoleFunctions.h"

void watchdogReload(){
	uint32_t *p_wdt = (uint32_t *) (wdt_addr);
	*p_wdt = (0x01 << 0) | (0xA5 << 24);
   802b4:	4a01      	ldr	r2, [pc, #4]	; (802bc <watchdogReload+0x8>)
   802b6:	4b02      	ldr	r3, [pc, #8]	; (802c0 <watchdogReload+0xc>)
   802b8:	601a      	str	r2, [r3, #0]
   802ba:	4770      	bx	lr
   802bc:	a5000001 	.word	0xa5000001
   802c0:	400e1a50 	.word	0x400e1a50

000802c4 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   802c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   802c8:	b083      	sub	sp, #12
   802ca:	4605      	mov	r5, r0
	while (len) {
   802cc:	4690      	mov	r8, r2
   802ce:	2a00      	cmp	r2, #0
   802d0:	d047      	beq.n	80362 <usart_serial_read_packet+0x9e>
   802d2:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   802d4:	4f25      	ldr	r7, [pc, #148]	; (8036c <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   802d6:	4c26      	ldr	r4, [pc, #152]	; (80370 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   802d8:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80384 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   802dc:	f8df b094 	ldr.w	fp, [pc, #148]	; 80374 <usart_serial_read_packet+0xb0>
   802e0:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   802e4:	2300      	movs	r3, #0
   802e6:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   802e8:	4b22      	ldr	r3, [pc, #136]	; (80374 <usart_serial_read_packet+0xb0>)
   802ea:	429d      	cmp	r5, r3
   802ec:	d106      	bne.n	802fc <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   802ee:	4658      	mov	r0, fp
   802f0:	4649      	mov	r1, r9
   802f2:	4b21      	ldr	r3, [pc, #132]	; (80378 <usart_serial_read_packet+0xb4>)
   802f4:	4798      	blx	r3
   802f6:	2800      	cmp	r0, #0
   802f8:	d1f9      	bne.n	802ee <usart_serial_read_packet+0x2a>
   802fa:	e019      	b.n	80330 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   802fc:	4b1f      	ldr	r3, [pc, #124]	; (8037c <usart_serial_read_packet+0xb8>)
   802fe:	429d      	cmp	r5, r3
   80300:	d109      	bne.n	80316 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80302:	4699      	mov	r9, r3
   80304:	4648      	mov	r0, r9
   80306:	a901      	add	r1, sp, #4
   80308:	47a0      	blx	r4
   8030a:	2800      	cmp	r0, #0
   8030c:	d1fa      	bne.n	80304 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   8030e:	9b01      	ldr	r3, [sp, #4]
   80310:	f806 3c01 	strb.w	r3, [r6, #-1]
   80314:	e017      	b.n	80346 <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80316:	4b1a      	ldr	r3, [pc, #104]	; (80380 <usart_serial_read_packet+0xbc>)
   80318:	429d      	cmp	r5, r3
   8031a:	d109      	bne.n	80330 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   8031c:	4699      	mov	r9, r3
   8031e:	4648      	mov	r0, r9
   80320:	a901      	add	r1, sp, #4
   80322:	47a0      	blx	r4
   80324:	2800      	cmp	r0, #0
   80326:	d1fa      	bne.n	8031e <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   80328:	9b01      	ldr	r3, [sp, #4]
   8032a:	f806 3c01 	strb.w	r3, [r6, #-1]
   8032e:	e014      	b.n	8035a <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80330:	4555      	cmp	r5, sl
   80332:	d108      	bne.n	80346 <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   80334:	4650      	mov	r0, sl
   80336:	a901      	add	r1, sp, #4
   80338:	47a0      	blx	r4
   8033a:	2800      	cmp	r0, #0
   8033c:	d1fa      	bne.n	80334 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   8033e:	9b01      	ldr	r3, [sp, #4]
   80340:	f806 3c01 	strb.w	r3, [r6, #-1]
   80344:	e009      	b.n	8035a <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80346:	42bd      	cmp	r5, r7
   80348:	d107      	bne.n	8035a <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   8034a:	4638      	mov	r0, r7
   8034c:	a901      	add	r1, sp, #4
   8034e:	47a0      	blx	r4
   80350:	2800      	cmp	r0, #0
   80352:	d1fa      	bne.n	8034a <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   80354:	9b01      	ldr	r3, [sp, #4]
   80356:	f806 3c01 	strb.w	r3, [r6, #-1]
   8035a:	3601      	adds	r6, #1
   8035c:	f1b8 0801 	subs.w	r8, r8, #1
   80360:	d1be      	bne.n	802e0 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   80362:	2000      	movs	r0, #0
   80364:	b003      	add	sp, #12
   80366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8036a:	bf00      	nop
   8036c:	400a4000 	.word	0x400a4000
   80370:	00080559 	.word	0x00080559
   80374:	400e0800 	.word	0x400e0800
   80378:	00080531 	.word	0x00080531
   8037c:	40098000 	.word	0x40098000
   80380:	4009c000 	.word	0x4009c000
   80384:	400a0000 	.word	0x400a0000

00080388 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8038c:	460c      	mov	r4, r1
   8038e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80390:	b960      	cbnz	r0, 803ac <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80392:	2a00      	cmp	r2, #0
   80394:	dd0e      	ble.n	803b4 <_read+0x2c>
   80396:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80398:	4e09      	ldr	r6, [pc, #36]	; (803c0 <_read+0x38>)
   8039a:	4d0a      	ldr	r5, [pc, #40]	; (803c4 <_read+0x3c>)
   8039c:	6830      	ldr	r0, [r6, #0]
   8039e:	4621      	mov	r1, r4
   803a0:	682b      	ldr	r3, [r5, #0]
   803a2:	4798      	blx	r3
		ptr++;
   803a4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   803a6:	42bc      	cmp	r4, r7
   803a8:	d1f8      	bne.n	8039c <_read+0x14>
   803aa:	e006      	b.n	803ba <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   803ac:	f04f 30ff 	mov.w	r0, #4294967295
   803b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   803b4:	2000      	movs	r0, #0
   803b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   803ba:	4640      	mov	r0, r8
	}
	return nChars;
}
   803bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   803c0:	20070b54 	.word	0x20070b54
   803c4:	20070b4c 	.word	0x20070b4c

000803c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   803c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   803cc:	460e      	mov	r6, r1
   803ce:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   803d0:	3801      	subs	r0, #1
   803d2:	2802      	cmp	r0, #2
   803d4:	d80f      	bhi.n	803f6 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   803d6:	b192      	cbz	r2, 803fe <_write+0x36>
   803d8:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   803da:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80418 <_write+0x50>
   803de:	4f0d      	ldr	r7, [pc, #52]	; (80414 <_write+0x4c>)
   803e0:	f8d8 0000 	ldr.w	r0, [r8]
   803e4:	5d31      	ldrb	r1, [r6, r4]
   803e6:	683b      	ldr	r3, [r7, #0]
   803e8:	4798      	blx	r3
   803ea:	2800      	cmp	r0, #0
   803ec:	db0a      	blt.n	80404 <_write+0x3c>
			return -1;
		}
		++nChars;
   803ee:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   803f0:	42a5      	cmp	r5, r4
   803f2:	d1f5      	bne.n	803e0 <_write+0x18>
   803f4:	e00a      	b.n	8040c <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   803f6:	f04f 30ff 	mov.w	r0, #4294967295
   803fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   803fe:	2000      	movs	r0, #0
   80400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80404:	f04f 30ff 	mov.w	r0, #4294967295
   80408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   8040c:	4620      	mov	r0, r4
	}
	return nChars;
}
   8040e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80412:	bf00      	nop
   80414:	20070b50 	.word	0x20070b50
   80418:	20070b54 	.word	0x20070b54

0008041c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   8041c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8041e:	0189      	lsls	r1, r1, #6
   80420:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80422:	2402      	movs	r4, #2
   80424:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80426:	f04f 31ff 	mov.w	r1, #4294967295
   8042a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   8042c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8042e:	605a      	str	r2, [r3, #4]
}
   80430:	f85d 4b04 	ldr.w	r4, [sp], #4
   80434:	4770      	bx	lr
   80436:	bf00      	nop

00080438 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   80438:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   8043c:	4770      	bx	lr
   8043e:	bf00      	nop

00080440 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80440:	0189      	lsls	r1, r1, #6
   80442:	2305      	movs	r3, #5
   80444:	5043      	str	r3, [r0, r1]
   80446:	4770      	bx	lr

00080448 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   80448:	0189      	lsls	r1, r1, #6
   8044a:	2302      	movs	r3, #2
   8044c:	5043      	str	r3, [r0, r1]
   8044e:	4770      	bx	lr

00080450 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   80450:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80454:	6908      	ldr	r0, [r1, #16]
}
   80456:	4770      	bx	lr

00080458 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   80458:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   8045c:	61ca      	str	r2, [r1, #28]
   8045e:	4770      	bx	lr

00080460 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80460:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80464:	624a      	str	r2, [r1, #36]	; 0x24
   80466:	4770      	bx	lr

00080468 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80468:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   8046c:	6a08      	ldr	r0, [r1, #32]
}
   8046e:	4770      	bx	lr

00080470 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
   80470:	b4f0      	push	{r4, r5, r6, r7}
   80472:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   80474:	2402      	movs	r4, #2
   80476:	9401      	str	r4, [sp, #4]
   80478:	2408      	movs	r4, #8
   8047a:	9402      	str	r4, [sp, #8]
   8047c:	2420      	movs	r4, #32
   8047e:	9403      	str	r4, [sp, #12]
   80480:	2480      	movs	r4, #128	; 0x80
   80482:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
   80484:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   80486:	0be4      	lsrs	r4, r4, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   80488:	9405      	str	r4, [sp, #20]
	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
   8048a:	0c4c      	lsrs	r4, r1, #17
		if (ul_freq > ul_high) {
   8048c:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
   80490:	d81a      	bhi.n	804c8 <tc_find_mck_divisor+0x58>
			return 0;
		} else if (ul_freq >= ul_low) {
   80492:	42a0      	cmp	r0, r4
   80494:	d220      	bcs.n	804d8 <tc_find_mck_divisor+0x68>
   80496:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
   80498:	2401      	movs	r4, #1
		ul_high = ul_mck / divisors[ul_index];
   8049a:	f856 5f04 	ldr.w	r5, [r6, #4]!
   8049e:	fbb1 f5f5 	udiv	r5, r1, r5
		ul_low  = ul_high / TC_DIV_FACTOR;
   804a2:	0c2f      	lsrs	r7, r5, #16
		if (ul_freq > ul_high) {
   804a4:	4285      	cmp	r5, r0
   804a6:	d311      	bcc.n	804cc <tc_find_mck_divisor+0x5c>
			return 0;
		} else if (ul_freq >= ul_low) {
   804a8:	4287      	cmp	r7, r0
   804aa:	d916      	bls.n	804da <tc_find_mck_divisor+0x6a>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
   804ac:	3401      	adds	r4, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
   804ae:	2c05      	cmp	r4, #5
   804b0:	d1f3      	bne.n	8049a <tc_find_mck_divisor+0x2a>
   804b2:	e00d      	b.n	804d0 <tc_find_mck_divisor+0x60>
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
   804b4:	a806      	add	r0, sp, #24
   804b6:	eb00 0184 	add.w	r1, r0, r4, lsl #2
   804ba:	f851 1c14 	ldr.w	r1, [r1, #-20]
   804be:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
   804c0:	b143      	cbz	r3, 804d4 <tc_find_mck_divisor+0x64>
		*p_ultcclks = ul_index;
   804c2:	601c      	str	r4, [r3, #0]
	}

	return 1;
   804c4:	2001      	movs	r0, #1
   804c6:	e00b      	b.n	804e0 <tc_find_mck_divisor+0x70>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
   804c8:	2000      	movs	r0, #0
   804ca:	e009      	b.n	804e0 <tc_find_mck_divisor+0x70>
   804cc:	2000      	movs	r0, #0
   804ce:	e007      	b.n	804e0 <tc_find_mck_divisor+0x70>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
   804d0:	2000      	movs	r0, #0
   804d2:	e005      	b.n	804e0 <tc_find_mck_divisor+0x70>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
   804d4:	2001      	movs	r0, #1
   804d6:	e003      	b.n	804e0 <tc_find_mck_divisor+0x70>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
   804d8:	2400      	movs	r4, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
   804da:	2a00      	cmp	r2, #0
   804dc:	d1ea      	bne.n	804b4 <tc_find_mck_divisor+0x44>
   804de:	e7ef      	b.n	804c0 <tc_find_mck_divisor+0x50>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
   804e0:	b006      	add	sp, #24
   804e2:	bcf0      	pop	{r4, r5, r6, r7}
   804e4:	4770      	bx	lr
   804e6:	bf00      	nop

000804e8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   804e8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   804ea:	23ac      	movs	r3, #172	; 0xac
   804ec:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   804ee:	680a      	ldr	r2, [r1, #0]
   804f0:	684b      	ldr	r3, [r1, #4]
   804f2:	fbb2 f3f3 	udiv	r3, r2, r3
   804f6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   804f8:	1e5c      	subs	r4, r3, #1
   804fa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   804fe:	4294      	cmp	r4, r2
   80500:	d80a      	bhi.n	80518 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80502:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80504:	688b      	ldr	r3, [r1, #8]
   80506:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80508:	f240 2302 	movw	r3, #514	; 0x202
   8050c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80510:	2350      	movs	r3, #80	; 0x50
   80512:	6003      	str	r3, [r0, #0]

	return 0;
   80514:	2000      	movs	r0, #0
   80516:	e000      	b.n	8051a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80518:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   8051a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8051e:	4770      	bx	lr

00080520 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80520:	6943      	ldr	r3, [r0, #20]
   80522:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80526:	bf1a      	itte	ne
   80528:	61c1      	strne	r1, [r0, #28]
	return 0;
   8052a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   8052c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8052e:	4770      	bx	lr

00080530 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80530:	6943      	ldr	r3, [r0, #20]
   80532:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80536:	bf1d      	ittte	ne
   80538:	6983      	ldrne	r3, [r0, #24]
   8053a:	700b      	strbne	r3, [r1, #0]
	return 0;
   8053c:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   8053e:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80540:	4770      	bx	lr
   80542:	bf00      	nop

00080544 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80544:	6943      	ldr	r3, [r0, #20]
   80546:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   8054a:	bf1d      	ittte	ne
   8054c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80550:	61c1      	strne	r1, [r0, #28]
	return 0;
   80552:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80554:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80556:	4770      	bx	lr

00080558 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80558:	6943      	ldr	r3, [r0, #20]
   8055a:	f013 0f01 	tst.w	r3, #1
   8055e:	d005      	beq.n	8056c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80560:	6983      	ldr	r3, [r0, #24]
   80562:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80566:	600b      	str	r3, [r1, #0]

	return 0;
   80568:	2000      	movs	r0, #0
   8056a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   8056c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   8056e:	4770      	bx	lr

00080570 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80570:	b500      	push	{lr}
   80572:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   80574:	4813      	ldr	r0, [pc, #76]	; (805c4 <USART0_Handler+0x54>)
   80576:	f10d 0107 	add.w	r1, sp, #7
   8057a:	2201      	movs	r2, #1
   8057c:	4b12      	ldr	r3, [pc, #72]	; (805c8 <USART0_Handler+0x58>)
   8057e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   80580:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80582:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80586:	2200      	movs	r2, #0
   80588:	4b10      	ldr	r3, [pc, #64]	; (805cc <USART0_Handler+0x5c>)
   8058a:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   8058c:	4b10      	ldr	r3, [pc, #64]	; (805d0 <USART0_Handler+0x60>)
   8058e:	781a      	ldrb	r2, [r3, #0]
   80590:	3201      	adds	r2, #1
   80592:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80594:	4b0f      	ldr	r3, [pc, #60]	; (805d4 <USART0_Handler+0x64>)
   80596:	781b      	ldrb	r3, [r3, #0]
   80598:	f89d 1007 	ldrb.w	r1, [sp, #7]
   8059c:	4a0e      	ldr	r2, [pc, #56]	; (805d8 <USART0_Handler+0x68>)
   8059e:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   805a0:	2b9b      	cmp	r3, #155	; 0x9b
   805a2:	d103      	bne.n	805ac <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   805a4:	2200      	movs	r2, #0
   805a6:	4b0b      	ldr	r3, [pc, #44]	; (805d4 <USART0_Handler+0x64>)
   805a8:	701a      	strb	r2, [r3, #0]
   805aa:	e002      	b.n	805b2 <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   805ac:	3301      	adds	r3, #1
   805ae:	4a09      	ldr	r2, [pc, #36]	; (805d4 <USART0_Handler+0x64>)
   805b0:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   805b2:	2201      	movs	r2, #1
   805b4:	4b05      	ldr	r3, [pc, #20]	; (805cc <USART0_Handler+0x5c>)
   805b6:	701a      	strb	r2, [r3, #0]
   805b8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   805bc:	b662      	cpsie	i
}
   805be:	b003      	add	sp, #12
   805c0:	f85d fb04 	ldr.w	pc, [sp], #4
   805c4:	40098000 	.word	0x40098000
   805c8:	000802c5 	.word	0x000802c5
   805cc:	2007012c 	.word	0x2007012c
   805d0:	20070a9d 	.word	0x20070a9d
   805d4:	20070a9c 	.word	0x20070a9c
   805d8:	20070a00 	.word	0x20070a00

000805dc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   805dc:	b5f0      	push	{r4, r5, r6, r7, lr}
   805de:	b083      	sub	sp, #12
   805e0:	4604      	mov	r4, r0
   805e2:	460d      	mov	r5, r1
	uint32_t val = 0;
   805e4:	2300      	movs	r3, #0
   805e6:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   805e8:	4b1f      	ldr	r3, [pc, #124]	; (80668 <usart_serial_getchar+0x8c>)
   805ea:	4298      	cmp	r0, r3
   805ec:	d107      	bne.n	805fe <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   805ee:	461f      	mov	r7, r3
   805f0:	4e1e      	ldr	r6, [pc, #120]	; (8066c <usart_serial_getchar+0x90>)
   805f2:	4638      	mov	r0, r7
   805f4:	4629      	mov	r1, r5
   805f6:	47b0      	blx	r6
   805f8:	2800      	cmp	r0, #0
   805fa:	d1fa      	bne.n	805f2 <usart_serial_getchar+0x16>
   805fc:	e019      	b.n	80632 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   805fe:	4b1c      	ldr	r3, [pc, #112]	; (80670 <usart_serial_getchar+0x94>)
   80600:	4298      	cmp	r0, r3
   80602:	d109      	bne.n	80618 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80604:	461f      	mov	r7, r3
   80606:	4e1b      	ldr	r6, [pc, #108]	; (80674 <usart_serial_getchar+0x98>)
   80608:	4638      	mov	r0, r7
   8060a:	a901      	add	r1, sp, #4
   8060c:	47b0      	blx	r6
   8060e:	2800      	cmp	r0, #0
   80610:	d1fa      	bne.n	80608 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80612:	9b01      	ldr	r3, [sp, #4]
   80614:	702b      	strb	r3, [r5, #0]
   80616:	e019      	b.n	8064c <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80618:	4b17      	ldr	r3, [pc, #92]	; (80678 <usart_serial_getchar+0x9c>)
   8061a:	4298      	cmp	r0, r3
   8061c:	d109      	bne.n	80632 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   8061e:	461e      	mov	r6, r3
   80620:	4c14      	ldr	r4, [pc, #80]	; (80674 <usart_serial_getchar+0x98>)
   80622:	4630      	mov	r0, r6
   80624:	a901      	add	r1, sp, #4
   80626:	47a0      	blx	r4
   80628:	2800      	cmp	r0, #0
   8062a:	d1fa      	bne.n	80622 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   8062c:	9b01      	ldr	r3, [sp, #4]
   8062e:	702b      	strb	r3, [r5, #0]
   80630:	e018      	b.n	80664 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80632:	4b12      	ldr	r3, [pc, #72]	; (8067c <usart_serial_getchar+0xa0>)
   80634:	429c      	cmp	r4, r3
   80636:	d109      	bne.n	8064c <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80638:	461e      	mov	r6, r3
   8063a:	4c0e      	ldr	r4, [pc, #56]	; (80674 <usart_serial_getchar+0x98>)
   8063c:	4630      	mov	r0, r6
   8063e:	a901      	add	r1, sp, #4
   80640:	47a0      	blx	r4
   80642:	2800      	cmp	r0, #0
   80644:	d1fa      	bne.n	8063c <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80646:	9b01      	ldr	r3, [sp, #4]
   80648:	702b      	strb	r3, [r5, #0]
   8064a:	e00b      	b.n	80664 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8064c:	4b0c      	ldr	r3, [pc, #48]	; (80680 <usart_serial_getchar+0xa4>)
   8064e:	429c      	cmp	r4, r3
   80650:	d108      	bne.n	80664 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80652:	461e      	mov	r6, r3
   80654:	4c07      	ldr	r4, [pc, #28]	; (80674 <usart_serial_getchar+0x98>)
   80656:	4630      	mov	r0, r6
   80658:	a901      	add	r1, sp, #4
   8065a:	47a0      	blx	r4
   8065c:	2800      	cmp	r0, #0
   8065e:	d1fa      	bne.n	80656 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80660:	9b01      	ldr	r3, [sp, #4]
   80662:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80664:	b003      	add	sp, #12
   80666:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80668:	400e0800 	.word	0x400e0800
   8066c:	00080531 	.word	0x00080531
   80670:	40098000 	.word	0x40098000
   80674:	00080559 	.word	0x00080559
   80678:	4009c000 	.word	0x4009c000
   8067c:	400a0000 	.word	0x400a0000
   80680:	400a4000 	.word	0x400a4000

00080684 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80684:	b570      	push	{r4, r5, r6, lr}
   80686:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80688:	4b21      	ldr	r3, [pc, #132]	; (80710 <usart_serial_putchar+0x8c>)
   8068a:	4298      	cmp	r0, r3
   8068c:	d107      	bne.n	8069e <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   8068e:	461e      	mov	r6, r3
   80690:	4d20      	ldr	r5, [pc, #128]	; (80714 <usart_serial_putchar+0x90>)
   80692:	4630      	mov	r0, r6
   80694:	4621      	mov	r1, r4
   80696:	47a8      	blx	r5
   80698:	2800      	cmp	r0, #0
   8069a:	d1fa      	bne.n	80692 <usart_serial_putchar+0xe>
   8069c:	e02b      	b.n	806f6 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8069e:	4b1e      	ldr	r3, [pc, #120]	; (80718 <usart_serial_putchar+0x94>)
   806a0:	4298      	cmp	r0, r3
   806a2:	d107      	bne.n	806b4 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   806a4:	461e      	mov	r6, r3
   806a6:	4d1d      	ldr	r5, [pc, #116]	; (8071c <usart_serial_putchar+0x98>)
   806a8:	4630      	mov	r0, r6
   806aa:	4621      	mov	r1, r4
   806ac:	47a8      	blx	r5
   806ae:	2800      	cmp	r0, #0
   806b0:	d1fa      	bne.n	806a8 <usart_serial_putchar+0x24>
   806b2:	e022      	b.n	806fa <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   806b4:	4b1a      	ldr	r3, [pc, #104]	; (80720 <usart_serial_putchar+0x9c>)
   806b6:	4298      	cmp	r0, r3
   806b8:	d107      	bne.n	806ca <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   806ba:	461e      	mov	r6, r3
   806bc:	4d17      	ldr	r5, [pc, #92]	; (8071c <usart_serial_putchar+0x98>)
   806be:	4630      	mov	r0, r6
   806c0:	4621      	mov	r1, r4
   806c2:	47a8      	blx	r5
   806c4:	2800      	cmp	r0, #0
   806c6:	d1fa      	bne.n	806be <usart_serial_putchar+0x3a>
   806c8:	e019      	b.n	806fe <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   806ca:	4b16      	ldr	r3, [pc, #88]	; (80724 <usart_serial_putchar+0xa0>)
   806cc:	4298      	cmp	r0, r3
   806ce:	d107      	bne.n	806e0 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   806d0:	461e      	mov	r6, r3
   806d2:	4d12      	ldr	r5, [pc, #72]	; (8071c <usart_serial_putchar+0x98>)
   806d4:	4630      	mov	r0, r6
   806d6:	4621      	mov	r1, r4
   806d8:	47a8      	blx	r5
   806da:	2800      	cmp	r0, #0
   806dc:	d1fa      	bne.n	806d4 <usart_serial_putchar+0x50>
   806de:	e010      	b.n	80702 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   806e0:	4b11      	ldr	r3, [pc, #68]	; (80728 <usart_serial_putchar+0xa4>)
   806e2:	4298      	cmp	r0, r3
   806e4:	d10f      	bne.n	80706 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   806e6:	461e      	mov	r6, r3
   806e8:	4d0c      	ldr	r5, [pc, #48]	; (8071c <usart_serial_putchar+0x98>)
   806ea:	4630      	mov	r0, r6
   806ec:	4621      	mov	r1, r4
   806ee:	47a8      	blx	r5
   806f0:	2800      	cmp	r0, #0
   806f2:	d1fa      	bne.n	806ea <usart_serial_putchar+0x66>
   806f4:	e009      	b.n	8070a <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   806f6:	2001      	movs	r0, #1
   806f8:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   806fa:	2001      	movs	r0, #1
   806fc:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   806fe:	2001      	movs	r0, #1
   80700:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80702:	2001      	movs	r0, #1
   80704:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80706:	2000      	movs	r0, #0
   80708:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8070a:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   8070c:	bd70      	pop	{r4, r5, r6, pc}
   8070e:	bf00      	nop
   80710:	400e0800 	.word	0x400e0800
   80714:	00080521 	.word	0x00080521
   80718:	40098000 	.word	0x40098000
   8071c:	00080545 	.word	0x00080545
   80720:	4009c000 	.word	0x4009c000
   80724:	400a0000 	.word	0x400a0000
   80728:	400a4000 	.word	0x400a4000

0008072c <configureConsole>:
#include "conf_board.h"
#include "consoleFunctions.h"

int configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   8072c:	b530      	push	{r4, r5, lr}
   8072e:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80730:	2008      	movs	r0, #8
   80732:	4d13      	ldr	r5, [pc, #76]	; (80780 <configureConsole+0x54>)
   80734:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80736:	4c13      	ldr	r4, [pc, #76]	; (80784 <configureConsole+0x58>)
   80738:	4b13      	ldr	r3, [pc, #76]	; (80788 <configureConsole+0x5c>)
   8073a:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   8073c:	4a13      	ldr	r2, [pc, #76]	; (8078c <configureConsole+0x60>)
   8073e:	4b14      	ldr	r3, [pc, #80]	; (80790 <configureConsole+0x64>)
   80740:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80742:	4a14      	ldr	r2, [pc, #80]	; (80794 <configureConsole+0x68>)
   80744:	4b14      	ldr	r3, [pc, #80]	; (80798 <configureConsole+0x6c>)
   80746:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80748:	4b14      	ldr	r3, [pc, #80]	; (8079c <configureConsole+0x70>)
   8074a:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   8074c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80750:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80752:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80756:	9303      	str	r3, [sp, #12]
   80758:	2008      	movs	r0, #8
   8075a:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   8075c:	4620      	mov	r0, r4
   8075e:	a901      	add	r1, sp, #4
   80760:	4b0f      	ldr	r3, [pc, #60]	; (807a0 <configureConsole+0x74>)
   80762:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80764:	4d0f      	ldr	r5, [pc, #60]	; (807a4 <configureConsole+0x78>)
   80766:	682b      	ldr	r3, [r5, #0]
   80768:	6898      	ldr	r0, [r3, #8]
   8076a:	2100      	movs	r1, #0
   8076c:	4c0e      	ldr	r4, [pc, #56]	; (807a8 <configureConsole+0x7c>)
   8076e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80770:	682b      	ldr	r3, [r5, #0]
   80772:	6858      	ldr	r0, [r3, #4]
   80774:	2100      	movs	r1, #0
   80776:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	/* printf("Console ready\n"); */
	return 0;
   80778:	2000      	movs	r0, #0
   8077a:	b005      	add	sp, #20
   8077c:	bd30      	pop	{r4, r5, pc}
   8077e:	bf00      	nop
   80780:	00080cb1 	.word	0x00080cb1
   80784:	400e0800 	.word	0x400e0800
   80788:	20070b54 	.word	0x20070b54
   8078c:	00080685 	.word	0x00080685
   80790:	20070b50 	.word	0x20070b50
   80794:	000805dd 	.word	0x000805dd
   80798:	20070b4c 	.word	0x20070b4c
   8079c:	0501bd00 	.word	0x0501bd00
   807a0:	000804e9 	.word	0x000804e9
   807a4:	200705a8 	.word	0x200705a8
   807a8:	000811f1 	.word	0x000811f1

000807ac <delayInit>:

#include "asf.h"
#include "DelayFunctions.h"

void delayInit(void)		/* Initializes the timer used for delays */
{
   807ac:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);
   807ae:	201b      	movs	r0, #27
   807b0:	4b08      	ldr	r3, [pc, #32]	; (807d4 <delayInit+0x28>)
   807b2:	4798      	blx	r3
	tc_init(TC0,0,0);		 /* TC0, channel 0, TCLK1 och capturemode */
   807b4:	4c08      	ldr	r4, [pc, #32]	; (807d8 <delayInit+0x2c>)
   807b6:	4620      	mov	r0, r4
   807b8:	2100      	movs	r1, #0
   807ba:	460a      	mov	r2, r1
   807bc:	4b07      	ldr	r3, [pc, #28]	; (807dc <delayInit+0x30>)
   807be:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   807c0:	4620      	mov	r0, r4
   807c2:	2100      	movs	r1, #0
   807c4:	4b06      	ldr	r3, [pc, #24]	; (807e0 <delayInit+0x34>)
   807c6:	4798      	blx	r3
	tc_stop(TC0,0);			/* making sure the timer does not run  */
   807c8:	4620      	mov	r0, r4
   807ca:	2100      	movs	r1, #0
   807cc:	4b05      	ldr	r3, [pc, #20]	; (807e4 <delayInit+0x38>)
   807ce:	4798      	blx	r3
   807d0:	bd10      	pop	{r4, pc}
   807d2:	bf00      	nop
   807d4:	00080cb1 	.word	0x00080cb1
   807d8:	40080000 	.word	0x40080000
   807dc:	0008041d 	.word	0x0008041d
   807e0:	00080439 	.word	0x00080439
   807e4:	00080449 	.word	0x00080449

000807e8 <delayMicroseconds>:
}


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   807e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   807ea:	4604      	mov	r4, r0
	tc_start(TC0,0);
   807ec:	4809      	ldr	r0, [pc, #36]	; (80814 <delayMicroseconds+0x2c>)
   807ee:	2100      	movs	r1, #0
   807f0:	4b09      	ldr	r3, [pc, #36]	; (80818 <delayMicroseconds+0x30>)
   807f2:	4798      	blx	r3
	while (tc_read_cv(TC0,0) < us*42); /* Only works in newere version of ASF */
   807f4:	272a      	movs	r7, #42	; 0x2a
   807f6:	fb07 f704 	mul.w	r7, r7, r4
   807fa:	4e06      	ldr	r6, [pc, #24]	; (80814 <delayMicroseconds+0x2c>)
   807fc:	2500      	movs	r5, #0
   807fe:	4c07      	ldr	r4, [pc, #28]	; (8081c <delayMicroseconds+0x34>)
   80800:	4630      	mov	r0, r6
   80802:	4629      	mov	r1, r5
   80804:	47a0      	blx	r4
   80806:	42b8      	cmp	r0, r7
   80808:	d3fa      	bcc.n	80800 <delayMicroseconds+0x18>
	tc_stop(TC0,0);
   8080a:	4802      	ldr	r0, [pc, #8]	; (80814 <delayMicroseconds+0x2c>)
   8080c:	2100      	movs	r1, #0
   8080e:	4b04      	ldr	r3, [pc, #16]	; (80820 <delayMicroseconds+0x38>)
   80810:	4798      	blx	r3
   80812:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80814:	40080000 	.word	0x40080000
   80818:	00080441 	.word	0x00080441
   8081c:	00080451 	.word	0x00080451
   80820:	00080449 	.word	0x00080449

00080824 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80824:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80826:	480e      	ldr	r0, [pc, #56]	; (80860 <sysclk_init+0x3c>)
   80828:	4b0e      	ldr	r3, [pc, #56]	; (80864 <sysclk_init+0x40>)
   8082a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   8082c:	2000      	movs	r0, #0
   8082e:	213e      	movs	r1, #62	; 0x3e
   80830:	4b0d      	ldr	r3, [pc, #52]	; (80868 <sysclk_init+0x44>)
   80832:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80834:	4c0d      	ldr	r4, [pc, #52]	; (8086c <sysclk_init+0x48>)
   80836:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80838:	2800      	cmp	r0, #0
   8083a:	d0fc      	beq.n	80836 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   8083c:	4b0c      	ldr	r3, [pc, #48]	; (80870 <sysclk_init+0x4c>)
   8083e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80840:	4a0c      	ldr	r2, [pc, #48]	; (80874 <sysclk_init+0x50>)
   80842:	4b0d      	ldr	r3, [pc, #52]	; (80878 <sysclk_init+0x54>)
   80844:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80846:	4c0d      	ldr	r4, [pc, #52]	; (8087c <sysclk_init+0x58>)
   80848:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8084a:	2800      	cmp	r0, #0
   8084c:	d0fc      	beq.n	80848 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8084e:	2010      	movs	r0, #16
   80850:	4b0b      	ldr	r3, [pc, #44]	; (80880 <sysclk_init+0x5c>)
   80852:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80854:	4b0b      	ldr	r3, [pc, #44]	; (80884 <sysclk_init+0x60>)
   80856:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80858:	4801      	ldr	r0, [pc, #4]	; (80860 <sysclk_init+0x3c>)
   8085a:	4b02      	ldr	r3, [pc, #8]	; (80864 <sysclk_init+0x40>)
   8085c:	4798      	blx	r3
   8085e:	bd10      	pop	{r4, pc}
   80860:	0501bd00 	.word	0x0501bd00
   80864:	200700a5 	.word	0x200700a5
   80868:	00080c2d 	.word	0x00080c2d
   8086c:	00080c81 	.word	0x00080c81
   80870:	00080c91 	.word	0x00080c91
   80874:	200d3f01 	.word	0x200d3f01
   80878:	400e0600 	.word	0x400e0600
   8087c:	00080ca1 	.word	0x00080ca1
   80880:	00080bc9 	.word	0x00080bc9
   80884:	00080dbd 	.word	0x00080dbd

00080888 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80888:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8088a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8088e:	4b17      	ldr	r3, [pc, #92]	; (808ec <board_init+0x64>)
   80890:	605a      	str	r2, [r3, #4]
   80892:	200b      	movs	r0, #11
   80894:	4c16      	ldr	r4, [pc, #88]	; (808f0 <board_init+0x68>)
   80896:	47a0      	blx	r4
   80898:	200c      	movs	r0, #12
   8089a:	47a0      	blx	r4
   8089c:	200d      	movs	r0, #13
   8089e:	47a0      	blx	r4
   808a0:	200e      	movs	r0, #14
   808a2:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   808a4:	203b      	movs	r0, #59	; 0x3b
   808a6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   808aa:	4c12      	ldr	r4, [pc, #72]	; (808f4 <board_init+0x6c>)
   808ac:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   808ae:	2055      	movs	r0, #85	; 0x55
   808b0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   808b4:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   808b6:	2056      	movs	r0, #86	; 0x56
   808b8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   808bc:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   808be:	2068      	movs	r0, #104	; 0x68
   808c0:	490d      	ldr	r1, [pc, #52]	; (808f8 <board_init+0x70>)
   808c2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   808c4:	205c      	movs	r0, #92	; 0x5c
   808c6:	490d      	ldr	r1, [pc, #52]	; (808fc <board_init+0x74>)
   808c8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   808ca:	480d      	ldr	r0, [pc, #52]	; (80900 <board_init+0x78>)
   808cc:	f44f 7140 	mov.w	r1, #768	; 0x300
   808d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   808d4:	4b0b      	ldr	r3, [pc, #44]	; (80904 <board_init+0x7c>)
   808d6:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   808d8:	202b      	movs	r0, #43	; 0x2b
   808da:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   808de:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   808e0:	202a      	movs	r0, #42	; 0x2a
   808e2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   808e6:	47a0      	blx	r4
   808e8:	bd10      	pop	{r4, pc}
   808ea:	bf00      	nop
   808ec:	400e1a50 	.word	0x400e1a50
   808f0:	00080cb1 	.word	0x00080cb1
   808f4:	000809ad 	.word	0x000809ad
   808f8:	28000079 	.word	0x28000079
   808fc:	28000001 	.word	0x28000001
   80900:	400e0e00 	.word	0x400e0e00
   80904:	00080a81 	.word	0x00080a81

00080908 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80908:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8090a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8090e:	d016      	beq.n	8093e <pio_set_peripheral+0x36>
   80910:	d804      	bhi.n	8091c <pio_set_peripheral+0x14>
   80912:	b1c1      	cbz	r1, 80946 <pio_set_peripheral+0x3e>
   80914:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80918:	d00a      	beq.n	80930 <pio_set_peripheral+0x28>
   8091a:	e013      	b.n	80944 <pio_set_peripheral+0x3c>
   8091c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80920:	d011      	beq.n	80946 <pio_set_peripheral+0x3e>
   80922:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80926:	d00e      	beq.n	80946 <pio_set_peripheral+0x3e>
   80928:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8092c:	d10a      	bne.n	80944 <pio_set_peripheral+0x3c>
   8092e:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80930:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80932:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80934:	400b      	ands	r3, r1
   80936:	ea23 0302 	bic.w	r3, r3, r2
   8093a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8093c:	e002      	b.n	80944 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8093e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80940:	4313      	orrs	r3, r2
   80942:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80944:	6042      	str	r2, [r0, #4]
   80946:	4770      	bx	lr

00080948 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80948:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8094a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8094e:	bf14      	ite	ne
   80950:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80952:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80954:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80958:	bf14      	ite	ne
   8095a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   8095c:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8095e:	f012 0f02 	tst.w	r2, #2
   80962:	d002      	beq.n	8096a <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80964:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80968:	e004      	b.n	80974 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8096a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8096e:	bf18      	it	ne
   80970:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80974:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80976:	6001      	str	r1, [r0, #0]
   80978:	4770      	bx	lr
   8097a:	bf00      	nop

0008097c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   8097c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8097e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80980:	9c01      	ldr	r4, [sp, #4]
   80982:	b10c      	cbz	r4, 80988 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80984:	6641      	str	r1, [r0, #100]	; 0x64
   80986:	e000      	b.n	8098a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80988:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8098a:	b10b      	cbz	r3, 80990 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   8098c:	6501      	str	r1, [r0, #80]	; 0x50
   8098e:	e000      	b.n	80992 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80990:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80992:	b10a      	cbz	r2, 80998 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80994:	6301      	str	r1, [r0, #48]	; 0x30
   80996:	e000      	b.n	8099a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80998:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8099a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   8099c:	6001      	str	r1, [r0, #0]
}
   8099e:	f85d 4b04 	ldr.w	r4, [sp], #4
   809a2:	4770      	bx	lr

000809a4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   809a4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   809a6:	4770      	bx	lr

000809a8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   809a8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   809aa:	4770      	bx	lr

000809ac <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   809ac:	b570      	push	{r4, r5, r6, lr}
   809ae:	b082      	sub	sp, #8
   809b0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   809b2:	0944      	lsrs	r4, r0, #5
   809b4:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   809b8:	f204 7407 	addw	r4, r4, #1799	; 0x707
   809bc:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   809be:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   809c2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   809c6:	d030      	beq.n	80a2a <pio_configure_pin+0x7e>
   809c8:	d806      	bhi.n	809d8 <pio_configure_pin+0x2c>
   809ca:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   809ce:	d00a      	beq.n	809e6 <pio_configure_pin+0x3a>
   809d0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   809d4:	d018      	beq.n	80a08 <pio_configure_pin+0x5c>
   809d6:	e049      	b.n	80a6c <pio_configure_pin+0xc0>
   809d8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   809dc:	d030      	beq.n	80a40 <pio_configure_pin+0x94>
   809de:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   809e2:	d02d      	beq.n	80a40 <pio_configure_pin+0x94>
   809e4:	e042      	b.n	80a6c <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   809e6:	f000 001f 	and.w	r0, r0, #31
   809ea:	2401      	movs	r4, #1
   809ec:	4084      	lsls	r4, r0
   809ee:	4630      	mov	r0, r6
   809f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   809f4:	4622      	mov	r2, r4
   809f6:	4b1f      	ldr	r3, [pc, #124]	; (80a74 <pio_configure_pin+0xc8>)
   809f8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   809fa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   809fe:	bf14      	ite	ne
   80a00:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80a02:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80a04:	2001      	movs	r0, #1
   80a06:	e032      	b.n	80a6e <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80a08:	f000 001f 	and.w	r0, r0, #31
   80a0c:	2401      	movs	r4, #1
   80a0e:	4084      	lsls	r4, r0
   80a10:	4630      	mov	r0, r6
   80a12:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80a16:	4622      	mov	r2, r4
   80a18:	4b16      	ldr	r3, [pc, #88]	; (80a74 <pio_configure_pin+0xc8>)
   80a1a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80a1c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80a20:	bf14      	ite	ne
   80a22:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80a24:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80a26:	2001      	movs	r0, #1
   80a28:	e021      	b.n	80a6e <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80a2a:	f000 011f 	and.w	r1, r0, #31
   80a2e:	2401      	movs	r4, #1
   80a30:	4630      	mov	r0, r6
   80a32:	fa04 f101 	lsl.w	r1, r4, r1
   80a36:	462a      	mov	r2, r5
   80a38:	4b0f      	ldr	r3, [pc, #60]	; (80a78 <pio_configure_pin+0xcc>)
   80a3a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80a3c:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80a3e:	e016      	b.n	80a6e <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80a40:	f000 011f 	and.w	r1, r0, #31
   80a44:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80a46:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80a4a:	ea05 0304 	and.w	r3, r5, r4
   80a4e:	9300      	str	r3, [sp, #0]
   80a50:	4630      	mov	r0, r6
   80a52:	fa04 f101 	lsl.w	r1, r4, r1
   80a56:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80a5a:	bf14      	ite	ne
   80a5c:	2200      	movne	r2, #0
   80a5e:	2201      	moveq	r2, #1
   80a60:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80a64:	4d05      	ldr	r5, [pc, #20]	; (80a7c <pio_configure_pin+0xd0>)
   80a66:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80a68:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80a6a:	e000      	b.n	80a6e <pio_configure_pin+0xc2>

	default:
		return 0;
   80a6c:	2000      	movs	r0, #0
	}

	return 1;
}
   80a6e:	b002      	add	sp, #8
   80a70:	bd70      	pop	{r4, r5, r6, pc}
   80a72:	bf00      	nop
   80a74:	00080909 	.word	0x00080909
   80a78:	00080949 	.word	0x00080949
   80a7c:	0008097d 	.word	0x0008097d

00080a80 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80a80:	b5f0      	push	{r4, r5, r6, r7, lr}
   80a82:	b083      	sub	sp, #12
   80a84:	4607      	mov	r7, r0
   80a86:	460e      	mov	r6, r1
   80a88:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80a8a:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80a8e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80a92:	d026      	beq.n	80ae2 <pio_configure_pin_group+0x62>
   80a94:	d806      	bhi.n	80aa4 <pio_configure_pin_group+0x24>
   80a96:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80a9a:	d00a      	beq.n	80ab2 <pio_configure_pin_group+0x32>
   80a9c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80aa0:	d013      	beq.n	80aca <pio_configure_pin_group+0x4a>
   80aa2:	e034      	b.n	80b0e <pio_configure_pin_group+0x8e>
   80aa4:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80aa8:	d01f      	beq.n	80aea <pio_configure_pin_group+0x6a>
   80aaa:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80aae:	d01c      	beq.n	80aea <pio_configure_pin_group+0x6a>
   80ab0:	e02d      	b.n	80b0e <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80ab2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80ab6:	4632      	mov	r2, r6
   80ab8:	4b16      	ldr	r3, [pc, #88]	; (80b14 <pio_configure_pin_group+0x94>)
   80aba:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80abc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80ac0:	bf14      	ite	ne
   80ac2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80ac4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80ac6:	2001      	movs	r0, #1
   80ac8:	e022      	b.n	80b10 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80aca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80ace:	4632      	mov	r2, r6
   80ad0:	4b10      	ldr	r3, [pc, #64]	; (80b14 <pio_configure_pin_group+0x94>)
   80ad2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80ad4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80ad8:	bf14      	ite	ne
   80ada:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80adc:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80ade:	2001      	movs	r0, #1
   80ae0:	e016      	b.n	80b10 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80ae2:	4b0d      	ldr	r3, [pc, #52]	; (80b18 <pio_configure_pin_group+0x98>)
   80ae4:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80ae6:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80ae8:	e012      	b.n	80b10 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80aea:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80aee:	f005 0301 	and.w	r3, r5, #1
   80af2:	9300      	str	r3, [sp, #0]
   80af4:	4638      	mov	r0, r7
   80af6:	4631      	mov	r1, r6
   80af8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80afc:	bf14      	ite	ne
   80afe:	2200      	movne	r2, #0
   80b00:	2201      	moveq	r2, #1
   80b02:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80b06:	4c05      	ldr	r4, [pc, #20]	; (80b1c <pio_configure_pin_group+0x9c>)
   80b08:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80b0a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80b0c:	e000      	b.n	80b10 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80b0e:	2000      	movs	r0, #0
	}

	return 1;
}
   80b10:	b003      	add	sp, #12
   80b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80b14:	00080909 	.word	0x00080909
   80b18:	00080949 	.word	0x00080949
   80b1c:	0008097d 	.word	0x0008097d

00080b20 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80b24:	4604      	mov	r4, r0
   80b26:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80b28:	4b10      	ldr	r3, [pc, #64]	; (80b6c <pio_handler_process+0x4c>)
   80b2a:	4798      	blx	r3
   80b2c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80b2e:	4620      	mov	r0, r4
   80b30:	4b0f      	ldr	r3, [pc, #60]	; (80b70 <pio_handler_process+0x50>)
   80b32:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80b34:	4005      	ands	r5, r0
   80b36:	d017      	beq.n	80b68 <pio_handler_process+0x48>
   80b38:	4f0e      	ldr	r7, [pc, #56]	; (80b74 <pio_handler_process+0x54>)
   80b3a:	f107 040c 	add.w	r4, r7, #12
   80b3e:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80b40:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80b44:	42b3      	cmp	r3, r6
   80b46:	d10a      	bne.n	80b5e <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80b48:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80b4c:	4229      	tst	r1, r5
   80b4e:	d006      	beq.n	80b5e <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80b50:	6823      	ldr	r3, [r4, #0]
   80b52:	4630      	mov	r0, r6
   80b54:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80b56:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80b5a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80b5e:	42bc      	cmp	r4, r7
   80b60:	d002      	beq.n	80b68 <pio_handler_process+0x48>
   80b62:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80b64:	2d00      	cmp	r5, #0
   80b66:	d1eb      	bne.n	80b40 <pio_handler_process+0x20>
   80b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b6c:	000809a5 	.word	0x000809a5
   80b70:	000809a9 	.word	0x000809a9
   80b74:	20070aa0 	.word	0x20070aa0

00080b78 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80b78:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80b7a:	4802      	ldr	r0, [pc, #8]	; (80b84 <PIOA_Handler+0xc>)
   80b7c:	210b      	movs	r1, #11
   80b7e:	4b02      	ldr	r3, [pc, #8]	; (80b88 <PIOA_Handler+0x10>)
   80b80:	4798      	blx	r3
   80b82:	bd08      	pop	{r3, pc}
   80b84:	400e0e00 	.word	0x400e0e00
   80b88:	00080b21 	.word	0x00080b21

00080b8c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80b8c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80b8e:	4802      	ldr	r0, [pc, #8]	; (80b98 <PIOB_Handler+0xc>)
   80b90:	210c      	movs	r1, #12
   80b92:	4b02      	ldr	r3, [pc, #8]	; (80b9c <PIOB_Handler+0x10>)
   80b94:	4798      	blx	r3
   80b96:	bd08      	pop	{r3, pc}
   80b98:	400e1000 	.word	0x400e1000
   80b9c:	00080b21 	.word	0x00080b21

00080ba0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80ba0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80ba2:	4802      	ldr	r0, [pc, #8]	; (80bac <PIOC_Handler+0xc>)
   80ba4:	210d      	movs	r1, #13
   80ba6:	4b02      	ldr	r3, [pc, #8]	; (80bb0 <PIOC_Handler+0x10>)
   80ba8:	4798      	blx	r3
   80baa:	bd08      	pop	{r3, pc}
   80bac:	400e1200 	.word	0x400e1200
   80bb0:	00080b21 	.word	0x00080b21

00080bb4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80bb4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80bb6:	4802      	ldr	r0, [pc, #8]	; (80bc0 <PIOD_Handler+0xc>)
   80bb8:	210e      	movs	r1, #14
   80bba:	4b02      	ldr	r3, [pc, #8]	; (80bc4 <PIOD_Handler+0x10>)
   80bbc:	4798      	blx	r3
   80bbe:	bd08      	pop	{r3, pc}
   80bc0:	400e1400 	.word	0x400e1400
   80bc4:	00080b21 	.word	0x00080b21

00080bc8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80bc8:	4b17      	ldr	r3, [pc, #92]	; (80c28 <pmc_switch_mck_to_pllack+0x60>)
   80bca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80bcc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80bd0:	4310      	orrs	r0, r2
   80bd2:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80bd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80bd6:	f013 0f08 	tst.w	r3, #8
   80bda:	d109      	bne.n	80bf0 <pmc_switch_mck_to_pllack+0x28>
   80bdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80be0:	4911      	ldr	r1, [pc, #68]	; (80c28 <pmc_switch_mck_to_pllack+0x60>)
   80be2:	e001      	b.n	80be8 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80be4:	3b01      	subs	r3, #1
   80be6:	d019      	beq.n	80c1c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80be8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80bea:	f012 0f08 	tst.w	r2, #8
   80bee:	d0f9      	beq.n	80be4 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80bf0:	4b0d      	ldr	r3, [pc, #52]	; (80c28 <pmc_switch_mck_to_pllack+0x60>)
   80bf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80bf4:	f022 0203 	bic.w	r2, r2, #3
   80bf8:	f042 0202 	orr.w	r2, r2, #2
   80bfc:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80bfe:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80c00:	f010 0008 	ands.w	r0, r0, #8
   80c04:	d10c      	bne.n	80c20 <pmc_switch_mck_to_pllack+0x58>
   80c06:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80c0a:	4907      	ldr	r1, [pc, #28]	; (80c28 <pmc_switch_mck_to_pllack+0x60>)
   80c0c:	e001      	b.n	80c12 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80c0e:	3b01      	subs	r3, #1
   80c10:	d008      	beq.n	80c24 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80c12:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80c14:	f012 0f08 	tst.w	r2, #8
   80c18:	d0f9      	beq.n	80c0e <pmc_switch_mck_to_pllack+0x46>
   80c1a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80c1c:	2001      	movs	r0, #1
   80c1e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80c20:	2000      	movs	r0, #0
   80c22:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80c24:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80c26:	4770      	bx	lr
   80c28:	400e0600 	.word	0x400e0600

00080c2c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80c2c:	b138      	cbz	r0, 80c3e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80c2e:	4911      	ldr	r1, [pc, #68]	; (80c74 <pmc_switch_mainck_to_xtal+0x48>)
   80c30:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80c32:	4a11      	ldr	r2, [pc, #68]	; (80c78 <pmc_switch_mainck_to_xtal+0x4c>)
   80c34:	401a      	ands	r2, r3
   80c36:	4b11      	ldr	r3, [pc, #68]	; (80c7c <pmc_switch_mainck_to_xtal+0x50>)
   80c38:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80c3a:	620b      	str	r3, [r1, #32]
   80c3c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80c3e:	4a0d      	ldr	r2, [pc, #52]	; (80c74 <pmc_switch_mainck_to_xtal+0x48>)
   80c40:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80c42:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80c46:	f023 0303 	bic.w	r3, r3, #3
   80c4a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80c4e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80c52:	0209      	lsls	r1, r1, #8
   80c54:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80c56:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80c58:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80c5a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80c5c:	f013 0f01 	tst.w	r3, #1
   80c60:	d0fb      	beq.n	80c5a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80c62:	4a04      	ldr	r2, [pc, #16]	; (80c74 <pmc_switch_mainck_to_xtal+0x48>)
   80c64:	6a13      	ldr	r3, [r2, #32]
   80c66:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80c6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80c6e:	6213      	str	r3, [r2, #32]
   80c70:	4770      	bx	lr
   80c72:	bf00      	nop
   80c74:	400e0600 	.word	0x400e0600
   80c78:	fec8fffc 	.word	0xfec8fffc
   80c7c:	01370002 	.word	0x01370002

00080c80 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80c80:	4b02      	ldr	r3, [pc, #8]	; (80c8c <pmc_osc_is_ready_mainck+0xc>)
   80c82:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80c84:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80c88:	4770      	bx	lr
   80c8a:	bf00      	nop
   80c8c:	400e0600 	.word	0x400e0600

00080c90 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80c90:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80c94:	4b01      	ldr	r3, [pc, #4]	; (80c9c <pmc_disable_pllack+0xc>)
   80c96:	629a      	str	r2, [r3, #40]	; 0x28
   80c98:	4770      	bx	lr
   80c9a:	bf00      	nop
   80c9c:	400e0600 	.word	0x400e0600

00080ca0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80ca0:	4b02      	ldr	r3, [pc, #8]	; (80cac <pmc_is_locked_pllack+0xc>)
   80ca2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80ca4:	f000 0002 	and.w	r0, r0, #2
   80ca8:	4770      	bx	lr
   80caa:	bf00      	nop
   80cac:	400e0600 	.word	0x400e0600

00080cb0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80cb0:	282c      	cmp	r0, #44	; 0x2c
   80cb2:	d820      	bhi.n	80cf6 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80cb4:	281f      	cmp	r0, #31
   80cb6:	d80d      	bhi.n	80cd4 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80cb8:	4b12      	ldr	r3, [pc, #72]	; (80d04 <pmc_enable_periph_clk+0x54>)
   80cba:	699a      	ldr	r2, [r3, #24]
   80cbc:	2301      	movs	r3, #1
   80cbe:	4083      	lsls	r3, r0
   80cc0:	401a      	ands	r2, r3
   80cc2:	4293      	cmp	r3, r2
   80cc4:	d019      	beq.n	80cfa <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80cc6:	2301      	movs	r3, #1
   80cc8:	fa03 f000 	lsl.w	r0, r3, r0
   80ccc:	4b0d      	ldr	r3, [pc, #52]	; (80d04 <pmc_enable_periph_clk+0x54>)
   80cce:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80cd0:	2000      	movs	r0, #0
   80cd2:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80cd4:	4b0b      	ldr	r3, [pc, #44]	; (80d04 <pmc_enable_periph_clk+0x54>)
   80cd6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80cda:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80cdc:	2301      	movs	r3, #1
   80cde:	4083      	lsls	r3, r0
   80ce0:	401a      	ands	r2, r3
   80ce2:	4293      	cmp	r3, r2
   80ce4:	d00b      	beq.n	80cfe <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80ce6:	2301      	movs	r3, #1
   80ce8:	fa03 f000 	lsl.w	r0, r3, r0
   80cec:	4b05      	ldr	r3, [pc, #20]	; (80d04 <pmc_enable_periph_clk+0x54>)
   80cee:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80cf2:	2000      	movs	r0, #0
   80cf4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80cf6:	2001      	movs	r0, #1
   80cf8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80cfa:	2000      	movs	r0, #0
   80cfc:	4770      	bx	lr
   80cfe:	2000      	movs	r0, #0
}
   80d00:	4770      	bx	lr
   80d02:	bf00      	nop
   80d04:	400e0600 	.word	0x400e0600

00080d08 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80d08:	e7fe      	b.n	80d08 <Dummy_Handler>
   80d0a:	bf00      	nop

00080d0c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80d0c:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80d0e:	4b1e      	ldr	r3, [pc, #120]	; (80d88 <Reset_Handler+0x7c>)
   80d10:	4a1e      	ldr	r2, [pc, #120]	; (80d8c <Reset_Handler+0x80>)
   80d12:	429a      	cmp	r2, r3
   80d14:	d003      	beq.n	80d1e <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80d16:	4b1e      	ldr	r3, [pc, #120]	; (80d90 <Reset_Handler+0x84>)
   80d18:	4a1b      	ldr	r2, [pc, #108]	; (80d88 <Reset_Handler+0x7c>)
   80d1a:	429a      	cmp	r2, r3
   80d1c:	d304      	bcc.n	80d28 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80d1e:	4b1d      	ldr	r3, [pc, #116]	; (80d94 <Reset_Handler+0x88>)
   80d20:	4a1d      	ldr	r2, [pc, #116]	; (80d98 <Reset_Handler+0x8c>)
   80d22:	429a      	cmp	r2, r3
   80d24:	d30f      	bcc.n	80d46 <Reset_Handler+0x3a>
   80d26:	e01a      	b.n	80d5e <Reset_Handler+0x52>
   80d28:	4b1c      	ldr	r3, [pc, #112]	; (80d9c <Reset_Handler+0x90>)
   80d2a:	4c1d      	ldr	r4, [pc, #116]	; (80da0 <Reset_Handler+0x94>)
   80d2c:	1ae4      	subs	r4, r4, r3
   80d2e:	f024 0403 	bic.w	r4, r4, #3
   80d32:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80d34:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80d36:	4814      	ldr	r0, [pc, #80]	; (80d88 <Reset_Handler+0x7c>)
   80d38:	4914      	ldr	r1, [pc, #80]	; (80d8c <Reset_Handler+0x80>)
   80d3a:	585a      	ldr	r2, [r3, r1]
   80d3c:	501a      	str	r2, [r3, r0]
   80d3e:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80d40:	42a3      	cmp	r3, r4
   80d42:	d1fa      	bne.n	80d3a <Reset_Handler+0x2e>
   80d44:	e7eb      	b.n	80d1e <Reset_Handler+0x12>
   80d46:	4b17      	ldr	r3, [pc, #92]	; (80da4 <Reset_Handler+0x98>)
   80d48:	4917      	ldr	r1, [pc, #92]	; (80da8 <Reset_Handler+0x9c>)
   80d4a:	1ac9      	subs	r1, r1, r3
   80d4c:	f021 0103 	bic.w	r1, r1, #3
   80d50:	1d1a      	adds	r2, r3, #4
   80d52:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80d54:	2200      	movs	r2, #0
   80d56:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80d5a:	428b      	cmp	r3, r1
   80d5c:	d1fb      	bne.n	80d56 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80d5e:	4a13      	ldr	r2, [pc, #76]	; (80dac <Reset_Handler+0xa0>)
   80d60:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80d64:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80d68:	4911      	ldr	r1, [pc, #68]	; (80db0 <Reset_Handler+0xa4>)
   80d6a:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80d6c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80d70:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80d74:	d203      	bcs.n	80d7e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80d76:	688a      	ldr	r2, [r1, #8]
   80d78:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80d7c:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80d7e:	4b0d      	ldr	r3, [pc, #52]	; (80db4 <Reset_Handler+0xa8>)
   80d80:	4798      	blx	r3

	/* Branch to main function */
	main();
   80d82:	4b0d      	ldr	r3, [pc, #52]	; (80db8 <Reset_Handler+0xac>)
   80d84:	4798      	blx	r3
   80d86:	e7fe      	b.n	80d86 <Reset_Handler+0x7a>
   80d88:	20070000 	.word	0x20070000
   80d8c:	0008411c 	.word	0x0008411c
   80d90:	200709e4 	.word	0x200709e4
   80d94:	20070b5c 	.word	0x20070b5c
   80d98:	200709e4 	.word	0x200709e4
   80d9c:	20070004 	.word	0x20070004
   80da0:	200709e7 	.word	0x200709e7
   80da4:	200709e0 	.word	0x200709e0
   80da8:	20070b57 	.word	0x20070b57
   80dac:	00080000 	.word	0x00080000
   80db0:	e000ed00 	.word	0xe000ed00
   80db4:	000810e5 	.word	0x000810e5
   80db8:	00081059 	.word	0x00081059

00080dbc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80dbc:	4b3e      	ldr	r3, [pc, #248]	; (80eb8 <SystemCoreClockUpdate+0xfc>)
   80dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80dc0:	f003 0303 	and.w	r3, r3, #3
   80dc4:	2b03      	cmp	r3, #3
   80dc6:	d85f      	bhi.n	80e88 <SystemCoreClockUpdate+0xcc>
   80dc8:	e8df f003 	tbb	[pc, r3]
   80dcc:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80dd0:	4b3a      	ldr	r3, [pc, #232]	; (80ebc <SystemCoreClockUpdate+0x100>)
   80dd2:	695b      	ldr	r3, [r3, #20]
   80dd4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80dd8:	bf14      	ite	ne
   80dda:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80dde:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80de2:	4b37      	ldr	r3, [pc, #220]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80de4:	601a      	str	r2, [r3, #0]
   80de6:	e04f      	b.n	80e88 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80de8:	4b33      	ldr	r3, [pc, #204]	; (80eb8 <SystemCoreClockUpdate+0xfc>)
   80dea:	6a1b      	ldr	r3, [r3, #32]
   80dec:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80df0:	d003      	beq.n	80dfa <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80df2:	4a34      	ldr	r2, [pc, #208]	; (80ec4 <SystemCoreClockUpdate+0x108>)
   80df4:	4b32      	ldr	r3, [pc, #200]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80df6:	601a      	str	r2, [r3, #0]
   80df8:	e046      	b.n	80e88 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80dfa:	4a33      	ldr	r2, [pc, #204]	; (80ec8 <SystemCoreClockUpdate+0x10c>)
   80dfc:	4b30      	ldr	r3, [pc, #192]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80dfe:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80e00:	4b2d      	ldr	r3, [pc, #180]	; (80eb8 <SystemCoreClockUpdate+0xfc>)
   80e02:	6a1b      	ldr	r3, [r3, #32]
   80e04:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80e08:	2b10      	cmp	r3, #16
   80e0a:	d002      	beq.n	80e12 <SystemCoreClockUpdate+0x56>
   80e0c:	2b20      	cmp	r3, #32
   80e0e:	d004      	beq.n	80e1a <SystemCoreClockUpdate+0x5e>
   80e10:	e03a      	b.n	80e88 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80e12:	4a2e      	ldr	r2, [pc, #184]	; (80ecc <SystemCoreClockUpdate+0x110>)
   80e14:	4b2a      	ldr	r3, [pc, #168]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80e16:	601a      	str	r2, [r3, #0]
				break;
   80e18:	e036      	b.n	80e88 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80e1a:	4a2a      	ldr	r2, [pc, #168]	; (80ec4 <SystemCoreClockUpdate+0x108>)
   80e1c:	4b28      	ldr	r3, [pc, #160]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80e1e:	601a      	str	r2, [r3, #0]
				break;
   80e20:	e032      	b.n	80e88 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80e22:	4b25      	ldr	r3, [pc, #148]	; (80eb8 <SystemCoreClockUpdate+0xfc>)
   80e24:	6a1b      	ldr	r3, [r3, #32]
   80e26:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80e2a:	d003      	beq.n	80e34 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80e2c:	4a25      	ldr	r2, [pc, #148]	; (80ec4 <SystemCoreClockUpdate+0x108>)
   80e2e:	4b24      	ldr	r3, [pc, #144]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80e30:	601a      	str	r2, [r3, #0]
   80e32:	e012      	b.n	80e5a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80e34:	4a24      	ldr	r2, [pc, #144]	; (80ec8 <SystemCoreClockUpdate+0x10c>)
   80e36:	4b22      	ldr	r3, [pc, #136]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80e38:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80e3a:	4b1f      	ldr	r3, [pc, #124]	; (80eb8 <SystemCoreClockUpdate+0xfc>)
   80e3c:	6a1b      	ldr	r3, [r3, #32]
   80e3e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80e42:	2b10      	cmp	r3, #16
   80e44:	d002      	beq.n	80e4c <SystemCoreClockUpdate+0x90>
   80e46:	2b20      	cmp	r3, #32
   80e48:	d004      	beq.n	80e54 <SystemCoreClockUpdate+0x98>
   80e4a:	e006      	b.n	80e5a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80e4c:	4a1f      	ldr	r2, [pc, #124]	; (80ecc <SystemCoreClockUpdate+0x110>)
   80e4e:	4b1c      	ldr	r3, [pc, #112]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80e50:	601a      	str	r2, [r3, #0]
				break;
   80e52:	e002      	b.n	80e5a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80e54:	4a1b      	ldr	r2, [pc, #108]	; (80ec4 <SystemCoreClockUpdate+0x108>)
   80e56:	4b1a      	ldr	r3, [pc, #104]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80e58:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80e5a:	4b17      	ldr	r3, [pc, #92]	; (80eb8 <SystemCoreClockUpdate+0xfc>)
   80e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80e5e:	f003 0303 	and.w	r3, r3, #3
   80e62:	2b02      	cmp	r3, #2
   80e64:	d10d      	bne.n	80e82 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80e66:	4b14      	ldr	r3, [pc, #80]	; (80eb8 <SystemCoreClockUpdate+0xfc>)
   80e68:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80e6a:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80e6c:	4b14      	ldr	r3, [pc, #80]	; (80ec0 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80e6e:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80e72:	681a      	ldr	r2, [r3, #0]
   80e74:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80e78:	b2c9      	uxtb	r1, r1
   80e7a:	fbb2 f2f1 	udiv	r2, r2, r1
   80e7e:	601a      	str	r2, [r3, #0]
   80e80:	e002      	b.n	80e88 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80e82:	4a13      	ldr	r2, [pc, #76]	; (80ed0 <SystemCoreClockUpdate+0x114>)
   80e84:	4b0e      	ldr	r3, [pc, #56]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80e86:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80e88:	4b0b      	ldr	r3, [pc, #44]	; (80eb8 <SystemCoreClockUpdate+0xfc>)
   80e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80e8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80e90:	2b70      	cmp	r3, #112	; 0x70
   80e92:	d107      	bne.n	80ea4 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80e94:	4b0a      	ldr	r3, [pc, #40]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80e96:	681a      	ldr	r2, [r3, #0]
   80e98:	490e      	ldr	r1, [pc, #56]	; (80ed4 <SystemCoreClockUpdate+0x118>)
   80e9a:	fba1 0202 	umull	r0, r2, r1, r2
   80e9e:	0852      	lsrs	r2, r2, #1
   80ea0:	601a      	str	r2, [r3, #0]
   80ea2:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80ea4:	4b04      	ldr	r3, [pc, #16]	; (80eb8 <SystemCoreClockUpdate+0xfc>)
   80ea6:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80ea8:	4b05      	ldr	r3, [pc, #20]	; (80ec0 <SystemCoreClockUpdate+0x104>)
   80eaa:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80eae:	681a      	ldr	r2, [r3, #0]
   80eb0:	40ca      	lsrs	r2, r1
   80eb2:	601a      	str	r2, [r3, #0]
   80eb4:	4770      	bx	lr
   80eb6:	bf00      	nop
   80eb8:	400e0600 	.word	0x400e0600
   80ebc:	400e1a10 	.word	0x400e1a10
   80ec0:	20070130 	.word	0x20070130
   80ec4:	00b71b00 	.word	0x00b71b00
   80ec8:	003d0900 	.word	0x003d0900
   80ecc:	007a1200 	.word	0x007a1200
   80ed0:	0e4e1c00 	.word	0x0e4e1c00
   80ed4:	aaaaaaab 	.word	0xaaaaaaab

00080ed8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80ed8:	4b09      	ldr	r3, [pc, #36]	; (80f00 <_sbrk+0x28>)
   80eda:	681b      	ldr	r3, [r3, #0]
   80edc:	b913      	cbnz	r3, 80ee4 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80ede:	4a09      	ldr	r2, [pc, #36]	; (80f04 <_sbrk+0x2c>)
   80ee0:	4b07      	ldr	r3, [pc, #28]	; (80f00 <_sbrk+0x28>)
   80ee2:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80ee4:	4b06      	ldr	r3, [pc, #24]	; (80f00 <_sbrk+0x28>)
   80ee6:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80ee8:	181a      	adds	r2, r3, r0
   80eea:	4907      	ldr	r1, [pc, #28]	; (80f08 <_sbrk+0x30>)
   80eec:	4291      	cmp	r1, r2
   80eee:	db04      	blt.n	80efa <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80ef0:	4610      	mov	r0, r2
   80ef2:	4a03      	ldr	r2, [pc, #12]	; (80f00 <_sbrk+0x28>)
   80ef4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80ef6:	4618      	mov	r0, r3
   80ef8:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80efa:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80efe:	4770      	bx	lr
   80f00:	20070b10 	.word	0x20070b10
   80f04:	20072b60 	.word	0x20072b60
   80f08:	20087ffc 	.word	0x20087ffc

00080f0c <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80f0c:	f04f 30ff 	mov.w	r0, #4294967295
   80f10:	4770      	bx	lr
   80f12:	bf00      	nop

00080f14 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80f14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80f18:	604b      	str	r3, [r1, #4]

	return 0;
}
   80f1a:	2000      	movs	r0, #0
   80f1c:	4770      	bx	lr
   80f1e:	bf00      	nop

00080f20 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80f20:	2001      	movs	r0, #1
   80f22:	4770      	bx	lr

00080f24 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80f24:	2000      	movs	r0, #0
   80f26:	4770      	bx	lr

00080f28 <pinMode>:


void pinMode(int pinNumber, mode_definition mode)
{
	
	if (mode == OUTPUT)	/* You only have to program a function that cares about OUTPUT, and does nothing for the other values */
   80f28:	2902      	cmp	r1, #2
   80f2a:	d118      	bne.n	80f5e <pinMode+0x36>
		
		/* defines the address for enabling the parallel output B register */
		uint32_t *p_PIOB_OER = (uint32_t *) (PIOB_BASE_ADDRESS+0x0010U);
		
		
		if (pinNumber == 13)
   80f2c:	280d      	cmp	r0, #13
   80f2e:	d10a      	bne.n	80f46 <pinMode+0x1e>
		{
			/*PIO enables the register for pin 13*/
			*p_PIOB_PER |= (1<<27);
   80f30:	4b0b      	ldr	r3, [pc, #44]	; (80f60 <pinMode+0x38>)
   80f32:	681a      	ldr	r2, [r3, #0]
   80f34:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80f38:	601a      	str	r2, [r3, #0]
			/*Output enables the register for pin 13*/
			*p_PIOB_OER |= (1<<27);
   80f3a:	3310      	adds	r3, #16
   80f3c:	681a      	ldr	r2, [r3, #0]
   80f3e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80f42:	601a      	str	r2, [r3, #0]
   80f44:	4770      	bx	lr
			
		}
		else if (pinNumber == 22)
   80f46:	2816      	cmp	r0, #22
   80f48:	d109      	bne.n	80f5e <pinMode+0x36>
		{
			/*PIO enables the register for pin 22*/
			*p_PIOB_PER |= (1<<26);
   80f4a:	4b05      	ldr	r3, [pc, #20]	; (80f60 <pinMode+0x38>)
   80f4c:	681a      	ldr	r2, [r3, #0]
   80f4e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
   80f52:	601a      	str	r2, [r3, #0]
			/*Output enables the register for pin 22*/
			*p_PIOB_OER |= (1<<26);
   80f54:	3310      	adds	r3, #16
   80f56:	681a      	ldr	r2, [r3, #0]
   80f58:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
   80f5c:	601a      	str	r2, [r3, #0]
   80f5e:	4770      	bx	lr
   80f60:	400e1000 	.word	0x400e1000

00080f64 <digitalWrite>:
		/* Do nothing */
	}
}

void digitalWrite(int pinNumber, int value)
{
   80f64:	b508      	push	{r3, lr}
	uint32_t *p_PIOB_SODR = (uint32_t *) (PIOB_BASE_ADDRESS+0x0030U);
	
	/* defines the address for clearing the output pins of the B register  */
	uint32_t *p_PIOB_CODR = (uint32_t *) (PIOB_BASE_ADDRESS+0x0034U);
	
	if (value == HIGH)
   80f66:	2901      	cmp	r1, #1
   80f68:	d10f      	bne.n	80f8a <digitalWrite+0x26>
	{
		/*Sets pin 13 HIGH*/
		if (pinNumber == 13)
   80f6a:	280d      	cmp	r0, #13
   80f6c:	d105      	bne.n	80f7a <digitalWrite+0x16>
		{
			*p_PIOB_SODR|=(1<<27);
   80f6e:	4b11      	ldr	r3, [pc, #68]	; (80fb4 <digitalWrite+0x50>)
   80f70:	681a      	ldr	r2, [r3, #0]
   80f72:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80f76:	601a      	str	r2, [r3, #0]
   80f78:	bd08      	pop	{r3, pc}
		}
		/*Sets pin 22 HIGH*/
		else if (pinNumber==22)
   80f7a:	2816      	cmp	r0, #22
   80f7c:	d119      	bne.n	80fb2 <digitalWrite+0x4e>
		{
			*p_PIOB_SODR|=(1<<26);
   80f7e:	4b0d      	ldr	r3, [pc, #52]	; (80fb4 <digitalWrite+0x50>)
   80f80:	681a      	ldr	r2, [r3, #0]
   80f82:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
   80f86:	601a      	str	r2, [r3, #0]
   80f88:	bd08      	pop	{r3, pc}
		}
		
	}
	else if (value == LOW)
   80f8a:	b979      	cbnz	r1, 80fac <digitalWrite+0x48>
	{
		/*Sets pin 13 LOW*/
		if (pinNumber == 13)
   80f8c:	280d      	cmp	r0, #13
   80f8e:	d105      	bne.n	80f9c <digitalWrite+0x38>
		{
			*p_PIOB_CODR|=(1<<27);
   80f90:	4b09      	ldr	r3, [pc, #36]	; (80fb8 <digitalWrite+0x54>)
   80f92:	681a      	ldr	r2, [r3, #0]
   80f94:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80f98:	601a      	str	r2, [r3, #0]
   80f9a:	bd08      	pop	{r3, pc}
		}
		/*Sets pin 22 LOW*/
		else if (pinNumber==22)
   80f9c:	2816      	cmp	r0, #22
   80f9e:	d108      	bne.n	80fb2 <digitalWrite+0x4e>
		{
			*p_PIOB_CODR|=(1<<26);
   80fa0:	4b05      	ldr	r3, [pc, #20]	; (80fb8 <digitalWrite+0x54>)
   80fa2:	681a      	ldr	r2, [r3, #0]
   80fa4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
   80fa8:	601a      	str	r2, [r3, #0]
   80faa:	bd08      	pop	{r3, pc}
				
	}
	else
	{
		/* Something is wrong */
		printf("Error!!! Something went wrong");
   80fac:	4803      	ldr	r0, [pc, #12]	; (80fbc <digitalWrite+0x58>)
   80fae:	4b04      	ldr	r3, [pc, #16]	; (80fc0 <digitalWrite+0x5c>)
   80fb0:	4798      	blx	r3
   80fb2:	bd08      	pop	{r3, pc}
   80fb4:	400e1030 	.word	0x400e1030
   80fb8:	400e1034 	.word	0x400e1034
   80fbc:	00084078 	.word	0x00084078
   80fc0:	00081135 	.word	0x00081135

00080fc4 <TC5_Handler>:

#define CONF_BOARD_KEEP_WATCHDOG_AT_INIT 1


/* Timer counter vilket kallas vid interrupt, skriver till da utgången*/
void TC5_Handler(void){
   80fc4:	b530      	push	{r4, r5, lr}
   80fc6:	b083      	sub	sp, #12
	*p_PIOB_SODR |= (1<<26); //sätter led 22 på
   80fc8:	4b17      	ldr	r3, [pc, #92]	; (81028 <TC5_Handler+0x64>)
   80fca:	681b      	ldr	r3, [r3, #0]
   80fcc:	681a      	ldr	r2, [r3, #0]
   80fce:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
   80fd2:	601a      	str	r2, [r3, #0]
	uint32_t brus= da[count]+((trng_read_output_data(TRNG)/14417920)-149); //adderar sinusvågens värde med brus random mellan -0,08 till 0,08v
   80fd4:	4c15      	ldr	r4, [pc, #84]	; (8102c <TC5_Handler+0x68>)
   80fd6:	6823      	ldr	r3, [r4, #0]
   80fd8:	4a15      	ldr	r2, [pc, #84]	; (81030 <TC5_Handler+0x6c>)
   80fda:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
   80fde:	4815      	ldr	r0, [pc, #84]	; (81034 <TC5_Handler+0x70>)
   80fe0:	4b15      	ldr	r3, [pc, #84]	; (81038 <TC5_Handler+0x74>)
   80fe2:	4798      	blx	r3
   80fe4:	f1a5 0195 	sub.w	r1, r5, #149	; 0x95
   80fe8:	0c80      	lsrs	r0, r0, #18
   80fea:	4b14      	ldr	r3, [pc, #80]	; (8103c <TC5_Handler+0x78>)
   80fec:	fba3 2300 	umull	r2, r3, r3, r0
	dacc_write_conversion_data(DACC, brus); //skriver till da utgången
   80ff0:	4813      	ldr	r0, [pc, #76]	; (81040 <TC5_Handler+0x7c>)
   80ff2:	4419      	add	r1, r3
   80ff4:	4b13      	ldr	r3, [pc, #76]	; (81044 <TC5_Handler+0x80>)
   80ff6:	4798      	blx	r3
	count = (count+1)%16; //räknar upp en counter
   80ff8:	6823      	ldr	r3, [r4, #0]
   80ffa:	3301      	adds	r3, #1
   80ffc:	4a12      	ldr	r2, [pc, #72]	; (81048 <TC5_Handler+0x84>)
   80ffe:	4013      	ands	r3, r2
   81000:	d503      	bpl.n	8100a <TC5_Handler+0x46>
   81002:	3b01      	subs	r3, #1
   81004:	f063 030f 	orn	r3, r3, #15
   81008:	3301      	adds	r3, #1
   8100a:	6023      	str	r3, [r4, #0]
	volatile uint32_t dummy; //en dummy variabel 
	dummy = tc_get_status(TC1, 2); //hämtar status och tömmer det så att inte interrupt kallas igen
   8100c:	480f      	ldr	r0, [pc, #60]	; (8104c <TC5_Handler+0x88>)
   8100e:	2102      	movs	r1, #2
   81010:	4b0f      	ldr	r3, [pc, #60]	; (81050 <TC5_Handler+0x8c>)
   81012:	4798      	blx	r3
   81014:	9001      	str	r0, [sp, #4]
	UNUSED(dummy); //tömmer dummy variablen
   81016:	9b01      	ldr	r3, [sp, #4]
	*p_PIOB_CODR |= (1<<26); //stänger av led 22
   81018:	4b0e      	ldr	r3, [pc, #56]	; (81054 <TC5_Handler+0x90>)
   8101a:	681b      	ldr	r3, [r3, #0]
   8101c:	681a      	ldr	r2, [r3, #0]
   8101e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
   81022:	601a      	str	r2, [r3, #0]
}
   81024:	b003      	add	sp, #12
   81026:	bd30      	pop	{r4, r5, pc}
   81028:	20070134 	.word	0x20070134
   8102c:	20070b14 	.word	0x20070b14
   81030:	20070138 	.word	0x20070138
   81034:	400bc000 	.word	0x400bc000
   81038:	000801d5 	.word	0x000801d5
   8103c:	04a7a2e8 	.word	0x04a7a2e8
   81040:	400c8000 	.word	0x400c8000
   81044:	00080169 	.word	0x00080169
   81048:	8000000f 	.word	0x8000000f
   8104c:	40084000 	.word	0x40084000
   81050:	00080469 	.word	0x00080469
   81054:	20070178 	.word	0x20070178

00081058 <main>:

int main (void)
{
   81058:	b508      	push	{r3, lr}
	sysclk_init();
   8105a:	4b14      	ldr	r3, [pc, #80]	; (810ac <main+0x54>)
   8105c:	4798      	blx	r3
	board_init();
   8105e:	4b14      	ldr	r3, [pc, #80]	; (810b0 <main+0x58>)
   81060:	4798      	blx	r3
	delayInit();
   81062:	4b14      	ldr	r3, [pc, #80]	; (810b4 <main+0x5c>)
   81064:	4798      	blx	r3
	configureConsole(); //konfigurerar konsolen
   81066:	4b14      	ldr	r3, [pc, #80]	; (810b8 <main+0x60>)
   81068:	4798      	blx	r3
	daccInit(); //initierar da omvandlaren
   8106a:	4b14      	ldr	r3, [pc, #80]	; (810bc <main+0x64>)
   8106c:	4798      	blx	r3
	configure_tc(); //konfigurerar och initierar timer countern för interuppt
   8106e:	4b14      	ldr	r3, [pc, #80]	; (810c0 <main+0x68>)
   81070:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TRNG); //sätter igång true number generatorn
   81072:	2029      	movs	r0, #41	; 0x29
   81074:	4b13      	ldr	r3, [pc, #76]	; (810c4 <main+0x6c>)
   81076:	4798      	blx	r3
	trng_enable(TRNG); //initierar true number generatorn och sätter igång den
   81078:	4813      	ldr	r0, [pc, #76]	; (810c8 <main+0x70>)
   8107a:	4b14      	ldr	r3, [pc, #80]	; (810cc <main+0x74>)
   8107c:	4798      	blx	r3
	
	pinMode(22,OUTPUT);
   8107e:	2016      	movs	r0, #22
   81080:	2102      	movs	r1, #2
   81082:	4c13      	ldr	r4, [pc, #76]	; (810d0 <main+0x78>)
   81084:	47a0      	blx	r4
	pinMode(13,OUTPUT);
   81086:	200d      	movs	r0, #13
   81088:	2102      	movs	r1, #2
   8108a:	47a0      	blx	r4
	
	while (1)
	{
		delayMicroseconds(1000000);
   8108c:	4e11      	ldr	r6, [pc, #68]	; (810d4 <main+0x7c>)
   8108e:	4d12      	ldr	r5, [pc, #72]	; (810d8 <main+0x80>)
		digitalWrite(13,HIGH);
   81090:	4c12      	ldr	r4, [pc, #72]	; (810dc <main+0x84>)
	pinMode(22,OUTPUT);
	pinMode(13,OUTPUT);
	
	while (1)
	{
		delayMicroseconds(1000000);
   81092:	4630      	mov	r0, r6
   81094:	47a8      	blx	r5
		digitalWrite(13,HIGH);
   81096:	200d      	movs	r0, #13
   81098:	2101      	movs	r1, #1
   8109a:	47a0      	blx	r4
		watchdogReload();
   8109c:	4b10      	ldr	r3, [pc, #64]	; (810e0 <main+0x88>)
   8109e:	4798      	blx	r3
		delayMicroseconds(1000000);
   810a0:	4630      	mov	r0, r6
   810a2:	47a8      	blx	r5
		digitalWrite(13,LOW);
   810a4:	200d      	movs	r0, #13
   810a6:	2100      	movs	r1, #0
   810a8:	47a0      	blx	r4
   810aa:	e7f2      	b.n	81092 <main+0x3a>
   810ac:	00080825 	.word	0x00080825
   810b0:	00080889 	.word	0x00080889
   810b4:	000807ad 	.word	0x000807ad
   810b8:	0008072d 	.word	0x0008072d
   810bc:	000801d9 	.word	0x000801d9
   810c0:	0008022d 	.word	0x0008022d
   810c4:	00080cb1 	.word	0x00080cb1
   810c8:	400bc000 	.word	0x400bc000
   810cc:	000801c9 	.word	0x000801c9
   810d0:	00080f29 	.word	0x00080f29
   810d4:	000f4240 	.word	0x000f4240
   810d8:	000807e9 	.word	0x000807e9
   810dc:	00080f65 	.word	0x00080f65
   810e0:	000802b5 	.word	0x000802b5

000810e4 <__libc_init_array>:
   810e4:	b570      	push	{r4, r5, r6, lr}
   810e6:	4e0f      	ldr	r6, [pc, #60]	; (81124 <__libc_init_array+0x40>)
   810e8:	4d0f      	ldr	r5, [pc, #60]	; (81128 <__libc_init_array+0x44>)
   810ea:	1b76      	subs	r6, r6, r5
   810ec:	10b6      	asrs	r6, r6, #2
   810ee:	d007      	beq.n	81100 <__libc_init_array+0x1c>
   810f0:	3d04      	subs	r5, #4
   810f2:	2400      	movs	r4, #0
   810f4:	3401      	adds	r4, #1
   810f6:	f855 3f04 	ldr.w	r3, [r5, #4]!
   810fa:	4798      	blx	r3
   810fc:	42a6      	cmp	r6, r4
   810fe:	d1f9      	bne.n	810f4 <__libc_init_array+0x10>
   81100:	4e0a      	ldr	r6, [pc, #40]	; (8112c <__libc_init_array+0x48>)
   81102:	4d0b      	ldr	r5, [pc, #44]	; (81130 <__libc_init_array+0x4c>)
   81104:	f002 fff4 	bl	840f0 <_init>
   81108:	1b76      	subs	r6, r6, r5
   8110a:	10b6      	asrs	r6, r6, #2
   8110c:	d008      	beq.n	81120 <__libc_init_array+0x3c>
   8110e:	3d04      	subs	r5, #4
   81110:	2400      	movs	r4, #0
   81112:	3401      	adds	r4, #1
   81114:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81118:	4798      	blx	r3
   8111a:	42a6      	cmp	r6, r4
   8111c:	d1f9      	bne.n	81112 <__libc_init_array+0x2e>
   8111e:	bd70      	pop	{r4, r5, r6, pc}
   81120:	bd70      	pop	{r4, r5, r6, pc}
   81122:	bf00      	nop
   81124:	000840fc 	.word	0x000840fc
   81128:	000840fc 	.word	0x000840fc
   8112c:	00084104 	.word	0x00084104
   81130:	000840fc 	.word	0x000840fc

00081134 <iprintf>:
   81134:	b40f      	push	{r0, r1, r2, r3}
   81136:	b510      	push	{r4, lr}
   81138:	4b07      	ldr	r3, [pc, #28]	; (81158 <iprintf+0x24>)
   8113a:	b082      	sub	sp, #8
   8113c:	ac04      	add	r4, sp, #16
   8113e:	f854 2b04 	ldr.w	r2, [r4], #4
   81142:	6818      	ldr	r0, [r3, #0]
   81144:	4623      	mov	r3, r4
   81146:	6881      	ldr	r1, [r0, #8]
   81148:	9401      	str	r4, [sp, #4]
   8114a:	f000 f945 	bl	813d8 <_vfiprintf_r>
   8114e:	b002      	add	sp, #8
   81150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81154:	b004      	add	sp, #16
   81156:	4770      	bx	lr
   81158:	200705a8 	.word	0x200705a8

0008115c <memset>:
   8115c:	b4f0      	push	{r4, r5, r6, r7}
   8115e:	0784      	lsls	r4, r0, #30
   81160:	d043      	beq.n	811ea <memset+0x8e>
   81162:	1e54      	subs	r4, r2, #1
   81164:	2a00      	cmp	r2, #0
   81166:	d03e      	beq.n	811e6 <memset+0x8a>
   81168:	b2cd      	uxtb	r5, r1
   8116a:	4603      	mov	r3, r0
   8116c:	e003      	b.n	81176 <memset+0x1a>
   8116e:	1e62      	subs	r2, r4, #1
   81170:	2c00      	cmp	r4, #0
   81172:	d038      	beq.n	811e6 <memset+0x8a>
   81174:	4614      	mov	r4, r2
   81176:	f803 5b01 	strb.w	r5, [r3], #1
   8117a:	079a      	lsls	r2, r3, #30
   8117c:	d1f7      	bne.n	8116e <memset+0x12>
   8117e:	2c03      	cmp	r4, #3
   81180:	d92a      	bls.n	811d8 <memset+0x7c>
   81182:	b2cd      	uxtb	r5, r1
   81184:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81188:	2c0f      	cmp	r4, #15
   8118a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8118e:	d915      	bls.n	811bc <memset+0x60>
   81190:	f1a4 0710 	sub.w	r7, r4, #16
   81194:	093f      	lsrs	r7, r7, #4
   81196:	f103 0610 	add.w	r6, r3, #16
   8119a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   8119e:	461a      	mov	r2, r3
   811a0:	6015      	str	r5, [r2, #0]
   811a2:	6055      	str	r5, [r2, #4]
   811a4:	6095      	str	r5, [r2, #8]
   811a6:	60d5      	str	r5, [r2, #12]
   811a8:	3210      	adds	r2, #16
   811aa:	42b2      	cmp	r2, r6
   811ac:	d1f8      	bne.n	811a0 <memset+0x44>
   811ae:	f004 040f 	and.w	r4, r4, #15
   811b2:	3701      	adds	r7, #1
   811b4:	2c03      	cmp	r4, #3
   811b6:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   811ba:	d90d      	bls.n	811d8 <memset+0x7c>
   811bc:	461e      	mov	r6, r3
   811be:	4622      	mov	r2, r4
   811c0:	3a04      	subs	r2, #4
   811c2:	2a03      	cmp	r2, #3
   811c4:	f846 5b04 	str.w	r5, [r6], #4
   811c8:	d8fa      	bhi.n	811c0 <memset+0x64>
   811ca:	1f22      	subs	r2, r4, #4
   811cc:	f022 0203 	bic.w	r2, r2, #3
   811d0:	3204      	adds	r2, #4
   811d2:	4413      	add	r3, r2
   811d4:	f004 0403 	and.w	r4, r4, #3
   811d8:	b12c      	cbz	r4, 811e6 <memset+0x8a>
   811da:	b2c9      	uxtb	r1, r1
   811dc:	441c      	add	r4, r3
   811de:	f803 1b01 	strb.w	r1, [r3], #1
   811e2:	42a3      	cmp	r3, r4
   811e4:	d1fb      	bne.n	811de <memset+0x82>
   811e6:	bcf0      	pop	{r4, r5, r6, r7}
   811e8:	4770      	bx	lr
   811ea:	4614      	mov	r4, r2
   811ec:	4603      	mov	r3, r0
   811ee:	e7c6      	b.n	8117e <memset+0x22>

000811f0 <setbuf>:
   811f0:	2900      	cmp	r1, #0
   811f2:	bf0c      	ite	eq
   811f4:	2202      	moveq	r2, #2
   811f6:	2200      	movne	r2, #0
   811f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   811fc:	f000 b800 	b.w	81200 <setvbuf>

00081200 <setvbuf>:
   81200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81204:	4d3c      	ldr	r5, [pc, #240]	; (812f8 <setvbuf+0xf8>)
   81206:	4604      	mov	r4, r0
   81208:	682d      	ldr	r5, [r5, #0]
   8120a:	4688      	mov	r8, r1
   8120c:	4616      	mov	r6, r2
   8120e:	461f      	mov	r7, r3
   81210:	b115      	cbz	r5, 81218 <setvbuf+0x18>
   81212:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81214:	2b00      	cmp	r3, #0
   81216:	d04f      	beq.n	812b8 <setvbuf+0xb8>
   81218:	2e02      	cmp	r6, #2
   8121a:	d830      	bhi.n	8127e <setvbuf+0x7e>
   8121c:	2f00      	cmp	r7, #0
   8121e:	db2e      	blt.n	8127e <setvbuf+0x7e>
   81220:	4628      	mov	r0, r5
   81222:	4621      	mov	r1, r4
   81224:	f001 f856 	bl	822d4 <_fflush_r>
   81228:	89a3      	ldrh	r3, [r4, #12]
   8122a:	2200      	movs	r2, #0
   8122c:	6062      	str	r2, [r4, #4]
   8122e:	61a2      	str	r2, [r4, #24]
   81230:	061a      	lsls	r2, r3, #24
   81232:	d428      	bmi.n	81286 <setvbuf+0x86>
   81234:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81238:	b29b      	uxth	r3, r3
   8123a:	2e02      	cmp	r6, #2
   8123c:	81a3      	strh	r3, [r4, #12]
   8123e:	d02d      	beq.n	8129c <setvbuf+0x9c>
   81240:	f1b8 0f00 	cmp.w	r8, #0
   81244:	d03c      	beq.n	812c0 <setvbuf+0xc0>
   81246:	2e01      	cmp	r6, #1
   81248:	d013      	beq.n	81272 <setvbuf+0x72>
   8124a:	b29b      	uxth	r3, r3
   8124c:	f003 0008 	and.w	r0, r3, #8
   81250:	4a2a      	ldr	r2, [pc, #168]	; (812fc <setvbuf+0xfc>)
   81252:	b280      	uxth	r0, r0
   81254:	63ea      	str	r2, [r5, #60]	; 0x3c
   81256:	f8c4 8000 	str.w	r8, [r4]
   8125a:	f8c4 8010 	str.w	r8, [r4, #16]
   8125e:	6167      	str	r7, [r4, #20]
   81260:	b178      	cbz	r0, 81282 <setvbuf+0x82>
   81262:	f013 0f03 	tst.w	r3, #3
   81266:	bf18      	it	ne
   81268:	2700      	movne	r7, #0
   8126a:	60a7      	str	r7, [r4, #8]
   8126c:	2000      	movs	r0, #0
   8126e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81272:	f043 0301 	orr.w	r3, r3, #1
   81276:	427a      	negs	r2, r7
   81278:	81a3      	strh	r3, [r4, #12]
   8127a:	61a2      	str	r2, [r4, #24]
   8127c:	e7e5      	b.n	8124a <setvbuf+0x4a>
   8127e:	f04f 30ff 	mov.w	r0, #4294967295
   81282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81286:	4628      	mov	r0, r5
   81288:	6921      	ldr	r1, [r4, #16]
   8128a:	f001 f983 	bl	82594 <_free_r>
   8128e:	89a3      	ldrh	r3, [r4, #12]
   81290:	2e02      	cmp	r6, #2
   81292:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81296:	b29b      	uxth	r3, r3
   81298:	81a3      	strh	r3, [r4, #12]
   8129a:	d1d1      	bne.n	81240 <setvbuf+0x40>
   8129c:	2000      	movs	r0, #0
   8129e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   812a2:	f043 0302 	orr.w	r3, r3, #2
   812a6:	2500      	movs	r5, #0
   812a8:	2101      	movs	r1, #1
   812aa:	81a3      	strh	r3, [r4, #12]
   812ac:	60a5      	str	r5, [r4, #8]
   812ae:	6022      	str	r2, [r4, #0]
   812b0:	6122      	str	r2, [r4, #16]
   812b2:	6161      	str	r1, [r4, #20]
   812b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   812b8:	4628      	mov	r0, r5
   812ba:	f001 f827 	bl	8230c <__sinit>
   812be:	e7ab      	b.n	81218 <setvbuf+0x18>
   812c0:	2f00      	cmp	r7, #0
   812c2:	bf08      	it	eq
   812c4:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   812c8:	4638      	mov	r0, r7
   812ca:	f001 fc59 	bl	82b80 <malloc>
   812ce:	4680      	mov	r8, r0
   812d0:	b128      	cbz	r0, 812de <setvbuf+0xde>
   812d2:	89a3      	ldrh	r3, [r4, #12]
   812d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   812d8:	b29b      	uxth	r3, r3
   812da:	81a3      	strh	r3, [r4, #12]
   812dc:	e7b3      	b.n	81246 <setvbuf+0x46>
   812de:	f44f 6080 	mov.w	r0, #1024	; 0x400
   812e2:	f001 fc4d 	bl	82b80 <malloc>
   812e6:	4680      	mov	r8, r0
   812e8:	b918      	cbnz	r0, 812f2 <setvbuf+0xf2>
   812ea:	89a3      	ldrh	r3, [r4, #12]
   812ec:	f04f 30ff 	mov.w	r0, #4294967295
   812f0:	e7d5      	b.n	8129e <setvbuf+0x9e>
   812f2:	f44f 6780 	mov.w	r7, #1024	; 0x400
   812f6:	e7ec      	b.n	812d2 <setvbuf+0xd2>
   812f8:	200705a8 	.word	0x200705a8
   812fc:	00082301 	.word	0x00082301

00081300 <strlen>:
   81300:	f020 0103 	bic.w	r1, r0, #3
   81304:	f010 0003 	ands.w	r0, r0, #3
   81308:	f1c0 0000 	rsb	r0, r0, #0
   8130c:	f851 3b04 	ldr.w	r3, [r1], #4
   81310:	f100 0c04 	add.w	ip, r0, #4
   81314:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81318:	f06f 0200 	mvn.w	r2, #0
   8131c:	bf1c      	itt	ne
   8131e:	fa22 f20c 	lsrne.w	r2, r2, ip
   81322:	4313      	orrne	r3, r2
   81324:	f04f 0c01 	mov.w	ip, #1
   81328:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8132c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   81330:	eba3 020c 	sub.w	r2, r3, ip
   81334:	ea22 0203 	bic.w	r2, r2, r3
   81338:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   8133c:	bf04      	itt	eq
   8133e:	f851 3b04 	ldreq.w	r3, [r1], #4
   81342:	3004      	addeq	r0, #4
   81344:	d0f4      	beq.n	81330 <strlen+0x30>
   81346:	f013 0fff 	tst.w	r3, #255	; 0xff
   8134a:	bf1f      	itttt	ne
   8134c:	3001      	addne	r0, #1
   8134e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   81352:	3001      	addne	r0, #1
   81354:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   81358:	bf18      	it	ne
   8135a:	3001      	addne	r0, #1
   8135c:	4770      	bx	lr
   8135e:	bf00      	nop

00081360 <__sprint_r.part.0>:
   81360:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81362:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81366:	049c      	lsls	r4, r3, #18
   81368:	460e      	mov	r6, r1
   8136a:	4680      	mov	r8, r0
   8136c:	4691      	mov	r9, r2
   8136e:	d52a      	bpl.n	813c6 <__sprint_r.part.0+0x66>
   81370:	6893      	ldr	r3, [r2, #8]
   81372:	6812      	ldr	r2, [r2, #0]
   81374:	f102 0a08 	add.w	sl, r2, #8
   81378:	b31b      	cbz	r3, 813c2 <__sprint_r.part.0+0x62>
   8137a:	e91a 00a0 	ldmdb	sl, {r5, r7}
   8137e:	08bf      	lsrs	r7, r7, #2
   81380:	d017      	beq.n	813b2 <__sprint_r.part.0+0x52>
   81382:	3d04      	subs	r5, #4
   81384:	2400      	movs	r4, #0
   81386:	e001      	b.n	8138c <__sprint_r.part.0+0x2c>
   81388:	42a7      	cmp	r7, r4
   8138a:	d010      	beq.n	813ae <__sprint_r.part.0+0x4e>
   8138c:	4640      	mov	r0, r8
   8138e:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81392:	4632      	mov	r2, r6
   81394:	f001 f850 	bl	82438 <_fputwc_r>
   81398:	1c43      	adds	r3, r0, #1
   8139a:	f104 0401 	add.w	r4, r4, #1
   8139e:	d1f3      	bne.n	81388 <__sprint_r.part.0+0x28>
   813a0:	2300      	movs	r3, #0
   813a2:	f8c9 3008 	str.w	r3, [r9, #8]
   813a6:	f8c9 3004 	str.w	r3, [r9, #4]
   813aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   813ae:	f8d9 3008 	ldr.w	r3, [r9, #8]
   813b2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   813b6:	f8c9 3008 	str.w	r3, [r9, #8]
   813ba:	f10a 0a08 	add.w	sl, sl, #8
   813be:	2b00      	cmp	r3, #0
   813c0:	d1db      	bne.n	8137a <__sprint_r.part.0+0x1a>
   813c2:	2000      	movs	r0, #0
   813c4:	e7ec      	b.n	813a0 <__sprint_r.part.0+0x40>
   813c6:	f001 f9b1 	bl	8272c <__sfvwrite_r>
   813ca:	2300      	movs	r3, #0
   813cc:	f8c9 3008 	str.w	r3, [r9, #8]
   813d0:	f8c9 3004 	str.w	r3, [r9, #4]
   813d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000813d8 <_vfiprintf_r>:
   813d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   813dc:	b0b1      	sub	sp, #196	; 0xc4
   813de:	461c      	mov	r4, r3
   813e0:	9102      	str	r1, [sp, #8]
   813e2:	4690      	mov	r8, r2
   813e4:	9308      	str	r3, [sp, #32]
   813e6:	9006      	str	r0, [sp, #24]
   813e8:	b118      	cbz	r0, 813f2 <_vfiprintf_r+0x1a>
   813ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
   813ec:	2b00      	cmp	r3, #0
   813ee:	f000 80e8 	beq.w	815c2 <_vfiprintf_r+0x1ea>
   813f2:	9d02      	ldr	r5, [sp, #8]
   813f4:	89ab      	ldrh	r3, [r5, #12]
   813f6:	b29a      	uxth	r2, r3
   813f8:	0490      	lsls	r0, r2, #18
   813fa:	d407      	bmi.n	8140c <_vfiprintf_r+0x34>
   813fc:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   813fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81402:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   81406:	81ab      	strh	r3, [r5, #12]
   81408:	b29a      	uxth	r2, r3
   8140a:	6669      	str	r1, [r5, #100]	; 0x64
   8140c:	0711      	lsls	r1, r2, #28
   8140e:	f140 80b7 	bpl.w	81580 <_vfiprintf_r+0x1a8>
   81412:	f8dd b008 	ldr.w	fp, [sp, #8]
   81416:	f8db 3010 	ldr.w	r3, [fp, #16]
   8141a:	2b00      	cmp	r3, #0
   8141c:	f000 80b0 	beq.w	81580 <_vfiprintf_r+0x1a8>
   81420:	f002 021a 	and.w	r2, r2, #26
   81424:	2a0a      	cmp	r2, #10
   81426:	f000 80b7 	beq.w	81598 <_vfiprintf_r+0x1c0>
   8142a:	2300      	movs	r3, #0
   8142c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   81430:	930a      	str	r3, [sp, #40]	; 0x28
   81432:	9315      	str	r3, [sp, #84]	; 0x54
   81434:	9314      	str	r3, [sp, #80]	; 0x50
   81436:	9309      	str	r3, [sp, #36]	; 0x24
   81438:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   8143c:	464e      	mov	r6, r9
   8143e:	f898 3000 	ldrb.w	r3, [r8]
   81442:	2b00      	cmp	r3, #0
   81444:	f000 84c8 	beq.w	81dd8 <_vfiprintf_r+0xa00>
   81448:	2b25      	cmp	r3, #37	; 0x25
   8144a:	f000 84c5 	beq.w	81dd8 <_vfiprintf_r+0xa00>
   8144e:	f108 0201 	add.w	r2, r8, #1
   81452:	e001      	b.n	81458 <_vfiprintf_r+0x80>
   81454:	2b25      	cmp	r3, #37	; 0x25
   81456:	d004      	beq.n	81462 <_vfiprintf_r+0x8a>
   81458:	7813      	ldrb	r3, [r2, #0]
   8145a:	4614      	mov	r4, r2
   8145c:	3201      	adds	r2, #1
   8145e:	2b00      	cmp	r3, #0
   81460:	d1f8      	bne.n	81454 <_vfiprintf_r+0x7c>
   81462:	ebc8 0504 	rsb	r5, r8, r4
   81466:	b195      	cbz	r5, 8148e <_vfiprintf_r+0xb6>
   81468:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8146a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8146c:	3301      	adds	r3, #1
   8146e:	442a      	add	r2, r5
   81470:	2b07      	cmp	r3, #7
   81472:	f8c6 8000 	str.w	r8, [r6]
   81476:	6075      	str	r5, [r6, #4]
   81478:	9215      	str	r2, [sp, #84]	; 0x54
   8147a:	9314      	str	r3, [sp, #80]	; 0x50
   8147c:	dd7b      	ble.n	81576 <_vfiprintf_r+0x19e>
   8147e:	2a00      	cmp	r2, #0
   81480:	f040 84d5 	bne.w	81e2e <_vfiprintf_r+0xa56>
   81484:	9809      	ldr	r0, [sp, #36]	; 0x24
   81486:	9214      	str	r2, [sp, #80]	; 0x50
   81488:	4428      	add	r0, r5
   8148a:	464e      	mov	r6, r9
   8148c:	9009      	str	r0, [sp, #36]	; 0x24
   8148e:	7823      	ldrb	r3, [r4, #0]
   81490:	2b00      	cmp	r3, #0
   81492:	f000 83ed 	beq.w	81c70 <_vfiprintf_r+0x898>
   81496:	2100      	movs	r1, #0
   81498:	f04f 0200 	mov.w	r2, #0
   8149c:	f04f 3cff 	mov.w	ip, #4294967295
   814a0:	7863      	ldrb	r3, [r4, #1]
   814a2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   814a6:	9104      	str	r1, [sp, #16]
   814a8:	468a      	mov	sl, r1
   814aa:	f104 0801 	add.w	r8, r4, #1
   814ae:	4608      	mov	r0, r1
   814b0:	4665      	mov	r5, ip
   814b2:	f108 0801 	add.w	r8, r8, #1
   814b6:	f1a3 0220 	sub.w	r2, r3, #32
   814ba:	2a58      	cmp	r2, #88	; 0x58
   814bc:	f200 82d9 	bhi.w	81a72 <_vfiprintf_r+0x69a>
   814c0:	e8df f012 	tbh	[pc, r2, lsl #1]
   814c4:	02d702cb 	.word	0x02d702cb
   814c8:	02d202d7 	.word	0x02d202d7
   814cc:	02d702d7 	.word	0x02d702d7
   814d0:	02d702d7 	.word	0x02d702d7
   814d4:	02d702d7 	.word	0x02d702d7
   814d8:	028f0282 	.word	0x028f0282
   814dc:	008402d7 	.word	0x008402d7
   814e0:	02d70293 	.word	0x02d70293
   814e4:	0196012b 	.word	0x0196012b
   814e8:	01960196 	.word	0x01960196
   814ec:	01960196 	.word	0x01960196
   814f0:	01960196 	.word	0x01960196
   814f4:	01960196 	.word	0x01960196
   814f8:	02d702d7 	.word	0x02d702d7
   814fc:	02d702d7 	.word	0x02d702d7
   81500:	02d702d7 	.word	0x02d702d7
   81504:	02d702d7 	.word	0x02d702d7
   81508:	02d702d7 	.word	0x02d702d7
   8150c:	02d70130 	.word	0x02d70130
   81510:	02d702d7 	.word	0x02d702d7
   81514:	02d702d7 	.word	0x02d702d7
   81518:	02d702d7 	.word	0x02d702d7
   8151c:	02d702d7 	.word	0x02d702d7
   81520:	017b02d7 	.word	0x017b02d7
   81524:	02d702d7 	.word	0x02d702d7
   81528:	02d702d7 	.word	0x02d702d7
   8152c:	01a402d7 	.word	0x01a402d7
   81530:	02d702d7 	.word	0x02d702d7
   81534:	02d701bf 	.word	0x02d701bf
   81538:	02d702d7 	.word	0x02d702d7
   8153c:	02d702d7 	.word	0x02d702d7
   81540:	02d702d7 	.word	0x02d702d7
   81544:	02d702d7 	.word	0x02d702d7
   81548:	01e402d7 	.word	0x01e402d7
   8154c:	02d701fa 	.word	0x02d701fa
   81550:	02d702d7 	.word	0x02d702d7
   81554:	01fa0216 	.word	0x01fa0216
   81558:	02d702d7 	.word	0x02d702d7
   8155c:	02d7021b 	.word	0x02d7021b
   81560:	00890228 	.word	0x00890228
   81564:	027d0266 	.word	0x027d0266
   81568:	023a02d7 	.word	0x023a02d7
   8156c:	011902d7 	.word	0x011902d7
   81570:	02d702d7 	.word	0x02d702d7
   81574:	02af      	.short	0x02af
   81576:	3608      	adds	r6, #8
   81578:	9809      	ldr	r0, [sp, #36]	; 0x24
   8157a:	4428      	add	r0, r5
   8157c:	9009      	str	r0, [sp, #36]	; 0x24
   8157e:	e786      	b.n	8148e <_vfiprintf_r+0xb6>
   81580:	9806      	ldr	r0, [sp, #24]
   81582:	9902      	ldr	r1, [sp, #8]
   81584:	f000 fd90 	bl	820a8 <__swsetup_r>
   81588:	b9b0      	cbnz	r0, 815b8 <_vfiprintf_r+0x1e0>
   8158a:	9d02      	ldr	r5, [sp, #8]
   8158c:	89aa      	ldrh	r2, [r5, #12]
   8158e:	f002 021a 	and.w	r2, r2, #26
   81592:	2a0a      	cmp	r2, #10
   81594:	f47f af49 	bne.w	8142a <_vfiprintf_r+0x52>
   81598:	f8dd b008 	ldr.w	fp, [sp, #8]
   8159c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   815a0:	2b00      	cmp	r3, #0
   815a2:	f6ff af42 	blt.w	8142a <_vfiprintf_r+0x52>
   815a6:	9806      	ldr	r0, [sp, #24]
   815a8:	4659      	mov	r1, fp
   815aa:	4642      	mov	r2, r8
   815ac:	4623      	mov	r3, r4
   815ae:	f000 fd3d 	bl	8202c <__sbprintf>
   815b2:	b031      	add	sp, #196	; 0xc4
   815b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815b8:	f04f 30ff 	mov.w	r0, #4294967295
   815bc:	b031      	add	sp, #196	; 0xc4
   815be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815c2:	f000 fea3 	bl	8230c <__sinit>
   815c6:	e714      	b.n	813f2 <_vfiprintf_r+0x1a>
   815c8:	4240      	negs	r0, r0
   815ca:	9308      	str	r3, [sp, #32]
   815cc:	f04a 0a04 	orr.w	sl, sl, #4
   815d0:	f898 3000 	ldrb.w	r3, [r8]
   815d4:	e76d      	b.n	814b2 <_vfiprintf_r+0xda>
   815d6:	f01a 0320 	ands.w	r3, sl, #32
   815da:	9004      	str	r0, [sp, #16]
   815dc:	46ac      	mov	ip, r5
   815de:	f000 80f4 	beq.w	817ca <_vfiprintf_r+0x3f2>
   815e2:	f8dd b020 	ldr.w	fp, [sp, #32]
   815e6:	f10b 0307 	add.w	r3, fp, #7
   815ea:	f023 0307 	bic.w	r3, r3, #7
   815ee:	f103 0408 	add.w	r4, r3, #8
   815f2:	9408      	str	r4, [sp, #32]
   815f4:	e9d3 4500 	ldrd	r4, r5, [r3]
   815f8:	2300      	movs	r3, #0
   815fa:	f04f 0000 	mov.w	r0, #0
   815fe:	2100      	movs	r1, #0
   81600:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   81604:	f8cd c014 	str.w	ip, [sp, #20]
   81608:	9107      	str	r1, [sp, #28]
   8160a:	f1bc 0f00 	cmp.w	ip, #0
   8160e:	bfa8      	it	ge
   81610:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81614:	ea54 0205 	orrs.w	r2, r4, r5
   81618:	f040 80ad 	bne.w	81776 <_vfiprintf_r+0x39e>
   8161c:	f1bc 0f00 	cmp.w	ip, #0
   81620:	f040 80a9 	bne.w	81776 <_vfiprintf_r+0x39e>
   81624:	2b00      	cmp	r3, #0
   81626:	f040 83c0 	bne.w	81daa <_vfiprintf_r+0x9d2>
   8162a:	f01a 0f01 	tst.w	sl, #1
   8162e:	f000 83bc 	beq.w	81daa <_vfiprintf_r+0x9d2>
   81632:	2330      	movs	r3, #48	; 0x30
   81634:	af30      	add	r7, sp, #192	; 0xc0
   81636:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8163a:	ebc7 0409 	rsb	r4, r7, r9
   8163e:	9405      	str	r4, [sp, #20]
   81640:	f8dd b014 	ldr.w	fp, [sp, #20]
   81644:	9c07      	ldr	r4, [sp, #28]
   81646:	45e3      	cmp	fp, ip
   81648:	bfb8      	it	lt
   8164a:	46e3      	movlt	fp, ip
   8164c:	f8cd b00c 	str.w	fp, [sp, #12]
   81650:	b11c      	cbz	r4, 8165a <_vfiprintf_r+0x282>
   81652:	f10b 0b01 	add.w	fp, fp, #1
   81656:	f8cd b00c 	str.w	fp, [sp, #12]
   8165a:	f01a 0502 	ands.w	r5, sl, #2
   8165e:	9507      	str	r5, [sp, #28]
   81660:	d005      	beq.n	8166e <_vfiprintf_r+0x296>
   81662:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81666:	f10b 0b02 	add.w	fp, fp, #2
   8166a:	f8cd b00c 	str.w	fp, [sp, #12]
   8166e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   81672:	930b      	str	r3, [sp, #44]	; 0x2c
   81674:	f040 821b 	bne.w	81aae <_vfiprintf_r+0x6d6>
   81678:	9d04      	ldr	r5, [sp, #16]
   8167a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8167e:	ebcb 0405 	rsb	r4, fp, r5
   81682:	2c00      	cmp	r4, #0
   81684:	f340 8213 	ble.w	81aae <_vfiprintf_r+0x6d6>
   81688:	2c10      	cmp	r4, #16
   8168a:	f340 8489 	ble.w	81fa0 <_vfiprintf_r+0xbc8>
   8168e:	4dbe      	ldr	r5, [pc, #760]	; (81988 <_vfiprintf_r+0x5b0>)
   81690:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81692:	462b      	mov	r3, r5
   81694:	9814      	ldr	r0, [sp, #80]	; 0x50
   81696:	4625      	mov	r5, r4
   81698:	f04f 0b10 	mov.w	fp, #16
   8169c:	4664      	mov	r4, ip
   8169e:	46b4      	mov	ip, r6
   816a0:	461e      	mov	r6, r3
   816a2:	e006      	b.n	816b2 <_vfiprintf_r+0x2da>
   816a4:	1c83      	adds	r3, r0, #2
   816a6:	f10c 0c08 	add.w	ip, ip, #8
   816aa:	4608      	mov	r0, r1
   816ac:	3d10      	subs	r5, #16
   816ae:	2d10      	cmp	r5, #16
   816b0:	dd11      	ble.n	816d6 <_vfiprintf_r+0x2fe>
   816b2:	1c41      	adds	r1, r0, #1
   816b4:	3210      	adds	r2, #16
   816b6:	2907      	cmp	r1, #7
   816b8:	9215      	str	r2, [sp, #84]	; 0x54
   816ba:	e88c 0840 	stmia.w	ip, {r6, fp}
   816be:	9114      	str	r1, [sp, #80]	; 0x50
   816c0:	ddf0      	ble.n	816a4 <_vfiprintf_r+0x2cc>
   816c2:	2a00      	cmp	r2, #0
   816c4:	f040 81e6 	bne.w	81a94 <_vfiprintf_r+0x6bc>
   816c8:	3d10      	subs	r5, #16
   816ca:	2d10      	cmp	r5, #16
   816cc:	f04f 0301 	mov.w	r3, #1
   816d0:	4610      	mov	r0, r2
   816d2:	46cc      	mov	ip, r9
   816d4:	dced      	bgt.n	816b2 <_vfiprintf_r+0x2da>
   816d6:	4631      	mov	r1, r6
   816d8:	4666      	mov	r6, ip
   816da:	46a4      	mov	ip, r4
   816dc:	462c      	mov	r4, r5
   816de:	460d      	mov	r5, r1
   816e0:	4422      	add	r2, r4
   816e2:	2b07      	cmp	r3, #7
   816e4:	9215      	str	r2, [sp, #84]	; 0x54
   816e6:	6035      	str	r5, [r6, #0]
   816e8:	6074      	str	r4, [r6, #4]
   816ea:	9314      	str	r3, [sp, #80]	; 0x50
   816ec:	f300 836d 	bgt.w	81dca <_vfiprintf_r+0x9f2>
   816f0:	3608      	adds	r6, #8
   816f2:	1c59      	adds	r1, r3, #1
   816f4:	e1de      	b.n	81ab4 <_vfiprintf_r+0x6dc>
   816f6:	f01a 0f20 	tst.w	sl, #32
   816fa:	9004      	str	r0, [sp, #16]
   816fc:	46ac      	mov	ip, r5
   816fe:	f000 808d 	beq.w	8181c <_vfiprintf_r+0x444>
   81702:	9d08      	ldr	r5, [sp, #32]
   81704:	1deb      	adds	r3, r5, #7
   81706:	f023 0307 	bic.w	r3, r3, #7
   8170a:	f103 0b08 	add.w	fp, r3, #8
   8170e:	e9d3 4500 	ldrd	r4, r5, [r3]
   81712:	f8cd b020 	str.w	fp, [sp, #32]
   81716:	2301      	movs	r3, #1
   81718:	e76f      	b.n	815fa <_vfiprintf_r+0x222>
   8171a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8171e:	f898 3000 	ldrb.w	r3, [r8]
   81722:	e6c6      	b.n	814b2 <_vfiprintf_r+0xda>
   81724:	f04a 0a10 	orr.w	sl, sl, #16
   81728:	f01a 0f20 	tst.w	sl, #32
   8172c:	9004      	str	r0, [sp, #16]
   8172e:	46ac      	mov	ip, r5
   81730:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81734:	f000 80c8 	beq.w	818c8 <_vfiprintf_r+0x4f0>
   81738:	9c08      	ldr	r4, [sp, #32]
   8173a:	1de1      	adds	r1, r4, #7
   8173c:	f021 0107 	bic.w	r1, r1, #7
   81740:	e9d1 2300 	ldrd	r2, r3, [r1]
   81744:	3108      	adds	r1, #8
   81746:	9108      	str	r1, [sp, #32]
   81748:	4614      	mov	r4, r2
   8174a:	461d      	mov	r5, r3
   8174c:	2a00      	cmp	r2, #0
   8174e:	f173 0b00 	sbcs.w	fp, r3, #0
   81752:	f2c0 83ce 	blt.w	81ef2 <_vfiprintf_r+0xb1a>
   81756:	f1bc 0f00 	cmp.w	ip, #0
   8175a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8175e:	bfa8      	it	ge
   81760:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81764:	ea54 0205 	orrs.w	r2, r4, r5
   81768:	9007      	str	r0, [sp, #28]
   8176a:	f8cd c014 	str.w	ip, [sp, #20]
   8176e:	f04f 0301 	mov.w	r3, #1
   81772:	f43f af53 	beq.w	8161c <_vfiprintf_r+0x244>
   81776:	2b01      	cmp	r3, #1
   81778:	f000 8319 	beq.w	81dae <_vfiprintf_r+0x9d6>
   8177c:	2b02      	cmp	r3, #2
   8177e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   81782:	f040 824c 	bne.w	81c1e <_vfiprintf_r+0x846>
   81786:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8178a:	4619      	mov	r1, r3
   8178c:	f004 000f 	and.w	r0, r4, #15
   81790:	0922      	lsrs	r2, r4, #4
   81792:	f81b 0000 	ldrb.w	r0, [fp, r0]
   81796:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   8179a:	092b      	lsrs	r3, r5, #4
   8179c:	7008      	strb	r0, [r1, #0]
   8179e:	ea52 0003 	orrs.w	r0, r2, r3
   817a2:	460f      	mov	r7, r1
   817a4:	4614      	mov	r4, r2
   817a6:	461d      	mov	r5, r3
   817a8:	f101 31ff 	add.w	r1, r1, #4294967295
   817ac:	d1ee      	bne.n	8178c <_vfiprintf_r+0x3b4>
   817ae:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   817b2:	ebc7 0309 	rsb	r3, r7, r9
   817b6:	9305      	str	r3, [sp, #20]
   817b8:	e742      	b.n	81640 <_vfiprintf_r+0x268>
   817ba:	f04a 0a10 	orr.w	sl, sl, #16
   817be:	f01a 0320 	ands.w	r3, sl, #32
   817c2:	9004      	str	r0, [sp, #16]
   817c4:	46ac      	mov	ip, r5
   817c6:	f47f af0c 	bne.w	815e2 <_vfiprintf_r+0x20a>
   817ca:	f01a 0210 	ands.w	r2, sl, #16
   817ce:	f040 8311 	bne.w	81df4 <_vfiprintf_r+0xa1c>
   817d2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   817d6:	f000 830d 	beq.w	81df4 <_vfiprintf_r+0xa1c>
   817da:	f8dd b020 	ldr.w	fp, [sp, #32]
   817de:	4613      	mov	r3, r2
   817e0:	f8bb 4000 	ldrh.w	r4, [fp]
   817e4:	f10b 0b04 	add.w	fp, fp, #4
   817e8:	2500      	movs	r5, #0
   817ea:	f8cd b020 	str.w	fp, [sp, #32]
   817ee:	e704      	b.n	815fa <_vfiprintf_r+0x222>
   817f0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   817f4:	2000      	movs	r0, #0
   817f6:	f818 3b01 	ldrb.w	r3, [r8], #1
   817fa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   817fe:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   81802:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81806:	2a09      	cmp	r2, #9
   81808:	d9f5      	bls.n	817f6 <_vfiprintf_r+0x41e>
   8180a:	e654      	b.n	814b6 <_vfiprintf_r+0xde>
   8180c:	f04a 0a10 	orr.w	sl, sl, #16
   81810:	f01a 0f20 	tst.w	sl, #32
   81814:	9004      	str	r0, [sp, #16]
   81816:	46ac      	mov	ip, r5
   81818:	f47f af73 	bne.w	81702 <_vfiprintf_r+0x32a>
   8181c:	f01a 0f10 	tst.w	sl, #16
   81820:	f040 82ef 	bne.w	81e02 <_vfiprintf_r+0xa2a>
   81824:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81828:	f000 82eb 	beq.w	81e02 <_vfiprintf_r+0xa2a>
   8182c:	f8dd b020 	ldr.w	fp, [sp, #32]
   81830:	2500      	movs	r5, #0
   81832:	f8bb 4000 	ldrh.w	r4, [fp]
   81836:	f10b 0b04 	add.w	fp, fp, #4
   8183a:	2301      	movs	r3, #1
   8183c:	f8cd b020 	str.w	fp, [sp, #32]
   81840:	e6db      	b.n	815fa <_vfiprintf_r+0x222>
   81842:	46ac      	mov	ip, r5
   81844:	4d51      	ldr	r5, [pc, #324]	; (8198c <_vfiprintf_r+0x5b4>)
   81846:	f01a 0f20 	tst.w	sl, #32
   8184a:	9004      	str	r0, [sp, #16]
   8184c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81850:	950a      	str	r5, [sp, #40]	; 0x28
   81852:	f000 80f0 	beq.w	81a36 <_vfiprintf_r+0x65e>
   81856:	9d08      	ldr	r5, [sp, #32]
   81858:	1dea      	adds	r2, r5, #7
   8185a:	f022 0207 	bic.w	r2, r2, #7
   8185e:	f102 0b08 	add.w	fp, r2, #8
   81862:	f8cd b020 	str.w	fp, [sp, #32]
   81866:	e9d2 4500 	ldrd	r4, r5, [r2]
   8186a:	f01a 0f01 	tst.w	sl, #1
   8186e:	f000 82aa 	beq.w	81dc6 <_vfiprintf_r+0x9ee>
   81872:	ea54 0b05 	orrs.w	fp, r4, r5
   81876:	f000 82a6 	beq.w	81dc6 <_vfiprintf_r+0x9ee>
   8187a:	2230      	movs	r2, #48	; 0x30
   8187c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   81880:	f04a 0a02 	orr.w	sl, sl, #2
   81884:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81888:	2302      	movs	r3, #2
   8188a:	e6b6      	b.n	815fa <_vfiprintf_r+0x222>
   8188c:	9b08      	ldr	r3, [sp, #32]
   8188e:	f8dd b020 	ldr.w	fp, [sp, #32]
   81892:	681b      	ldr	r3, [r3, #0]
   81894:	2401      	movs	r4, #1
   81896:	f04f 0500 	mov.w	r5, #0
   8189a:	f10b 0b04 	add.w	fp, fp, #4
   8189e:	9004      	str	r0, [sp, #16]
   818a0:	9403      	str	r4, [sp, #12]
   818a2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   818a6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   818aa:	f8cd b020 	str.w	fp, [sp, #32]
   818ae:	9405      	str	r4, [sp, #20]
   818b0:	af16      	add	r7, sp, #88	; 0x58
   818b2:	f04f 0c00 	mov.w	ip, #0
   818b6:	e6d0      	b.n	8165a <_vfiprintf_r+0x282>
   818b8:	f01a 0f20 	tst.w	sl, #32
   818bc:	9004      	str	r0, [sp, #16]
   818be:	46ac      	mov	ip, r5
   818c0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   818c4:	f47f af38 	bne.w	81738 <_vfiprintf_r+0x360>
   818c8:	f01a 0f10 	tst.w	sl, #16
   818cc:	f040 82a7 	bne.w	81e1e <_vfiprintf_r+0xa46>
   818d0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   818d4:	f000 82a3 	beq.w	81e1e <_vfiprintf_r+0xa46>
   818d8:	f8dd b020 	ldr.w	fp, [sp, #32]
   818dc:	f9bb 4000 	ldrsh.w	r4, [fp]
   818e0:	f10b 0b04 	add.w	fp, fp, #4
   818e4:	17e5      	asrs	r5, r4, #31
   818e6:	4622      	mov	r2, r4
   818e8:	462b      	mov	r3, r5
   818ea:	f8cd b020 	str.w	fp, [sp, #32]
   818ee:	e72d      	b.n	8174c <_vfiprintf_r+0x374>
   818f0:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   818f4:	f898 3000 	ldrb.w	r3, [r8]
   818f8:	e5db      	b.n	814b2 <_vfiprintf_r+0xda>
   818fa:	f898 3000 	ldrb.w	r3, [r8]
   818fe:	4642      	mov	r2, r8
   81900:	2b6c      	cmp	r3, #108	; 0x6c
   81902:	bf03      	ittte	eq
   81904:	f108 0801 	addeq.w	r8, r8, #1
   81908:	f04a 0a20 	orreq.w	sl, sl, #32
   8190c:	7853      	ldrbeq	r3, [r2, #1]
   8190e:	f04a 0a10 	orrne.w	sl, sl, #16
   81912:	e5ce      	b.n	814b2 <_vfiprintf_r+0xda>
   81914:	f01a 0f20 	tst.w	sl, #32
   81918:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8191c:	f000 82f7 	beq.w	81f0e <_vfiprintf_r+0xb36>
   81920:	9c08      	ldr	r4, [sp, #32]
   81922:	6821      	ldr	r1, [r4, #0]
   81924:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81926:	17e5      	asrs	r5, r4, #31
   81928:	462b      	mov	r3, r5
   8192a:	9d08      	ldr	r5, [sp, #32]
   8192c:	4622      	mov	r2, r4
   8192e:	3504      	adds	r5, #4
   81930:	9508      	str	r5, [sp, #32]
   81932:	e9c1 2300 	strd	r2, r3, [r1]
   81936:	e582      	b.n	8143e <_vfiprintf_r+0x66>
   81938:	9c08      	ldr	r4, [sp, #32]
   8193a:	46ac      	mov	ip, r5
   8193c:	6827      	ldr	r7, [r4, #0]
   8193e:	f04f 0500 	mov.w	r5, #0
   81942:	9004      	str	r0, [sp, #16]
   81944:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81948:	3404      	adds	r4, #4
   8194a:	2f00      	cmp	r7, #0
   8194c:	f000 8332 	beq.w	81fb4 <_vfiprintf_r+0xbdc>
   81950:	f1bc 0f00 	cmp.w	ip, #0
   81954:	4638      	mov	r0, r7
   81956:	f2c0 8307 	blt.w	81f68 <_vfiprintf_r+0xb90>
   8195a:	4662      	mov	r2, ip
   8195c:	2100      	movs	r1, #0
   8195e:	f8cd c004 	str.w	ip, [sp, #4]
   81962:	f001 fbb1 	bl	830c8 <memchr>
   81966:	f8dd c004 	ldr.w	ip, [sp, #4]
   8196a:	2800      	cmp	r0, #0
   8196c:	f000 833a 	beq.w	81fe4 <_vfiprintf_r+0xc0c>
   81970:	1bc0      	subs	r0, r0, r7
   81972:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81976:	4560      	cmp	r0, ip
   81978:	bfa8      	it	ge
   8197a:	4660      	movge	r0, ip
   8197c:	9005      	str	r0, [sp, #20]
   8197e:	9408      	str	r4, [sp, #32]
   81980:	9507      	str	r5, [sp, #28]
   81982:	f04f 0c00 	mov.w	ip, #0
   81986:	e65b      	b.n	81640 <_vfiprintf_r+0x268>
   81988:	000840e0 	.word	0x000840e0
   8198c:	000840a0 	.word	0x000840a0
   81990:	9b08      	ldr	r3, [sp, #32]
   81992:	f8dd b020 	ldr.w	fp, [sp, #32]
   81996:	9004      	str	r0, [sp, #16]
   81998:	48b2      	ldr	r0, [pc, #712]	; (81c64 <_vfiprintf_r+0x88c>)
   8199a:	681c      	ldr	r4, [r3, #0]
   8199c:	2230      	movs	r2, #48	; 0x30
   8199e:	2378      	movs	r3, #120	; 0x78
   819a0:	f10b 0b04 	add.w	fp, fp, #4
   819a4:	46ac      	mov	ip, r5
   819a6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   819aa:	f04a 0a02 	orr.w	sl, sl, #2
   819ae:	f8cd b020 	str.w	fp, [sp, #32]
   819b2:	2500      	movs	r5, #0
   819b4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   819b8:	900a      	str	r0, [sp, #40]	; 0x28
   819ba:	2302      	movs	r3, #2
   819bc:	e61d      	b.n	815fa <_vfiprintf_r+0x222>
   819be:	f04a 0a20 	orr.w	sl, sl, #32
   819c2:	f898 3000 	ldrb.w	r3, [r8]
   819c6:	e574      	b.n	814b2 <_vfiprintf_r+0xda>
   819c8:	f8dd b020 	ldr.w	fp, [sp, #32]
   819cc:	f8db 0000 	ldr.w	r0, [fp]
   819d0:	f10b 0304 	add.w	r3, fp, #4
   819d4:	2800      	cmp	r0, #0
   819d6:	f6ff adf7 	blt.w	815c8 <_vfiprintf_r+0x1f0>
   819da:	9308      	str	r3, [sp, #32]
   819dc:	f898 3000 	ldrb.w	r3, [r8]
   819e0:	e567      	b.n	814b2 <_vfiprintf_r+0xda>
   819e2:	f898 3000 	ldrb.w	r3, [r8]
   819e6:	212b      	movs	r1, #43	; 0x2b
   819e8:	e563      	b.n	814b2 <_vfiprintf_r+0xda>
   819ea:	f898 3000 	ldrb.w	r3, [r8]
   819ee:	f108 0401 	add.w	r4, r8, #1
   819f2:	2b2a      	cmp	r3, #42	; 0x2a
   819f4:	f000 8305 	beq.w	82002 <_vfiprintf_r+0xc2a>
   819f8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   819fc:	2a09      	cmp	r2, #9
   819fe:	bf98      	it	ls
   81a00:	2500      	movls	r5, #0
   81a02:	f200 82fa 	bhi.w	81ffa <_vfiprintf_r+0xc22>
   81a06:	f814 3b01 	ldrb.w	r3, [r4], #1
   81a0a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   81a0e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   81a12:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81a16:	2a09      	cmp	r2, #9
   81a18:	d9f5      	bls.n	81a06 <_vfiprintf_r+0x62e>
   81a1a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   81a1e:	46a0      	mov	r8, r4
   81a20:	e549      	b.n	814b6 <_vfiprintf_r+0xde>
   81a22:	4c90      	ldr	r4, [pc, #576]	; (81c64 <_vfiprintf_r+0x88c>)
   81a24:	f01a 0f20 	tst.w	sl, #32
   81a28:	9004      	str	r0, [sp, #16]
   81a2a:	46ac      	mov	ip, r5
   81a2c:	940a      	str	r4, [sp, #40]	; 0x28
   81a2e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81a32:	f47f af10 	bne.w	81856 <_vfiprintf_r+0x47e>
   81a36:	f01a 0f10 	tst.w	sl, #16
   81a3a:	f040 81ea 	bne.w	81e12 <_vfiprintf_r+0xa3a>
   81a3e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81a42:	f000 81e6 	beq.w	81e12 <_vfiprintf_r+0xa3a>
   81a46:	f8dd b020 	ldr.w	fp, [sp, #32]
   81a4a:	2500      	movs	r5, #0
   81a4c:	f8bb 4000 	ldrh.w	r4, [fp]
   81a50:	f10b 0b04 	add.w	fp, fp, #4
   81a54:	f8cd b020 	str.w	fp, [sp, #32]
   81a58:	e707      	b.n	8186a <_vfiprintf_r+0x492>
   81a5a:	f898 3000 	ldrb.w	r3, [r8]
   81a5e:	2900      	cmp	r1, #0
   81a60:	f47f ad27 	bne.w	814b2 <_vfiprintf_r+0xda>
   81a64:	2120      	movs	r1, #32
   81a66:	e524      	b.n	814b2 <_vfiprintf_r+0xda>
   81a68:	f04a 0a01 	orr.w	sl, sl, #1
   81a6c:	f898 3000 	ldrb.w	r3, [r8]
   81a70:	e51f      	b.n	814b2 <_vfiprintf_r+0xda>
   81a72:	9004      	str	r0, [sp, #16]
   81a74:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81a78:	2b00      	cmp	r3, #0
   81a7a:	f000 80f9 	beq.w	81c70 <_vfiprintf_r+0x898>
   81a7e:	2501      	movs	r5, #1
   81a80:	f04f 0b00 	mov.w	fp, #0
   81a84:	9503      	str	r5, [sp, #12]
   81a86:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   81a8a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   81a8e:	9505      	str	r5, [sp, #20]
   81a90:	af16      	add	r7, sp, #88	; 0x58
   81a92:	e70e      	b.n	818b2 <_vfiprintf_r+0x4da>
   81a94:	9806      	ldr	r0, [sp, #24]
   81a96:	9902      	ldr	r1, [sp, #8]
   81a98:	aa13      	add	r2, sp, #76	; 0x4c
   81a9a:	f7ff fc61 	bl	81360 <__sprint_r.part.0>
   81a9e:	2800      	cmp	r0, #0
   81aa0:	f040 80ed 	bne.w	81c7e <_vfiprintf_r+0x8a6>
   81aa4:	9814      	ldr	r0, [sp, #80]	; 0x50
   81aa6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81aa8:	1c43      	adds	r3, r0, #1
   81aaa:	46cc      	mov	ip, r9
   81aac:	e5fe      	b.n	816ac <_vfiprintf_r+0x2d4>
   81aae:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81ab0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ab2:	1c59      	adds	r1, r3, #1
   81ab4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   81ab8:	b168      	cbz	r0, 81ad6 <_vfiprintf_r+0x6fe>
   81aba:	3201      	adds	r2, #1
   81abc:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   81ac0:	2301      	movs	r3, #1
   81ac2:	2907      	cmp	r1, #7
   81ac4:	9215      	str	r2, [sp, #84]	; 0x54
   81ac6:	9114      	str	r1, [sp, #80]	; 0x50
   81ac8:	e886 0009 	stmia.w	r6, {r0, r3}
   81acc:	f300 8160 	bgt.w	81d90 <_vfiprintf_r+0x9b8>
   81ad0:	460b      	mov	r3, r1
   81ad2:	3608      	adds	r6, #8
   81ad4:	3101      	adds	r1, #1
   81ad6:	9c07      	ldr	r4, [sp, #28]
   81ad8:	b164      	cbz	r4, 81af4 <_vfiprintf_r+0x71c>
   81ada:	3202      	adds	r2, #2
   81adc:	a812      	add	r0, sp, #72	; 0x48
   81ade:	2302      	movs	r3, #2
   81ae0:	2907      	cmp	r1, #7
   81ae2:	9215      	str	r2, [sp, #84]	; 0x54
   81ae4:	9114      	str	r1, [sp, #80]	; 0x50
   81ae6:	e886 0009 	stmia.w	r6, {r0, r3}
   81aea:	f300 8157 	bgt.w	81d9c <_vfiprintf_r+0x9c4>
   81aee:	460b      	mov	r3, r1
   81af0:	3608      	adds	r6, #8
   81af2:	3101      	adds	r1, #1
   81af4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   81af6:	2d80      	cmp	r5, #128	; 0x80
   81af8:	f000 8101 	beq.w	81cfe <_vfiprintf_r+0x926>
   81afc:	9d05      	ldr	r5, [sp, #20]
   81afe:	ebc5 040c 	rsb	r4, r5, ip
   81b02:	2c00      	cmp	r4, #0
   81b04:	dd2f      	ble.n	81b66 <_vfiprintf_r+0x78e>
   81b06:	2c10      	cmp	r4, #16
   81b08:	4d57      	ldr	r5, [pc, #348]	; (81c68 <_vfiprintf_r+0x890>)
   81b0a:	dd22      	ble.n	81b52 <_vfiprintf_r+0x77a>
   81b0c:	4630      	mov	r0, r6
   81b0e:	f04f 0b10 	mov.w	fp, #16
   81b12:	462e      	mov	r6, r5
   81b14:	4625      	mov	r5, r4
   81b16:	9c06      	ldr	r4, [sp, #24]
   81b18:	e006      	b.n	81b28 <_vfiprintf_r+0x750>
   81b1a:	f103 0c02 	add.w	ip, r3, #2
   81b1e:	3008      	adds	r0, #8
   81b20:	460b      	mov	r3, r1
   81b22:	3d10      	subs	r5, #16
   81b24:	2d10      	cmp	r5, #16
   81b26:	dd10      	ble.n	81b4a <_vfiprintf_r+0x772>
   81b28:	1c59      	adds	r1, r3, #1
   81b2a:	3210      	adds	r2, #16
   81b2c:	2907      	cmp	r1, #7
   81b2e:	9215      	str	r2, [sp, #84]	; 0x54
   81b30:	e880 0840 	stmia.w	r0, {r6, fp}
   81b34:	9114      	str	r1, [sp, #80]	; 0x50
   81b36:	ddf0      	ble.n	81b1a <_vfiprintf_r+0x742>
   81b38:	2a00      	cmp	r2, #0
   81b3a:	d163      	bne.n	81c04 <_vfiprintf_r+0x82c>
   81b3c:	3d10      	subs	r5, #16
   81b3e:	2d10      	cmp	r5, #16
   81b40:	f04f 0c01 	mov.w	ip, #1
   81b44:	4613      	mov	r3, r2
   81b46:	4648      	mov	r0, r9
   81b48:	dcee      	bgt.n	81b28 <_vfiprintf_r+0x750>
   81b4a:	462c      	mov	r4, r5
   81b4c:	4661      	mov	r1, ip
   81b4e:	4635      	mov	r5, r6
   81b50:	4606      	mov	r6, r0
   81b52:	4422      	add	r2, r4
   81b54:	2907      	cmp	r1, #7
   81b56:	9215      	str	r2, [sp, #84]	; 0x54
   81b58:	6035      	str	r5, [r6, #0]
   81b5a:	6074      	str	r4, [r6, #4]
   81b5c:	9114      	str	r1, [sp, #80]	; 0x50
   81b5e:	f300 80c1 	bgt.w	81ce4 <_vfiprintf_r+0x90c>
   81b62:	3608      	adds	r6, #8
   81b64:	3101      	adds	r1, #1
   81b66:	9d05      	ldr	r5, [sp, #20]
   81b68:	2907      	cmp	r1, #7
   81b6a:	442a      	add	r2, r5
   81b6c:	9215      	str	r2, [sp, #84]	; 0x54
   81b6e:	6037      	str	r7, [r6, #0]
   81b70:	6075      	str	r5, [r6, #4]
   81b72:	9114      	str	r1, [sp, #80]	; 0x50
   81b74:	f340 80c1 	ble.w	81cfa <_vfiprintf_r+0x922>
   81b78:	2a00      	cmp	r2, #0
   81b7a:	f040 8130 	bne.w	81dde <_vfiprintf_r+0xa06>
   81b7e:	9214      	str	r2, [sp, #80]	; 0x50
   81b80:	464e      	mov	r6, r9
   81b82:	f01a 0f04 	tst.w	sl, #4
   81b86:	f000 808b 	beq.w	81ca0 <_vfiprintf_r+0x8c8>
   81b8a:	9d04      	ldr	r5, [sp, #16]
   81b8c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81b90:	ebcb 0405 	rsb	r4, fp, r5
   81b94:	2c00      	cmp	r4, #0
   81b96:	f340 8083 	ble.w	81ca0 <_vfiprintf_r+0x8c8>
   81b9a:	2c10      	cmp	r4, #16
   81b9c:	f340 821e 	ble.w	81fdc <_vfiprintf_r+0xc04>
   81ba0:	9914      	ldr	r1, [sp, #80]	; 0x50
   81ba2:	4d32      	ldr	r5, [pc, #200]	; (81c6c <_vfiprintf_r+0x894>)
   81ba4:	2710      	movs	r7, #16
   81ba6:	f8dd a018 	ldr.w	sl, [sp, #24]
   81baa:	f8dd b008 	ldr.w	fp, [sp, #8]
   81bae:	e005      	b.n	81bbc <_vfiprintf_r+0x7e4>
   81bb0:	1c88      	adds	r0, r1, #2
   81bb2:	3608      	adds	r6, #8
   81bb4:	4619      	mov	r1, r3
   81bb6:	3c10      	subs	r4, #16
   81bb8:	2c10      	cmp	r4, #16
   81bba:	dd10      	ble.n	81bde <_vfiprintf_r+0x806>
   81bbc:	1c4b      	adds	r3, r1, #1
   81bbe:	3210      	adds	r2, #16
   81bc0:	2b07      	cmp	r3, #7
   81bc2:	9215      	str	r2, [sp, #84]	; 0x54
   81bc4:	e886 00a0 	stmia.w	r6, {r5, r7}
   81bc8:	9314      	str	r3, [sp, #80]	; 0x50
   81bca:	ddf1      	ble.n	81bb0 <_vfiprintf_r+0x7d8>
   81bcc:	2a00      	cmp	r2, #0
   81bce:	d17d      	bne.n	81ccc <_vfiprintf_r+0x8f4>
   81bd0:	3c10      	subs	r4, #16
   81bd2:	2c10      	cmp	r4, #16
   81bd4:	f04f 0001 	mov.w	r0, #1
   81bd8:	4611      	mov	r1, r2
   81bda:	464e      	mov	r6, r9
   81bdc:	dcee      	bgt.n	81bbc <_vfiprintf_r+0x7e4>
   81bde:	4422      	add	r2, r4
   81be0:	2807      	cmp	r0, #7
   81be2:	9215      	str	r2, [sp, #84]	; 0x54
   81be4:	6035      	str	r5, [r6, #0]
   81be6:	6074      	str	r4, [r6, #4]
   81be8:	9014      	str	r0, [sp, #80]	; 0x50
   81bea:	dd59      	ble.n	81ca0 <_vfiprintf_r+0x8c8>
   81bec:	2a00      	cmp	r2, #0
   81bee:	d14f      	bne.n	81c90 <_vfiprintf_r+0x8b8>
   81bf0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81bf2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81bf6:	9d04      	ldr	r5, [sp, #16]
   81bf8:	45ab      	cmp	fp, r5
   81bfa:	bfac      	ite	ge
   81bfc:	445c      	addge	r4, fp
   81bfe:	1964      	addlt	r4, r4, r5
   81c00:	9409      	str	r4, [sp, #36]	; 0x24
   81c02:	e05e      	b.n	81cc2 <_vfiprintf_r+0x8ea>
   81c04:	4620      	mov	r0, r4
   81c06:	9902      	ldr	r1, [sp, #8]
   81c08:	aa13      	add	r2, sp, #76	; 0x4c
   81c0a:	f7ff fba9 	bl	81360 <__sprint_r.part.0>
   81c0e:	2800      	cmp	r0, #0
   81c10:	d135      	bne.n	81c7e <_vfiprintf_r+0x8a6>
   81c12:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81c14:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81c16:	f103 0c01 	add.w	ip, r3, #1
   81c1a:	4648      	mov	r0, r9
   81c1c:	e781      	b.n	81b22 <_vfiprintf_r+0x74a>
   81c1e:	08e0      	lsrs	r0, r4, #3
   81c20:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   81c24:	f004 0207 	and.w	r2, r4, #7
   81c28:	08e9      	lsrs	r1, r5, #3
   81c2a:	3230      	adds	r2, #48	; 0x30
   81c2c:	ea50 0b01 	orrs.w	fp, r0, r1
   81c30:	461f      	mov	r7, r3
   81c32:	701a      	strb	r2, [r3, #0]
   81c34:	4604      	mov	r4, r0
   81c36:	460d      	mov	r5, r1
   81c38:	f103 33ff 	add.w	r3, r3, #4294967295
   81c3c:	d1ef      	bne.n	81c1e <_vfiprintf_r+0x846>
   81c3e:	f01a 0f01 	tst.w	sl, #1
   81c42:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   81c46:	4639      	mov	r1, r7
   81c48:	f000 80b9 	beq.w	81dbe <_vfiprintf_r+0x9e6>
   81c4c:	2a30      	cmp	r2, #48	; 0x30
   81c4e:	f43f acf4 	beq.w	8163a <_vfiprintf_r+0x262>
   81c52:	461f      	mov	r7, r3
   81c54:	ebc7 0509 	rsb	r5, r7, r9
   81c58:	2330      	movs	r3, #48	; 0x30
   81c5a:	9505      	str	r5, [sp, #20]
   81c5c:	f801 3c01 	strb.w	r3, [r1, #-1]
   81c60:	e4ee      	b.n	81640 <_vfiprintf_r+0x268>
   81c62:	bf00      	nop
   81c64:	000840b4 	.word	0x000840b4
   81c68:	000840d0 	.word	0x000840d0
   81c6c:	000840e0 	.word	0x000840e0
   81c70:	9b15      	ldr	r3, [sp, #84]	; 0x54
   81c72:	b123      	cbz	r3, 81c7e <_vfiprintf_r+0x8a6>
   81c74:	9806      	ldr	r0, [sp, #24]
   81c76:	9902      	ldr	r1, [sp, #8]
   81c78:	aa13      	add	r2, sp, #76	; 0x4c
   81c7a:	f7ff fb71 	bl	81360 <__sprint_r.part.0>
   81c7e:	9c02      	ldr	r4, [sp, #8]
   81c80:	89a3      	ldrh	r3, [r4, #12]
   81c82:	065b      	lsls	r3, r3, #25
   81c84:	f53f ac98 	bmi.w	815b8 <_vfiprintf_r+0x1e0>
   81c88:	9809      	ldr	r0, [sp, #36]	; 0x24
   81c8a:	b031      	add	sp, #196	; 0xc4
   81c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c90:	9806      	ldr	r0, [sp, #24]
   81c92:	9902      	ldr	r1, [sp, #8]
   81c94:	aa13      	add	r2, sp, #76	; 0x4c
   81c96:	f7ff fb63 	bl	81360 <__sprint_r.part.0>
   81c9a:	2800      	cmp	r0, #0
   81c9c:	d1ef      	bne.n	81c7e <_vfiprintf_r+0x8a6>
   81c9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ca0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81ca2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81ca6:	9d04      	ldr	r5, [sp, #16]
   81ca8:	45ab      	cmp	fp, r5
   81caa:	bfac      	ite	ge
   81cac:	445c      	addge	r4, fp
   81cae:	1964      	addlt	r4, r4, r5
   81cb0:	9409      	str	r4, [sp, #36]	; 0x24
   81cb2:	b132      	cbz	r2, 81cc2 <_vfiprintf_r+0x8ea>
   81cb4:	9806      	ldr	r0, [sp, #24]
   81cb6:	9902      	ldr	r1, [sp, #8]
   81cb8:	aa13      	add	r2, sp, #76	; 0x4c
   81cba:	f7ff fb51 	bl	81360 <__sprint_r.part.0>
   81cbe:	2800      	cmp	r0, #0
   81cc0:	d1dd      	bne.n	81c7e <_vfiprintf_r+0x8a6>
   81cc2:	2000      	movs	r0, #0
   81cc4:	9014      	str	r0, [sp, #80]	; 0x50
   81cc6:	464e      	mov	r6, r9
   81cc8:	f7ff bbb9 	b.w	8143e <_vfiprintf_r+0x66>
   81ccc:	4650      	mov	r0, sl
   81cce:	4659      	mov	r1, fp
   81cd0:	aa13      	add	r2, sp, #76	; 0x4c
   81cd2:	f7ff fb45 	bl	81360 <__sprint_r.part.0>
   81cd6:	2800      	cmp	r0, #0
   81cd8:	d1d1      	bne.n	81c7e <_vfiprintf_r+0x8a6>
   81cda:	9914      	ldr	r1, [sp, #80]	; 0x50
   81cdc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81cde:	1c48      	adds	r0, r1, #1
   81ce0:	464e      	mov	r6, r9
   81ce2:	e768      	b.n	81bb6 <_vfiprintf_r+0x7de>
   81ce4:	2a00      	cmp	r2, #0
   81ce6:	f040 80f7 	bne.w	81ed8 <_vfiprintf_r+0xb00>
   81cea:	9c05      	ldr	r4, [sp, #20]
   81cec:	2301      	movs	r3, #1
   81cee:	9720      	str	r7, [sp, #128]	; 0x80
   81cf0:	9421      	str	r4, [sp, #132]	; 0x84
   81cf2:	9415      	str	r4, [sp, #84]	; 0x54
   81cf4:	4622      	mov	r2, r4
   81cf6:	9314      	str	r3, [sp, #80]	; 0x50
   81cf8:	464e      	mov	r6, r9
   81cfa:	3608      	adds	r6, #8
   81cfc:	e741      	b.n	81b82 <_vfiprintf_r+0x7aa>
   81cfe:	9d04      	ldr	r5, [sp, #16]
   81d00:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81d04:	ebcb 0405 	rsb	r4, fp, r5
   81d08:	2c00      	cmp	r4, #0
   81d0a:	f77f aef7 	ble.w	81afc <_vfiprintf_r+0x724>
   81d0e:	2c10      	cmp	r4, #16
   81d10:	4da6      	ldr	r5, [pc, #664]	; (81fac <_vfiprintf_r+0xbd4>)
   81d12:	f340 8170 	ble.w	81ff6 <_vfiprintf_r+0xc1e>
   81d16:	4629      	mov	r1, r5
   81d18:	f04f 0b10 	mov.w	fp, #16
   81d1c:	4625      	mov	r5, r4
   81d1e:	4664      	mov	r4, ip
   81d20:	46b4      	mov	ip, r6
   81d22:	460e      	mov	r6, r1
   81d24:	e006      	b.n	81d34 <_vfiprintf_r+0x95c>
   81d26:	1c98      	adds	r0, r3, #2
   81d28:	f10c 0c08 	add.w	ip, ip, #8
   81d2c:	460b      	mov	r3, r1
   81d2e:	3d10      	subs	r5, #16
   81d30:	2d10      	cmp	r5, #16
   81d32:	dd0f      	ble.n	81d54 <_vfiprintf_r+0x97c>
   81d34:	1c59      	adds	r1, r3, #1
   81d36:	3210      	adds	r2, #16
   81d38:	2907      	cmp	r1, #7
   81d3a:	9215      	str	r2, [sp, #84]	; 0x54
   81d3c:	e88c 0840 	stmia.w	ip, {r6, fp}
   81d40:	9114      	str	r1, [sp, #80]	; 0x50
   81d42:	ddf0      	ble.n	81d26 <_vfiprintf_r+0x94e>
   81d44:	b9ba      	cbnz	r2, 81d76 <_vfiprintf_r+0x99e>
   81d46:	3d10      	subs	r5, #16
   81d48:	2d10      	cmp	r5, #16
   81d4a:	f04f 0001 	mov.w	r0, #1
   81d4e:	4613      	mov	r3, r2
   81d50:	46cc      	mov	ip, r9
   81d52:	dcef      	bgt.n	81d34 <_vfiprintf_r+0x95c>
   81d54:	4633      	mov	r3, r6
   81d56:	4666      	mov	r6, ip
   81d58:	46a4      	mov	ip, r4
   81d5a:	462c      	mov	r4, r5
   81d5c:	461d      	mov	r5, r3
   81d5e:	4422      	add	r2, r4
   81d60:	2807      	cmp	r0, #7
   81d62:	9215      	str	r2, [sp, #84]	; 0x54
   81d64:	6035      	str	r5, [r6, #0]
   81d66:	6074      	str	r4, [r6, #4]
   81d68:	9014      	str	r0, [sp, #80]	; 0x50
   81d6a:	f300 80af 	bgt.w	81ecc <_vfiprintf_r+0xaf4>
   81d6e:	3608      	adds	r6, #8
   81d70:	1c41      	adds	r1, r0, #1
   81d72:	4603      	mov	r3, r0
   81d74:	e6c2      	b.n	81afc <_vfiprintf_r+0x724>
   81d76:	9806      	ldr	r0, [sp, #24]
   81d78:	9902      	ldr	r1, [sp, #8]
   81d7a:	aa13      	add	r2, sp, #76	; 0x4c
   81d7c:	f7ff faf0 	bl	81360 <__sprint_r.part.0>
   81d80:	2800      	cmp	r0, #0
   81d82:	f47f af7c 	bne.w	81c7e <_vfiprintf_r+0x8a6>
   81d86:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d88:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d8a:	1c58      	adds	r0, r3, #1
   81d8c:	46cc      	mov	ip, r9
   81d8e:	e7ce      	b.n	81d2e <_vfiprintf_r+0x956>
   81d90:	2a00      	cmp	r2, #0
   81d92:	d179      	bne.n	81e88 <_vfiprintf_r+0xab0>
   81d94:	4619      	mov	r1, r3
   81d96:	464e      	mov	r6, r9
   81d98:	4613      	mov	r3, r2
   81d9a:	e69c      	b.n	81ad6 <_vfiprintf_r+0x6fe>
   81d9c:	2a00      	cmp	r2, #0
   81d9e:	f040 8084 	bne.w	81eaa <_vfiprintf_r+0xad2>
   81da2:	2101      	movs	r1, #1
   81da4:	4613      	mov	r3, r2
   81da6:	464e      	mov	r6, r9
   81da8:	e6a4      	b.n	81af4 <_vfiprintf_r+0x71c>
   81daa:	464f      	mov	r7, r9
   81dac:	e448      	b.n	81640 <_vfiprintf_r+0x268>
   81dae:	2d00      	cmp	r5, #0
   81db0:	bf08      	it	eq
   81db2:	2c0a      	cmpeq	r4, #10
   81db4:	d246      	bcs.n	81e44 <_vfiprintf_r+0xa6c>
   81db6:	3430      	adds	r4, #48	; 0x30
   81db8:	af30      	add	r7, sp, #192	; 0xc0
   81dba:	f807 4d41 	strb.w	r4, [r7, #-65]!
   81dbe:	ebc7 0309 	rsb	r3, r7, r9
   81dc2:	9305      	str	r3, [sp, #20]
   81dc4:	e43c      	b.n	81640 <_vfiprintf_r+0x268>
   81dc6:	2302      	movs	r3, #2
   81dc8:	e417      	b.n	815fa <_vfiprintf_r+0x222>
   81dca:	2a00      	cmp	r2, #0
   81dcc:	f040 80af 	bne.w	81f2e <_vfiprintf_r+0xb56>
   81dd0:	4613      	mov	r3, r2
   81dd2:	2101      	movs	r1, #1
   81dd4:	464e      	mov	r6, r9
   81dd6:	e66d      	b.n	81ab4 <_vfiprintf_r+0x6dc>
   81dd8:	4644      	mov	r4, r8
   81dda:	f7ff bb58 	b.w	8148e <_vfiprintf_r+0xb6>
   81dde:	9806      	ldr	r0, [sp, #24]
   81de0:	9902      	ldr	r1, [sp, #8]
   81de2:	aa13      	add	r2, sp, #76	; 0x4c
   81de4:	f7ff fabc 	bl	81360 <__sprint_r.part.0>
   81de8:	2800      	cmp	r0, #0
   81dea:	f47f af48 	bne.w	81c7e <_vfiprintf_r+0x8a6>
   81dee:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81df0:	464e      	mov	r6, r9
   81df2:	e6c6      	b.n	81b82 <_vfiprintf_r+0x7aa>
   81df4:	9d08      	ldr	r5, [sp, #32]
   81df6:	682c      	ldr	r4, [r5, #0]
   81df8:	3504      	adds	r5, #4
   81dfa:	9508      	str	r5, [sp, #32]
   81dfc:	2500      	movs	r5, #0
   81dfe:	f7ff bbfc 	b.w	815fa <_vfiprintf_r+0x222>
   81e02:	9d08      	ldr	r5, [sp, #32]
   81e04:	2301      	movs	r3, #1
   81e06:	682c      	ldr	r4, [r5, #0]
   81e08:	3504      	adds	r5, #4
   81e0a:	9508      	str	r5, [sp, #32]
   81e0c:	2500      	movs	r5, #0
   81e0e:	f7ff bbf4 	b.w	815fa <_vfiprintf_r+0x222>
   81e12:	9d08      	ldr	r5, [sp, #32]
   81e14:	682c      	ldr	r4, [r5, #0]
   81e16:	3504      	adds	r5, #4
   81e18:	9508      	str	r5, [sp, #32]
   81e1a:	2500      	movs	r5, #0
   81e1c:	e525      	b.n	8186a <_vfiprintf_r+0x492>
   81e1e:	9d08      	ldr	r5, [sp, #32]
   81e20:	682c      	ldr	r4, [r5, #0]
   81e22:	3504      	adds	r5, #4
   81e24:	9508      	str	r5, [sp, #32]
   81e26:	17e5      	asrs	r5, r4, #31
   81e28:	4622      	mov	r2, r4
   81e2a:	462b      	mov	r3, r5
   81e2c:	e48e      	b.n	8174c <_vfiprintf_r+0x374>
   81e2e:	9806      	ldr	r0, [sp, #24]
   81e30:	9902      	ldr	r1, [sp, #8]
   81e32:	aa13      	add	r2, sp, #76	; 0x4c
   81e34:	f7ff fa94 	bl	81360 <__sprint_r.part.0>
   81e38:	2800      	cmp	r0, #0
   81e3a:	f47f af20 	bne.w	81c7e <_vfiprintf_r+0x8a6>
   81e3e:	464e      	mov	r6, r9
   81e40:	f7ff bb9a 	b.w	81578 <_vfiprintf_r+0x1a0>
   81e44:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   81e48:	9603      	str	r6, [sp, #12]
   81e4a:	465e      	mov	r6, fp
   81e4c:	46e3      	mov	fp, ip
   81e4e:	4620      	mov	r0, r4
   81e50:	4629      	mov	r1, r5
   81e52:	220a      	movs	r2, #10
   81e54:	2300      	movs	r3, #0
   81e56:	f001 fe2f 	bl	83ab8 <__aeabi_uldivmod>
   81e5a:	3230      	adds	r2, #48	; 0x30
   81e5c:	7032      	strb	r2, [r6, #0]
   81e5e:	4620      	mov	r0, r4
   81e60:	4629      	mov	r1, r5
   81e62:	220a      	movs	r2, #10
   81e64:	2300      	movs	r3, #0
   81e66:	f001 fe27 	bl	83ab8 <__aeabi_uldivmod>
   81e6a:	4604      	mov	r4, r0
   81e6c:	460d      	mov	r5, r1
   81e6e:	ea54 0005 	orrs.w	r0, r4, r5
   81e72:	4637      	mov	r7, r6
   81e74:	f106 36ff 	add.w	r6, r6, #4294967295
   81e78:	d1e9      	bne.n	81e4e <_vfiprintf_r+0xa76>
   81e7a:	ebc7 0309 	rsb	r3, r7, r9
   81e7e:	46dc      	mov	ip, fp
   81e80:	9e03      	ldr	r6, [sp, #12]
   81e82:	9305      	str	r3, [sp, #20]
   81e84:	f7ff bbdc 	b.w	81640 <_vfiprintf_r+0x268>
   81e88:	9806      	ldr	r0, [sp, #24]
   81e8a:	9902      	ldr	r1, [sp, #8]
   81e8c:	aa13      	add	r2, sp, #76	; 0x4c
   81e8e:	f8cd c004 	str.w	ip, [sp, #4]
   81e92:	f7ff fa65 	bl	81360 <__sprint_r.part.0>
   81e96:	f8dd c004 	ldr.w	ip, [sp, #4]
   81e9a:	2800      	cmp	r0, #0
   81e9c:	f47f aeef 	bne.w	81c7e <_vfiprintf_r+0x8a6>
   81ea0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81ea2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ea4:	1c59      	adds	r1, r3, #1
   81ea6:	464e      	mov	r6, r9
   81ea8:	e615      	b.n	81ad6 <_vfiprintf_r+0x6fe>
   81eaa:	9806      	ldr	r0, [sp, #24]
   81eac:	9902      	ldr	r1, [sp, #8]
   81eae:	aa13      	add	r2, sp, #76	; 0x4c
   81eb0:	f8cd c004 	str.w	ip, [sp, #4]
   81eb4:	f7ff fa54 	bl	81360 <__sprint_r.part.0>
   81eb8:	f8dd c004 	ldr.w	ip, [sp, #4]
   81ebc:	2800      	cmp	r0, #0
   81ebe:	f47f aede 	bne.w	81c7e <_vfiprintf_r+0x8a6>
   81ec2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81ec4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ec6:	1c59      	adds	r1, r3, #1
   81ec8:	464e      	mov	r6, r9
   81eca:	e613      	b.n	81af4 <_vfiprintf_r+0x71c>
   81ecc:	2a00      	cmp	r2, #0
   81ece:	d156      	bne.n	81f7e <_vfiprintf_r+0xba6>
   81ed0:	2101      	movs	r1, #1
   81ed2:	4613      	mov	r3, r2
   81ed4:	464e      	mov	r6, r9
   81ed6:	e611      	b.n	81afc <_vfiprintf_r+0x724>
   81ed8:	9806      	ldr	r0, [sp, #24]
   81eda:	9902      	ldr	r1, [sp, #8]
   81edc:	aa13      	add	r2, sp, #76	; 0x4c
   81ede:	f7ff fa3f 	bl	81360 <__sprint_r.part.0>
   81ee2:	2800      	cmp	r0, #0
   81ee4:	f47f aecb 	bne.w	81c7e <_vfiprintf_r+0x8a6>
   81ee8:	9914      	ldr	r1, [sp, #80]	; 0x50
   81eea:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81eec:	3101      	adds	r1, #1
   81eee:	464e      	mov	r6, r9
   81ef0:	e639      	b.n	81b66 <_vfiprintf_r+0x78e>
   81ef2:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   81ef6:	4264      	negs	r4, r4
   81ef8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   81efc:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   81f00:	f8cd b01c 	str.w	fp, [sp, #28]
   81f04:	f8cd c014 	str.w	ip, [sp, #20]
   81f08:	2301      	movs	r3, #1
   81f0a:	f7ff bb7e 	b.w	8160a <_vfiprintf_r+0x232>
   81f0e:	f01a 0f10 	tst.w	sl, #16
   81f12:	d11d      	bne.n	81f50 <_vfiprintf_r+0xb78>
   81f14:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81f18:	d058      	beq.n	81fcc <_vfiprintf_r+0xbf4>
   81f1a:	9d08      	ldr	r5, [sp, #32]
   81f1c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   81f20:	682b      	ldr	r3, [r5, #0]
   81f22:	3504      	adds	r5, #4
   81f24:	9508      	str	r5, [sp, #32]
   81f26:	f8a3 b000 	strh.w	fp, [r3]
   81f2a:	f7ff ba88 	b.w	8143e <_vfiprintf_r+0x66>
   81f2e:	9806      	ldr	r0, [sp, #24]
   81f30:	9902      	ldr	r1, [sp, #8]
   81f32:	aa13      	add	r2, sp, #76	; 0x4c
   81f34:	f8cd c004 	str.w	ip, [sp, #4]
   81f38:	f7ff fa12 	bl	81360 <__sprint_r.part.0>
   81f3c:	f8dd c004 	ldr.w	ip, [sp, #4]
   81f40:	2800      	cmp	r0, #0
   81f42:	f47f ae9c 	bne.w	81c7e <_vfiprintf_r+0x8a6>
   81f46:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81f48:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81f4a:	1c59      	adds	r1, r3, #1
   81f4c:	464e      	mov	r6, r9
   81f4e:	e5b1      	b.n	81ab4 <_vfiprintf_r+0x6dc>
   81f50:	f8dd b020 	ldr.w	fp, [sp, #32]
   81f54:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81f56:	f8db 3000 	ldr.w	r3, [fp]
   81f5a:	f10b 0b04 	add.w	fp, fp, #4
   81f5e:	f8cd b020 	str.w	fp, [sp, #32]
   81f62:	601c      	str	r4, [r3, #0]
   81f64:	f7ff ba6b 	b.w	8143e <_vfiprintf_r+0x66>
   81f68:	9408      	str	r4, [sp, #32]
   81f6a:	f7ff f9c9 	bl	81300 <strlen>
   81f6e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   81f72:	9005      	str	r0, [sp, #20]
   81f74:	9407      	str	r4, [sp, #28]
   81f76:	f04f 0c00 	mov.w	ip, #0
   81f7a:	f7ff bb61 	b.w	81640 <_vfiprintf_r+0x268>
   81f7e:	9806      	ldr	r0, [sp, #24]
   81f80:	9902      	ldr	r1, [sp, #8]
   81f82:	aa13      	add	r2, sp, #76	; 0x4c
   81f84:	f8cd c004 	str.w	ip, [sp, #4]
   81f88:	f7ff f9ea 	bl	81360 <__sprint_r.part.0>
   81f8c:	f8dd c004 	ldr.w	ip, [sp, #4]
   81f90:	2800      	cmp	r0, #0
   81f92:	f47f ae74 	bne.w	81c7e <_vfiprintf_r+0x8a6>
   81f96:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81f98:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81f9a:	1c59      	adds	r1, r3, #1
   81f9c:	464e      	mov	r6, r9
   81f9e:	e5ad      	b.n	81afc <_vfiprintf_r+0x724>
   81fa0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81fa2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81fa4:	3301      	adds	r3, #1
   81fa6:	4d02      	ldr	r5, [pc, #8]	; (81fb0 <_vfiprintf_r+0xbd8>)
   81fa8:	f7ff bb9a 	b.w	816e0 <_vfiprintf_r+0x308>
   81fac:	000840d0 	.word	0x000840d0
   81fb0:	000840e0 	.word	0x000840e0
   81fb4:	f1bc 0f06 	cmp.w	ip, #6
   81fb8:	bf34      	ite	cc
   81fba:	4663      	movcc	r3, ip
   81fbc:	2306      	movcs	r3, #6
   81fbe:	9408      	str	r4, [sp, #32]
   81fc0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   81fc4:	9305      	str	r3, [sp, #20]
   81fc6:	9403      	str	r4, [sp, #12]
   81fc8:	4f16      	ldr	r7, [pc, #88]	; (82024 <_vfiprintf_r+0xc4c>)
   81fca:	e472      	b.n	818b2 <_vfiprintf_r+0x4da>
   81fcc:	9c08      	ldr	r4, [sp, #32]
   81fce:	9d09      	ldr	r5, [sp, #36]	; 0x24
   81fd0:	6823      	ldr	r3, [r4, #0]
   81fd2:	3404      	adds	r4, #4
   81fd4:	9408      	str	r4, [sp, #32]
   81fd6:	601d      	str	r5, [r3, #0]
   81fd8:	f7ff ba31 	b.w	8143e <_vfiprintf_r+0x66>
   81fdc:	9814      	ldr	r0, [sp, #80]	; 0x50
   81fde:	4d12      	ldr	r5, [pc, #72]	; (82028 <_vfiprintf_r+0xc50>)
   81fe0:	3001      	adds	r0, #1
   81fe2:	e5fc      	b.n	81bde <_vfiprintf_r+0x806>
   81fe4:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81fe8:	f8cd c014 	str.w	ip, [sp, #20]
   81fec:	9507      	str	r5, [sp, #28]
   81fee:	9408      	str	r4, [sp, #32]
   81ff0:	4684      	mov	ip, r0
   81ff2:	f7ff bb25 	b.w	81640 <_vfiprintf_r+0x268>
   81ff6:	4608      	mov	r0, r1
   81ff8:	e6b1      	b.n	81d5e <_vfiprintf_r+0x986>
   81ffa:	46a0      	mov	r8, r4
   81ffc:	2500      	movs	r5, #0
   81ffe:	f7ff ba5a 	b.w	814b6 <_vfiprintf_r+0xde>
   82002:	f8dd b020 	ldr.w	fp, [sp, #32]
   82006:	f898 3001 	ldrb.w	r3, [r8, #1]
   8200a:	f8db 5000 	ldr.w	r5, [fp]
   8200e:	f10b 0204 	add.w	r2, fp, #4
   82012:	2d00      	cmp	r5, #0
   82014:	9208      	str	r2, [sp, #32]
   82016:	46a0      	mov	r8, r4
   82018:	f6bf aa4b 	bge.w	814b2 <_vfiprintf_r+0xda>
   8201c:	f04f 35ff 	mov.w	r5, #4294967295
   82020:	f7ff ba47 	b.w	814b2 <_vfiprintf_r+0xda>
   82024:	000840c8 	.word	0x000840c8
   82028:	000840e0 	.word	0x000840e0

0008202c <__sbprintf>:
   8202c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82030:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   82032:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82036:	4688      	mov	r8, r1
   82038:	9719      	str	r7, [sp, #100]	; 0x64
   8203a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   8203e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   82042:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   82046:	9707      	str	r7, [sp, #28]
   82048:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   8204c:	ac1a      	add	r4, sp, #104	; 0x68
   8204e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82052:	f02a 0a02 	bic.w	sl, sl, #2
   82056:	2600      	movs	r6, #0
   82058:	4669      	mov	r1, sp
   8205a:	9400      	str	r4, [sp, #0]
   8205c:	9404      	str	r4, [sp, #16]
   8205e:	9502      	str	r5, [sp, #8]
   82060:	9505      	str	r5, [sp, #20]
   82062:	f8ad a00c 	strh.w	sl, [sp, #12]
   82066:	f8ad 900e 	strh.w	r9, [sp, #14]
   8206a:	9709      	str	r7, [sp, #36]	; 0x24
   8206c:	9606      	str	r6, [sp, #24]
   8206e:	4605      	mov	r5, r0
   82070:	f7ff f9b2 	bl	813d8 <_vfiprintf_r>
   82074:	1e04      	subs	r4, r0, #0
   82076:	db07      	blt.n	82088 <__sbprintf+0x5c>
   82078:	4628      	mov	r0, r5
   8207a:	4669      	mov	r1, sp
   8207c:	f000 f92a 	bl	822d4 <_fflush_r>
   82080:	42b0      	cmp	r0, r6
   82082:	bf18      	it	ne
   82084:	f04f 34ff 	movne.w	r4, #4294967295
   82088:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   8208c:	065b      	lsls	r3, r3, #25
   8208e:	d505      	bpl.n	8209c <__sbprintf+0x70>
   82090:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   82094:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82098:	f8a8 300c 	strh.w	r3, [r8, #12]
   8209c:	4620      	mov	r0, r4
   8209e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   820a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   820a6:	bf00      	nop

000820a8 <__swsetup_r>:
   820a8:	4b2f      	ldr	r3, [pc, #188]	; (82168 <__swsetup_r+0xc0>)
   820aa:	b570      	push	{r4, r5, r6, lr}
   820ac:	4606      	mov	r6, r0
   820ae:	6818      	ldr	r0, [r3, #0]
   820b0:	460c      	mov	r4, r1
   820b2:	b110      	cbz	r0, 820ba <__swsetup_r+0x12>
   820b4:	6b82      	ldr	r2, [r0, #56]	; 0x38
   820b6:	2a00      	cmp	r2, #0
   820b8:	d036      	beq.n	82128 <__swsetup_r+0x80>
   820ba:	89a5      	ldrh	r5, [r4, #12]
   820bc:	b2ab      	uxth	r3, r5
   820be:	0719      	lsls	r1, r3, #28
   820c0:	d50c      	bpl.n	820dc <__swsetup_r+0x34>
   820c2:	6922      	ldr	r2, [r4, #16]
   820c4:	b1aa      	cbz	r2, 820f2 <__swsetup_r+0x4a>
   820c6:	f013 0101 	ands.w	r1, r3, #1
   820ca:	d01e      	beq.n	8210a <__swsetup_r+0x62>
   820cc:	6963      	ldr	r3, [r4, #20]
   820ce:	2100      	movs	r1, #0
   820d0:	425b      	negs	r3, r3
   820d2:	61a3      	str	r3, [r4, #24]
   820d4:	60a1      	str	r1, [r4, #8]
   820d6:	b1f2      	cbz	r2, 82116 <__swsetup_r+0x6e>
   820d8:	2000      	movs	r0, #0
   820da:	bd70      	pop	{r4, r5, r6, pc}
   820dc:	06da      	lsls	r2, r3, #27
   820de:	d53a      	bpl.n	82156 <__swsetup_r+0xae>
   820e0:	075b      	lsls	r3, r3, #29
   820e2:	d424      	bmi.n	8212e <__swsetup_r+0x86>
   820e4:	6922      	ldr	r2, [r4, #16]
   820e6:	f045 0308 	orr.w	r3, r5, #8
   820ea:	81a3      	strh	r3, [r4, #12]
   820ec:	b29b      	uxth	r3, r3
   820ee:	2a00      	cmp	r2, #0
   820f0:	d1e9      	bne.n	820c6 <__swsetup_r+0x1e>
   820f2:	f403 7120 	and.w	r1, r3, #640	; 0x280
   820f6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   820fa:	d0e4      	beq.n	820c6 <__swsetup_r+0x1e>
   820fc:	4630      	mov	r0, r6
   820fe:	4621      	mov	r1, r4
   82100:	f000 fcce 	bl	82aa0 <__smakebuf_r>
   82104:	89a3      	ldrh	r3, [r4, #12]
   82106:	6922      	ldr	r2, [r4, #16]
   82108:	e7dd      	b.n	820c6 <__swsetup_r+0x1e>
   8210a:	0798      	lsls	r0, r3, #30
   8210c:	bf58      	it	pl
   8210e:	6961      	ldrpl	r1, [r4, #20]
   82110:	60a1      	str	r1, [r4, #8]
   82112:	2a00      	cmp	r2, #0
   82114:	d1e0      	bne.n	820d8 <__swsetup_r+0x30>
   82116:	89a3      	ldrh	r3, [r4, #12]
   82118:	061a      	lsls	r2, r3, #24
   8211a:	d5dd      	bpl.n	820d8 <__swsetup_r+0x30>
   8211c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82120:	81a3      	strh	r3, [r4, #12]
   82122:	f04f 30ff 	mov.w	r0, #4294967295
   82126:	bd70      	pop	{r4, r5, r6, pc}
   82128:	f000 f8f0 	bl	8230c <__sinit>
   8212c:	e7c5      	b.n	820ba <__swsetup_r+0x12>
   8212e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82130:	b149      	cbz	r1, 82146 <__swsetup_r+0x9e>
   82132:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82136:	4299      	cmp	r1, r3
   82138:	d003      	beq.n	82142 <__swsetup_r+0x9a>
   8213a:	4630      	mov	r0, r6
   8213c:	f000 fa2a 	bl	82594 <_free_r>
   82140:	89a5      	ldrh	r5, [r4, #12]
   82142:	2300      	movs	r3, #0
   82144:	6323      	str	r3, [r4, #48]	; 0x30
   82146:	6922      	ldr	r2, [r4, #16]
   82148:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   8214c:	2100      	movs	r1, #0
   8214e:	b2ad      	uxth	r5, r5
   82150:	6022      	str	r2, [r4, #0]
   82152:	6061      	str	r1, [r4, #4]
   82154:	e7c7      	b.n	820e6 <__swsetup_r+0x3e>
   82156:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   8215a:	2309      	movs	r3, #9
   8215c:	6033      	str	r3, [r6, #0]
   8215e:	f04f 30ff 	mov.w	r0, #4294967295
   82162:	81a5      	strh	r5, [r4, #12]
   82164:	bd70      	pop	{r4, r5, r6, pc}
   82166:	bf00      	nop
   82168:	200705a8 	.word	0x200705a8

0008216c <register_fini>:
   8216c:	4b02      	ldr	r3, [pc, #8]	; (82178 <register_fini+0xc>)
   8216e:	b113      	cbz	r3, 82176 <register_fini+0xa>
   82170:	4802      	ldr	r0, [pc, #8]	; (8217c <register_fini+0x10>)
   82172:	f000 b805 	b.w	82180 <atexit>
   82176:	4770      	bx	lr
   82178:	00000000 	.word	0x00000000
   8217c:	00082409 	.word	0x00082409

00082180 <atexit>:
   82180:	4601      	mov	r1, r0
   82182:	2000      	movs	r0, #0
   82184:	4602      	mov	r2, r0
   82186:	4603      	mov	r3, r0
   82188:	f001 bb9a 	b.w	838c0 <__register_exitproc>

0008218c <__sflush_r>:
   8218c:	898b      	ldrh	r3, [r1, #12]
   8218e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82192:	b29a      	uxth	r2, r3
   82194:	460d      	mov	r5, r1
   82196:	0711      	lsls	r1, r2, #28
   82198:	4680      	mov	r8, r0
   8219a:	d43c      	bmi.n	82216 <__sflush_r+0x8a>
   8219c:	686a      	ldr	r2, [r5, #4]
   8219e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   821a2:	2a00      	cmp	r2, #0
   821a4:	81ab      	strh	r3, [r5, #12]
   821a6:	dd59      	ble.n	8225c <__sflush_r+0xd0>
   821a8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   821aa:	2c00      	cmp	r4, #0
   821ac:	d04b      	beq.n	82246 <__sflush_r+0xba>
   821ae:	b29b      	uxth	r3, r3
   821b0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   821b4:	2100      	movs	r1, #0
   821b6:	b292      	uxth	r2, r2
   821b8:	f8d8 6000 	ldr.w	r6, [r8]
   821bc:	f8c8 1000 	str.w	r1, [r8]
   821c0:	2a00      	cmp	r2, #0
   821c2:	d04f      	beq.n	82264 <__sflush_r+0xd8>
   821c4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   821c6:	075f      	lsls	r7, r3, #29
   821c8:	d505      	bpl.n	821d6 <__sflush_r+0x4a>
   821ca:	6869      	ldr	r1, [r5, #4]
   821cc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   821ce:	1a52      	subs	r2, r2, r1
   821d0:	b10b      	cbz	r3, 821d6 <__sflush_r+0x4a>
   821d2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   821d4:	1ad2      	subs	r2, r2, r3
   821d6:	4640      	mov	r0, r8
   821d8:	69e9      	ldr	r1, [r5, #28]
   821da:	2300      	movs	r3, #0
   821dc:	47a0      	blx	r4
   821de:	1c44      	adds	r4, r0, #1
   821e0:	d04a      	beq.n	82278 <__sflush_r+0xec>
   821e2:	89ab      	ldrh	r3, [r5, #12]
   821e4:	692a      	ldr	r2, [r5, #16]
   821e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   821ea:	b29b      	uxth	r3, r3
   821ec:	2100      	movs	r1, #0
   821ee:	602a      	str	r2, [r5, #0]
   821f0:	04da      	lsls	r2, r3, #19
   821f2:	81ab      	strh	r3, [r5, #12]
   821f4:	6069      	str	r1, [r5, #4]
   821f6:	d44c      	bmi.n	82292 <__sflush_r+0x106>
   821f8:	6b29      	ldr	r1, [r5, #48]	; 0x30
   821fa:	f8c8 6000 	str.w	r6, [r8]
   821fe:	b311      	cbz	r1, 82246 <__sflush_r+0xba>
   82200:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82204:	4299      	cmp	r1, r3
   82206:	d002      	beq.n	8220e <__sflush_r+0x82>
   82208:	4640      	mov	r0, r8
   8220a:	f000 f9c3 	bl	82594 <_free_r>
   8220e:	2000      	movs	r0, #0
   82210:	6328      	str	r0, [r5, #48]	; 0x30
   82212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82216:	692e      	ldr	r6, [r5, #16]
   82218:	b1ae      	cbz	r6, 82246 <__sflush_r+0xba>
   8221a:	0791      	lsls	r1, r2, #30
   8221c:	682c      	ldr	r4, [r5, #0]
   8221e:	bf0c      	ite	eq
   82220:	696b      	ldreq	r3, [r5, #20]
   82222:	2300      	movne	r3, #0
   82224:	602e      	str	r6, [r5, #0]
   82226:	1ba4      	subs	r4, r4, r6
   82228:	60ab      	str	r3, [r5, #8]
   8222a:	e00a      	b.n	82242 <__sflush_r+0xb6>
   8222c:	4632      	mov	r2, r6
   8222e:	4623      	mov	r3, r4
   82230:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82232:	4640      	mov	r0, r8
   82234:	69e9      	ldr	r1, [r5, #28]
   82236:	47b8      	blx	r7
   82238:	2800      	cmp	r0, #0
   8223a:	ebc0 0404 	rsb	r4, r0, r4
   8223e:	4406      	add	r6, r0
   82240:	dd04      	ble.n	8224c <__sflush_r+0xc0>
   82242:	2c00      	cmp	r4, #0
   82244:	dcf2      	bgt.n	8222c <__sflush_r+0xa0>
   82246:	2000      	movs	r0, #0
   82248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8224c:	89ab      	ldrh	r3, [r5, #12]
   8224e:	f04f 30ff 	mov.w	r0, #4294967295
   82252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82256:	81ab      	strh	r3, [r5, #12]
   82258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8225c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8225e:	2a00      	cmp	r2, #0
   82260:	dca2      	bgt.n	821a8 <__sflush_r+0x1c>
   82262:	e7f0      	b.n	82246 <__sflush_r+0xba>
   82264:	2301      	movs	r3, #1
   82266:	4640      	mov	r0, r8
   82268:	69e9      	ldr	r1, [r5, #28]
   8226a:	47a0      	blx	r4
   8226c:	1c43      	adds	r3, r0, #1
   8226e:	4602      	mov	r2, r0
   82270:	d01e      	beq.n	822b0 <__sflush_r+0x124>
   82272:	89ab      	ldrh	r3, [r5, #12]
   82274:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82276:	e7a6      	b.n	821c6 <__sflush_r+0x3a>
   82278:	f8d8 3000 	ldr.w	r3, [r8]
   8227c:	b95b      	cbnz	r3, 82296 <__sflush_r+0x10a>
   8227e:	89aa      	ldrh	r2, [r5, #12]
   82280:	6929      	ldr	r1, [r5, #16]
   82282:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82286:	b292      	uxth	r2, r2
   82288:	606b      	str	r3, [r5, #4]
   8228a:	04d3      	lsls	r3, r2, #19
   8228c:	81aa      	strh	r2, [r5, #12]
   8228e:	6029      	str	r1, [r5, #0]
   82290:	d5b2      	bpl.n	821f8 <__sflush_r+0x6c>
   82292:	6528      	str	r0, [r5, #80]	; 0x50
   82294:	e7b0      	b.n	821f8 <__sflush_r+0x6c>
   82296:	2b1d      	cmp	r3, #29
   82298:	d001      	beq.n	8229e <__sflush_r+0x112>
   8229a:	2b16      	cmp	r3, #22
   8229c:	d113      	bne.n	822c6 <__sflush_r+0x13a>
   8229e:	89a9      	ldrh	r1, [r5, #12]
   822a0:	692b      	ldr	r3, [r5, #16]
   822a2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   822a6:	2200      	movs	r2, #0
   822a8:	81a9      	strh	r1, [r5, #12]
   822aa:	602b      	str	r3, [r5, #0]
   822ac:	606a      	str	r2, [r5, #4]
   822ae:	e7a3      	b.n	821f8 <__sflush_r+0x6c>
   822b0:	f8d8 3000 	ldr.w	r3, [r8]
   822b4:	2b00      	cmp	r3, #0
   822b6:	d0dc      	beq.n	82272 <__sflush_r+0xe6>
   822b8:	2b1d      	cmp	r3, #29
   822ba:	d001      	beq.n	822c0 <__sflush_r+0x134>
   822bc:	2b16      	cmp	r3, #22
   822be:	d1c5      	bne.n	8224c <__sflush_r+0xc0>
   822c0:	f8c8 6000 	str.w	r6, [r8]
   822c4:	e7bf      	b.n	82246 <__sflush_r+0xba>
   822c6:	89ab      	ldrh	r3, [r5, #12]
   822c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   822cc:	81ab      	strh	r3, [r5, #12]
   822ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   822d2:	bf00      	nop

000822d4 <_fflush_r>:
   822d4:	b510      	push	{r4, lr}
   822d6:	4604      	mov	r4, r0
   822d8:	b082      	sub	sp, #8
   822da:	b108      	cbz	r0, 822e0 <_fflush_r+0xc>
   822dc:	6b83      	ldr	r3, [r0, #56]	; 0x38
   822de:	b153      	cbz	r3, 822f6 <_fflush_r+0x22>
   822e0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   822e4:	b908      	cbnz	r0, 822ea <_fflush_r+0x16>
   822e6:	b002      	add	sp, #8
   822e8:	bd10      	pop	{r4, pc}
   822ea:	4620      	mov	r0, r4
   822ec:	b002      	add	sp, #8
   822ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   822f2:	f7ff bf4b 	b.w	8218c <__sflush_r>
   822f6:	9101      	str	r1, [sp, #4]
   822f8:	f000 f808 	bl	8230c <__sinit>
   822fc:	9901      	ldr	r1, [sp, #4]
   822fe:	e7ef      	b.n	822e0 <_fflush_r+0xc>

00082300 <_cleanup_r>:
   82300:	4901      	ldr	r1, [pc, #4]	; (82308 <_cleanup_r+0x8>)
   82302:	f000 bb9f 	b.w	82a44 <_fwalk>
   82306:	bf00      	nop
   82308:	00083a0d 	.word	0x00083a0d

0008230c <__sinit>:
   8230c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82310:	6b84      	ldr	r4, [r0, #56]	; 0x38
   82312:	b083      	sub	sp, #12
   82314:	4607      	mov	r7, r0
   82316:	2c00      	cmp	r4, #0
   82318:	d165      	bne.n	823e6 <__sinit+0xda>
   8231a:	687d      	ldr	r5, [r7, #4]
   8231c:	4833      	ldr	r0, [pc, #204]	; (823ec <__sinit+0xe0>)
   8231e:	2304      	movs	r3, #4
   82320:	2103      	movs	r1, #3
   82322:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82326:	63f8      	str	r0, [r7, #60]	; 0x3c
   82328:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   8232c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82330:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82334:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82338:	81ab      	strh	r3, [r5, #12]
   8233a:	602c      	str	r4, [r5, #0]
   8233c:	606c      	str	r4, [r5, #4]
   8233e:	60ac      	str	r4, [r5, #8]
   82340:	666c      	str	r4, [r5, #100]	; 0x64
   82342:	81ec      	strh	r4, [r5, #14]
   82344:	612c      	str	r4, [r5, #16]
   82346:	616c      	str	r4, [r5, #20]
   82348:	61ac      	str	r4, [r5, #24]
   8234a:	4621      	mov	r1, r4
   8234c:	2208      	movs	r2, #8
   8234e:	f7fe ff05 	bl	8115c <memset>
   82352:	f8df b09c 	ldr.w	fp, [pc, #156]	; 823f0 <__sinit+0xe4>
   82356:	68be      	ldr	r6, [r7, #8]
   82358:	f8df a098 	ldr.w	sl, [pc, #152]	; 823f4 <__sinit+0xe8>
   8235c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 823f8 <__sinit+0xec>
   82360:	f8df 8098 	ldr.w	r8, [pc, #152]	; 823fc <__sinit+0xf0>
   82364:	2301      	movs	r3, #1
   82366:	2209      	movs	r2, #9
   82368:	61ed      	str	r5, [r5, #28]
   8236a:	f8c5 b020 	str.w	fp, [r5, #32]
   8236e:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82372:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82376:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8237a:	4621      	mov	r1, r4
   8237c:	81f3      	strh	r3, [r6, #14]
   8237e:	81b2      	strh	r2, [r6, #12]
   82380:	6034      	str	r4, [r6, #0]
   82382:	6074      	str	r4, [r6, #4]
   82384:	60b4      	str	r4, [r6, #8]
   82386:	6674      	str	r4, [r6, #100]	; 0x64
   82388:	6134      	str	r4, [r6, #16]
   8238a:	6174      	str	r4, [r6, #20]
   8238c:	61b4      	str	r4, [r6, #24]
   8238e:	2208      	movs	r2, #8
   82390:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   82394:	9301      	str	r3, [sp, #4]
   82396:	f7fe fee1 	bl	8115c <memset>
   8239a:	68fd      	ldr	r5, [r7, #12]
   8239c:	2012      	movs	r0, #18
   8239e:	2202      	movs	r2, #2
   823a0:	61f6      	str	r6, [r6, #28]
   823a2:	f8c6 b020 	str.w	fp, [r6, #32]
   823a6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   823aa:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   823ae:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   823b2:	4621      	mov	r1, r4
   823b4:	81a8      	strh	r0, [r5, #12]
   823b6:	81ea      	strh	r2, [r5, #14]
   823b8:	602c      	str	r4, [r5, #0]
   823ba:	606c      	str	r4, [r5, #4]
   823bc:	60ac      	str	r4, [r5, #8]
   823be:	666c      	str	r4, [r5, #100]	; 0x64
   823c0:	612c      	str	r4, [r5, #16]
   823c2:	616c      	str	r4, [r5, #20]
   823c4:	61ac      	str	r4, [r5, #24]
   823c6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   823ca:	2208      	movs	r2, #8
   823cc:	f7fe fec6 	bl	8115c <memset>
   823d0:	9b01      	ldr	r3, [sp, #4]
   823d2:	61ed      	str	r5, [r5, #28]
   823d4:	f8c5 b020 	str.w	fp, [r5, #32]
   823d8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   823dc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   823e0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   823e4:	63bb      	str	r3, [r7, #56]	; 0x38
   823e6:	b003      	add	sp, #12
   823e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   823ec:	00082301 	.word	0x00082301
   823f0:	00083701 	.word	0x00083701
   823f4:	00083725 	.word	0x00083725
   823f8:	0008375d 	.word	0x0008375d
   823fc:	0008377d 	.word	0x0008377d

00082400 <__sfp_lock_acquire>:
   82400:	4770      	bx	lr
   82402:	bf00      	nop

00082404 <__sfp_lock_release>:
   82404:	4770      	bx	lr
   82406:	bf00      	nop

00082408 <__libc_fini_array>:
   82408:	b538      	push	{r3, r4, r5, lr}
   8240a:	4d09      	ldr	r5, [pc, #36]	; (82430 <__libc_fini_array+0x28>)
   8240c:	4c09      	ldr	r4, [pc, #36]	; (82434 <__libc_fini_array+0x2c>)
   8240e:	1b64      	subs	r4, r4, r5
   82410:	10a4      	asrs	r4, r4, #2
   82412:	bf18      	it	ne
   82414:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82418:	d005      	beq.n	82426 <__libc_fini_array+0x1e>
   8241a:	3c01      	subs	r4, #1
   8241c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82420:	4798      	blx	r3
   82422:	2c00      	cmp	r4, #0
   82424:	d1f9      	bne.n	8241a <__libc_fini_array+0x12>
   82426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8242a:	f001 be6b 	b.w	84104 <_fini>
   8242e:	bf00      	nop
   82430:	00084110 	.word	0x00084110
   82434:	00084114 	.word	0x00084114

00082438 <_fputwc_r>:
   82438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8243c:	8993      	ldrh	r3, [r2, #12]
   8243e:	460f      	mov	r7, r1
   82440:	0499      	lsls	r1, r3, #18
   82442:	b082      	sub	sp, #8
   82444:	4614      	mov	r4, r2
   82446:	4680      	mov	r8, r0
   82448:	d406      	bmi.n	82458 <_fputwc_r+0x20>
   8244a:	6e52      	ldr	r2, [r2, #100]	; 0x64
   8244c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82450:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82454:	81a3      	strh	r3, [r4, #12]
   82456:	6662      	str	r2, [r4, #100]	; 0x64
   82458:	f000 fb1c 	bl	82a94 <__locale_mb_cur_max>
   8245c:	2801      	cmp	r0, #1
   8245e:	d03e      	beq.n	824de <_fputwc_r+0xa6>
   82460:	463a      	mov	r2, r7
   82462:	4640      	mov	r0, r8
   82464:	a901      	add	r1, sp, #4
   82466:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8246a:	f001 f9df 	bl	8382c <_wcrtomb_r>
   8246e:	1c42      	adds	r2, r0, #1
   82470:	4606      	mov	r6, r0
   82472:	d02d      	beq.n	824d0 <_fputwc_r+0x98>
   82474:	2800      	cmp	r0, #0
   82476:	d03a      	beq.n	824ee <_fputwc_r+0xb6>
   82478:	f89d 1004 	ldrb.w	r1, [sp, #4]
   8247c:	2500      	movs	r5, #0
   8247e:	e009      	b.n	82494 <_fputwc_r+0x5c>
   82480:	6823      	ldr	r3, [r4, #0]
   82482:	7019      	strb	r1, [r3, #0]
   82484:	6823      	ldr	r3, [r4, #0]
   82486:	3301      	adds	r3, #1
   82488:	6023      	str	r3, [r4, #0]
   8248a:	3501      	adds	r5, #1
   8248c:	42b5      	cmp	r5, r6
   8248e:	d22e      	bcs.n	824ee <_fputwc_r+0xb6>
   82490:	ab01      	add	r3, sp, #4
   82492:	5ce9      	ldrb	r1, [r5, r3]
   82494:	68a3      	ldr	r3, [r4, #8]
   82496:	3b01      	subs	r3, #1
   82498:	2b00      	cmp	r3, #0
   8249a:	60a3      	str	r3, [r4, #8]
   8249c:	daf0      	bge.n	82480 <_fputwc_r+0x48>
   8249e:	69a2      	ldr	r2, [r4, #24]
   824a0:	4293      	cmp	r3, r2
   824a2:	db06      	blt.n	824b2 <_fputwc_r+0x7a>
   824a4:	6823      	ldr	r3, [r4, #0]
   824a6:	7019      	strb	r1, [r3, #0]
   824a8:	6823      	ldr	r3, [r4, #0]
   824aa:	7819      	ldrb	r1, [r3, #0]
   824ac:	3301      	adds	r3, #1
   824ae:	290a      	cmp	r1, #10
   824b0:	d1ea      	bne.n	82488 <_fputwc_r+0x50>
   824b2:	4640      	mov	r0, r8
   824b4:	4622      	mov	r2, r4
   824b6:	f001 f965 	bl	83784 <__swbuf_r>
   824ba:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   824be:	4258      	negs	r0, r3
   824c0:	4158      	adcs	r0, r3
   824c2:	2800      	cmp	r0, #0
   824c4:	d0e1      	beq.n	8248a <_fputwc_r+0x52>
   824c6:	f04f 30ff 	mov.w	r0, #4294967295
   824ca:	b002      	add	sp, #8
   824cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824d0:	89a3      	ldrh	r3, [r4, #12]
   824d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   824d6:	81a3      	strh	r3, [r4, #12]
   824d8:	b002      	add	sp, #8
   824da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824de:	1e7b      	subs	r3, r7, #1
   824e0:	2bfe      	cmp	r3, #254	; 0xfe
   824e2:	d8bd      	bhi.n	82460 <_fputwc_r+0x28>
   824e4:	b2f9      	uxtb	r1, r7
   824e6:	4606      	mov	r6, r0
   824e8:	f88d 1004 	strb.w	r1, [sp, #4]
   824ec:	e7c6      	b.n	8247c <_fputwc_r+0x44>
   824ee:	4638      	mov	r0, r7
   824f0:	b002      	add	sp, #8
   824f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824f6:	bf00      	nop

000824f8 <_malloc_trim_r>:
   824f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   824fa:	4d23      	ldr	r5, [pc, #140]	; (82588 <_malloc_trim_r+0x90>)
   824fc:	460f      	mov	r7, r1
   824fe:	4604      	mov	r4, r0
   82500:	f000 ff08 	bl	83314 <__malloc_lock>
   82504:	68ab      	ldr	r3, [r5, #8]
   82506:	685e      	ldr	r6, [r3, #4]
   82508:	f026 0603 	bic.w	r6, r6, #3
   8250c:	1bf1      	subs	r1, r6, r7
   8250e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82512:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82516:	f021 010f 	bic.w	r1, r1, #15
   8251a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8251e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   82522:	db07      	blt.n	82534 <_malloc_trim_r+0x3c>
   82524:	4620      	mov	r0, r4
   82526:	2100      	movs	r1, #0
   82528:	f001 f8d8 	bl	836dc <_sbrk_r>
   8252c:	68ab      	ldr	r3, [r5, #8]
   8252e:	4433      	add	r3, r6
   82530:	4298      	cmp	r0, r3
   82532:	d004      	beq.n	8253e <_malloc_trim_r+0x46>
   82534:	4620      	mov	r0, r4
   82536:	f000 feef 	bl	83318 <__malloc_unlock>
   8253a:	2000      	movs	r0, #0
   8253c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8253e:	4620      	mov	r0, r4
   82540:	4279      	negs	r1, r7
   82542:	f001 f8cb 	bl	836dc <_sbrk_r>
   82546:	3001      	adds	r0, #1
   82548:	d00d      	beq.n	82566 <_malloc_trim_r+0x6e>
   8254a:	4b10      	ldr	r3, [pc, #64]	; (8258c <_malloc_trim_r+0x94>)
   8254c:	68aa      	ldr	r2, [r5, #8]
   8254e:	6819      	ldr	r1, [r3, #0]
   82550:	1bf6      	subs	r6, r6, r7
   82552:	f046 0601 	orr.w	r6, r6, #1
   82556:	4620      	mov	r0, r4
   82558:	1bc9      	subs	r1, r1, r7
   8255a:	6056      	str	r6, [r2, #4]
   8255c:	6019      	str	r1, [r3, #0]
   8255e:	f000 fedb 	bl	83318 <__malloc_unlock>
   82562:	2001      	movs	r0, #1
   82564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82566:	4620      	mov	r0, r4
   82568:	2100      	movs	r1, #0
   8256a:	f001 f8b7 	bl	836dc <_sbrk_r>
   8256e:	68ab      	ldr	r3, [r5, #8]
   82570:	1ac2      	subs	r2, r0, r3
   82572:	2a0f      	cmp	r2, #15
   82574:	ddde      	ble.n	82534 <_malloc_trim_r+0x3c>
   82576:	4d06      	ldr	r5, [pc, #24]	; (82590 <_malloc_trim_r+0x98>)
   82578:	4904      	ldr	r1, [pc, #16]	; (8258c <_malloc_trim_r+0x94>)
   8257a:	682d      	ldr	r5, [r5, #0]
   8257c:	f042 0201 	orr.w	r2, r2, #1
   82580:	1b40      	subs	r0, r0, r5
   82582:	605a      	str	r2, [r3, #4]
   82584:	6008      	str	r0, [r1, #0]
   82586:	e7d5      	b.n	82534 <_malloc_trim_r+0x3c>
   82588:	200705d0 	.word	0x200705d0
   8258c:	20070b24 	.word	0x20070b24
   82590:	200709dc 	.word	0x200709dc

00082594 <_free_r>:
   82594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82598:	460d      	mov	r5, r1
   8259a:	4606      	mov	r6, r0
   8259c:	2900      	cmp	r1, #0
   8259e:	d055      	beq.n	8264c <_free_r+0xb8>
   825a0:	f000 feb8 	bl	83314 <__malloc_lock>
   825a4:	f855 1c04 	ldr.w	r1, [r5, #-4]
   825a8:	f8df c170 	ldr.w	ip, [pc, #368]	; 8271c <_free_r+0x188>
   825ac:	f1a5 0408 	sub.w	r4, r5, #8
   825b0:	f021 0301 	bic.w	r3, r1, #1
   825b4:	18e2      	adds	r2, r4, r3
   825b6:	f8dc 0008 	ldr.w	r0, [ip, #8]
   825ba:	6857      	ldr	r7, [r2, #4]
   825bc:	4290      	cmp	r0, r2
   825be:	f027 0703 	bic.w	r7, r7, #3
   825c2:	d068      	beq.n	82696 <_free_r+0x102>
   825c4:	f011 0101 	ands.w	r1, r1, #1
   825c8:	6057      	str	r7, [r2, #4]
   825ca:	d032      	beq.n	82632 <_free_r+0x9e>
   825cc:	2100      	movs	r1, #0
   825ce:	19d0      	adds	r0, r2, r7
   825d0:	6840      	ldr	r0, [r0, #4]
   825d2:	07c0      	lsls	r0, r0, #31
   825d4:	d406      	bmi.n	825e4 <_free_r+0x50>
   825d6:	443b      	add	r3, r7
   825d8:	6890      	ldr	r0, [r2, #8]
   825da:	2900      	cmp	r1, #0
   825dc:	d04d      	beq.n	8267a <_free_r+0xe6>
   825de:	68d2      	ldr	r2, [r2, #12]
   825e0:	60c2      	str	r2, [r0, #12]
   825e2:	6090      	str	r0, [r2, #8]
   825e4:	f043 0201 	orr.w	r2, r3, #1
   825e8:	6062      	str	r2, [r4, #4]
   825ea:	50e3      	str	r3, [r4, r3]
   825ec:	b9e1      	cbnz	r1, 82628 <_free_r+0x94>
   825ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   825f2:	d32d      	bcc.n	82650 <_free_r+0xbc>
   825f4:	0a5a      	lsrs	r2, r3, #9
   825f6:	2a04      	cmp	r2, #4
   825f8:	d869      	bhi.n	826ce <_free_r+0x13a>
   825fa:	0998      	lsrs	r0, r3, #6
   825fc:	3038      	adds	r0, #56	; 0x38
   825fe:	0041      	lsls	r1, r0, #1
   82600:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   82604:	f8dc 2008 	ldr.w	r2, [ip, #8]
   82608:	4944      	ldr	r1, [pc, #272]	; (8271c <_free_r+0x188>)
   8260a:	4562      	cmp	r2, ip
   8260c:	d065      	beq.n	826da <_free_r+0x146>
   8260e:	6851      	ldr	r1, [r2, #4]
   82610:	f021 0103 	bic.w	r1, r1, #3
   82614:	428b      	cmp	r3, r1
   82616:	d202      	bcs.n	8261e <_free_r+0x8a>
   82618:	6892      	ldr	r2, [r2, #8]
   8261a:	4594      	cmp	ip, r2
   8261c:	d1f7      	bne.n	8260e <_free_r+0x7a>
   8261e:	68d3      	ldr	r3, [r2, #12]
   82620:	60e3      	str	r3, [r4, #12]
   82622:	60a2      	str	r2, [r4, #8]
   82624:	609c      	str	r4, [r3, #8]
   82626:	60d4      	str	r4, [r2, #12]
   82628:	4630      	mov	r0, r6
   8262a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8262e:	f000 be73 	b.w	83318 <__malloc_unlock>
   82632:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82636:	f10c 0808 	add.w	r8, ip, #8
   8263a:	1b64      	subs	r4, r4, r5
   8263c:	68a0      	ldr	r0, [r4, #8]
   8263e:	442b      	add	r3, r5
   82640:	4540      	cmp	r0, r8
   82642:	d042      	beq.n	826ca <_free_r+0x136>
   82644:	68e5      	ldr	r5, [r4, #12]
   82646:	60c5      	str	r5, [r0, #12]
   82648:	60a8      	str	r0, [r5, #8]
   8264a:	e7c0      	b.n	825ce <_free_r+0x3a>
   8264c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82650:	08db      	lsrs	r3, r3, #3
   82652:	109a      	asrs	r2, r3, #2
   82654:	2001      	movs	r0, #1
   82656:	4090      	lsls	r0, r2
   82658:	f8dc 1004 	ldr.w	r1, [ip, #4]
   8265c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   82660:	689a      	ldr	r2, [r3, #8]
   82662:	4301      	orrs	r1, r0
   82664:	60a2      	str	r2, [r4, #8]
   82666:	60e3      	str	r3, [r4, #12]
   82668:	f8cc 1004 	str.w	r1, [ip, #4]
   8266c:	4630      	mov	r0, r6
   8266e:	609c      	str	r4, [r3, #8]
   82670:	60d4      	str	r4, [r2, #12]
   82672:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82676:	f000 be4f 	b.w	83318 <__malloc_unlock>
   8267a:	4d29      	ldr	r5, [pc, #164]	; (82720 <_free_r+0x18c>)
   8267c:	42a8      	cmp	r0, r5
   8267e:	d1ae      	bne.n	825de <_free_r+0x4a>
   82680:	f043 0201 	orr.w	r2, r3, #1
   82684:	f8cc 4014 	str.w	r4, [ip, #20]
   82688:	f8cc 4010 	str.w	r4, [ip, #16]
   8268c:	60e0      	str	r0, [r4, #12]
   8268e:	60a0      	str	r0, [r4, #8]
   82690:	6062      	str	r2, [r4, #4]
   82692:	50e3      	str	r3, [r4, r3]
   82694:	e7c8      	b.n	82628 <_free_r+0x94>
   82696:	441f      	add	r7, r3
   82698:	07cb      	lsls	r3, r1, #31
   8269a:	d407      	bmi.n	826ac <_free_r+0x118>
   8269c:	f855 1c08 	ldr.w	r1, [r5, #-8]
   826a0:	1a64      	subs	r4, r4, r1
   826a2:	68e3      	ldr	r3, [r4, #12]
   826a4:	68a2      	ldr	r2, [r4, #8]
   826a6:	440f      	add	r7, r1
   826a8:	60d3      	str	r3, [r2, #12]
   826aa:	609a      	str	r2, [r3, #8]
   826ac:	4b1d      	ldr	r3, [pc, #116]	; (82724 <_free_r+0x190>)
   826ae:	f047 0201 	orr.w	r2, r7, #1
   826b2:	681b      	ldr	r3, [r3, #0]
   826b4:	6062      	str	r2, [r4, #4]
   826b6:	429f      	cmp	r7, r3
   826b8:	f8cc 4008 	str.w	r4, [ip, #8]
   826bc:	d3b4      	bcc.n	82628 <_free_r+0x94>
   826be:	4b1a      	ldr	r3, [pc, #104]	; (82728 <_free_r+0x194>)
   826c0:	4630      	mov	r0, r6
   826c2:	6819      	ldr	r1, [r3, #0]
   826c4:	f7ff ff18 	bl	824f8 <_malloc_trim_r>
   826c8:	e7ae      	b.n	82628 <_free_r+0x94>
   826ca:	2101      	movs	r1, #1
   826cc:	e77f      	b.n	825ce <_free_r+0x3a>
   826ce:	2a14      	cmp	r2, #20
   826d0:	d80b      	bhi.n	826ea <_free_r+0x156>
   826d2:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   826d6:	0041      	lsls	r1, r0, #1
   826d8:	e792      	b.n	82600 <_free_r+0x6c>
   826da:	1080      	asrs	r0, r0, #2
   826dc:	2501      	movs	r5, #1
   826de:	4085      	lsls	r5, r0
   826e0:	6848      	ldr	r0, [r1, #4]
   826e2:	4613      	mov	r3, r2
   826e4:	4328      	orrs	r0, r5
   826e6:	6048      	str	r0, [r1, #4]
   826e8:	e79a      	b.n	82620 <_free_r+0x8c>
   826ea:	2a54      	cmp	r2, #84	; 0x54
   826ec:	d803      	bhi.n	826f6 <_free_r+0x162>
   826ee:	0b18      	lsrs	r0, r3, #12
   826f0:	306e      	adds	r0, #110	; 0x6e
   826f2:	0041      	lsls	r1, r0, #1
   826f4:	e784      	b.n	82600 <_free_r+0x6c>
   826f6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   826fa:	d803      	bhi.n	82704 <_free_r+0x170>
   826fc:	0bd8      	lsrs	r0, r3, #15
   826fe:	3077      	adds	r0, #119	; 0x77
   82700:	0041      	lsls	r1, r0, #1
   82702:	e77d      	b.n	82600 <_free_r+0x6c>
   82704:	f240 5154 	movw	r1, #1364	; 0x554
   82708:	428a      	cmp	r2, r1
   8270a:	d803      	bhi.n	82714 <_free_r+0x180>
   8270c:	0c98      	lsrs	r0, r3, #18
   8270e:	307c      	adds	r0, #124	; 0x7c
   82710:	0041      	lsls	r1, r0, #1
   82712:	e775      	b.n	82600 <_free_r+0x6c>
   82714:	21fc      	movs	r1, #252	; 0xfc
   82716:	207e      	movs	r0, #126	; 0x7e
   82718:	e772      	b.n	82600 <_free_r+0x6c>
   8271a:	bf00      	nop
   8271c:	200705d0 	.word	0x200705d0
   82720:	200705d8 	.word	0x200705d8
   82724:	200709d8 	.word	0x200709d8
   82728:	20070b20 	.word	0x20070b20

0008272c <__sfvwrite_r>:
   8272c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82730:	6893      	ldr	r3, [r2, #8]
   82732:	b083      	sub	sp, #12
   82734:	4616      	mov	r6, r2
   82736:	4681      	mov	r9, r0
   82738:	460c      	mov	r4, r1
   8273a:	b32b      	cbz	r3, 82788 <__sfvwrite_r+0x5c>
   8273c:	898b      	ldrh	r3, [r1, #12]
   8273e:	0719      	lsls	r1, r3, #28
   82740:	d526      	bpl.n	82790 <__sfvwrite_r+0x64>
   82742:	6922      	ldr	r2, [r4, #16]
   82744:	b322      	cbz	r2, 82790 <__sfvwrite_r+0x64>
   82746:	f003 0202 	and.w	r2, r3, #2
   8274a:	b292      	uxth	r2, r2
   8274c:	6835      	ldr	r5, [r6, #0]
   8274e:	2a00      	cmp	r2, #0
   82750:	d02c      	beq.n	827ac <__sfvwrite_r+0x80>
   82752:	f04f 0a00 	mov.w	sl, #0
   82756:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 82a40 <__sfvwrite_r+0x314>
   8275a:	46d0      	mov	r8, sl
   8275c:	45d8      	cmp	r8, fp
   8275e:	bf34      	ite	cc
   82760:	4643      	movcc	r3, r8
   82762:	465b      	movcs	r3, fp
   82764:	4652      	mov	r2, sl
   82766:	4648      	mov	r0, r9
   82768:	f1b8 0f00 	cmp.w	r8, #0
   8276c:	d04f      	beq.n	8280e <__sfvwrite_r+0xe2>
   8276e:	69e1      	ldr	r1, [r4, #28]
   82770:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82772:	47b8      	blx	r7
   82774:	2800      	cmp	r0, #0
   82776:	dd56      	ble.n	82826 <__sfvwrite_r+0xfa>
   82778:	68b3      	ldr	r3, [r6, #8]
   8277a:	4482      	add	sl, r0
   8277c:	1a1b      	subs	r3, r3, r0
   8277e:	ebc0 0808 	rsb	r8, r0, r8
   82782:	60b3      	str	r3, [r6, #8]
   82784:	2b00      	cmp	r3, #0
   82786:	d1e9      	bne.n	8275c <__sfvwrite_r+0x30>
   82788:	2000      	movs	r0, #0
   8278a:	b003      	add	sp, #12
   8278c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82790:	4648      	mov	r0, r9
   82792:	4621      	mov	r1, r4
   82794:	f7ff fc88 	bl	820a8 <__swsetup_r>
   82798:	2800      	cmp	r0, #0
   8279a:	f040 8148 	bne.w	82a2e <__sfvwrite_r+0x302>
   8279e:	89a3      	ldrh	r3, [r4, #12]
   827a0:	6835      	ldr	r5, [r6, #0]
   827a2:	f003 0202 	and.w	r2, r3, #2
   827a6:	b292      	uxth	r2, r2
   827a8:	2a00      	cmp	r2, #0
   827aa:	d1d2      	bne.n	82752 <__sfvwrite_r+0x26>
   827ac:	f013 0a01 	ands.w	sl, r3, #1
   827b0:	d142      	bne.n	82838 <__sfvwrite_r+0x10c>
   827b2:	46d0      	mov	r8, sl
   827b4:	f1b8 0f00 	cmp.w	r8, #0
   827b8:	d023      	beq.n	82802 <__sfvwrite_r+0xd6>
   827ba:	059a      	lsls	r2, r3, #22
   827bc:	68a7      	ldr	r7, [r4, #8]
   827be:	d576      	bpl.n	828ae <__sfvwrite_r+0x182>
   827c0:	45b8      	cmp	r8, r7
   827c2:	f0c0 80a4 	bcc.w	8290e <__sfvwrite_r+0x1e2>
   827c6:	f413 6f90 	tst.w	r3, #1152	; 0x480
   827ca:	f040 80b2 	bne.w	82932 <__sfvwrite_r+0x206>
   827ce:	6820      	ldr	r0, [r4, #0]
   827d0:	46bb      	mov	fp, r7
   827d2:	4651      	mov	r1, sl
   827d4:	465a      	mov	r2, fp
   827d6:	f000 fd37 	bl	83248 <memmove>
   827da:	68a2      	ldr	r2, [r4, #8]
   827dc:	6821      	ldr	r1, [r4, #0]
   827de:	1bd2      	subs	r2, r2, r7
   827e0:	eb01 030b 	add.w	r3, r1, fp
   827e4:	60a2      	str	r2, [r4, #8]
   827e6:	6023      	str	r3, [r4, #0]
   827e8:	4642      	mov	r2, r8
   827ea:	68b3      	ldr	r3, [r6, #8]
   827ec:	4492      	add	sl, r2
   827ee:	1a9b      	subs	r3, r3, r2
   827f0:	ebc2 0808 	rsb	r8, r2, r8
   827f4:	60b3      	str	r3, [r6, #8]
   827f6:	2b00      	cmp	r3, #0
   827f8:	d0c6      	beq.n	82788 <__sfvwrite_r+0x5c>
   827fa:	89a3      	ldrh	r3, [r4, #12]
   827fc:	f1b8 0f00 	cmp.w	r8, #0
   82800:	d1db      	bne.n	827ba <__sfvwrite_r+0x8e>
   82802:	f8d5 a000 	ldr.w	sl, [r5]
   82806:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8280a:	3508      	adds	r5, #8
   8280c:	e7d2      	b.n	827b4 <__sfvwrite_r+0x88>
   8280e:	f8d5 a000 	ldr.w	sl, [r5]
   82812:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82816:	3508      	adds	r5, #8
   82818:	e7a0      	b.n	8275c <__sfvwrite_r+0x30>
   8281a:	4648      	mov	r0, r9
   8281c:	4621      	mov	r1, r4
   8281e:	f7ff fd59 	bl	822d4 <_fflush_r>
   82822:	2800      	cmp	r0, #0
   82824:	d059      	beq.n	828da <__sfvwrite_r+0x1ae>
   82826:	89a3      	ldrh	r3, [r4, #12]
   82828:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8282c:	f04f 30ff 	mov.w	r0, #4294967295
   82830:	81a3      	strh	r3, [r4, #12]
   82832:	b003      	add	sp, #12
   82834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82838:	4692      	mov	sl, r2
   8283a:	9201      	str	r2, [sp, #4]
   8283c:	4693      	mov	fp, r2
   8283e:	4690      	mov	r8, r2
   82840:	f1b8 0f00 	cmp.w	r8, #0
   82844:	d02b      	beq.n	8289e <__sfvwrite_r+0x172>
   82846:	9f01      	ldr	r7, [sp, #4]
   82848:	2f00      	cmp	r7, #0
   8284a:	d064      	beq.n	82916 <__sfvwrite_r+0x1ea>
   8284c:	6820      	ldr	r0, [r4, #0]
   8284e:	6921      	ldr	r1, [r4, #16]
   82850:	45c2      	cmp	sl, r8
   82852:	bf34      	ite	cc
   82854:	4653      	movcc	r3, sl
   82856:	4643      	movcs	r3, r8
   82858:	4288      	cmp	r0, r1
   8285a:	461f      	mov	r7, r3
   8285c:	f8d4 c008 	ldr.w	ip, [r4, #8]
   82860:	6962      	ldr	r2, [r4, #20]
   82862:	d903      	bls.n	8286c <__sfvwrite_r+0x140>
   82864:	4494      	add	ip, r2
   82866:	4563      	cmp	r3, ip
   82868:	f300 80ae 	bgt.w	829c8 <__sfvwrite_r+0x29c>
   8286c:	4293      	cmp	r3, r2
   8286e:	db36      	blt.n	828de <__sfvwrite_r+0x1b2>
   82870:	4613      	mov	r3, r2
   82872:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82874:	4648      	mov	r0, r9
   82876:	69e1      	ldr	r1, [r4, #28]
   82878:	465a      	mov	r2, fp
   8287a:	47b8      	blx	r7
   8287c:	1e07      	subs	r7, r0, #0
   8287e:	ddd2      	ble.n	82826 <__sfvwrite_r+0xfa>
   82880:	ebba 0a07 	subs.w	sl, sl, r7
   82884:	d03a      	beq.n	828fc <__sfvwrite_r+0x1d0>
   82886:	68b3      	ldr	r3, [r6, #8]
   82888:	44bb      	add	fp, r7
   8288a:	1bdb      	subs	r3, r3, r7
   8288c:	ebc7 0808 	rsb	r8, r7, r8
   82890:	60b3      	str	r3, [r6, #8]
   82892:	2b00      	cmp	r3, #0
   82894:	f43f af78 	beq.w	82788 <__sfvwrite_r+0x5c>
   82898:	f1b8 0f00 	cmp.w	r8, #0
   8289c:	d1d3      	bne.n	82846 <__sfvwrite_r+0x11a>
   8289e:	2700      	movs	r7, #0
   828a0:	f8d5 b000 	ldr.w	fp, [r5]
   828a4:	f8d5 8004 	ldr.w	r8, [r5, #4]
   828a8:	9701      	str	r7, [sp, #4]
   828aa:	3508      	adds	r5, #8
   828ac:	e7c8      	b.n	82840 <__sfvwrite_r+0x114>
   828ae:	6820      	ldr	r0, [r4, #0]
   828b0:	6923      	ldr	r3, [r4, #16]
   828b2:	4298      	cmp	r0, r3
   828b4:	d802      	bhi.n	828bc <__sfvwrite_r+0x190>
   828b6:	6963      	ldr	r3, [r4, #20]
   828b8:	4598      	cmp	r8, r3
   828ba:	d272      	bcs.n	829a2 <__sfvwrite_r+0x276>
   828bc:	45b8      	cmp	r8, r7
   828be:	bf38      	it	cc
   828c0:	4647      	movcc	r7, r8
   828c2:	463a      	mov	r2, r7
   828c4:	4651      	mov	r1, sl
   828c6:	f000 fcbf 	bl	83248 <memmove>
   828ca:	68a3      	ldr	r3, [r4, #8]
   828cc:	6822      	ldr	r2, [r4, #0]
   828ce:	1bdb      	subs	r3, r3, r7
   828d0:	443a      	add	r2, r7
   828d2:	60a3      	str	r3, [r4, #8]
   828d4:	6022      	str	r2, [r4, #0]
   828d6:	2b00      	cmp	r3, #0
   828d8:	d09f      	beq.n	8281a <__sfvwrite_r+0xee>
   828da:	463a      	mov	r2, r7
   828dc:	e785      	b.n	827ea <__sfvwrite_r+0xbe>
   828de:	461a      	mov	r2, r3
   828e0:	4659      	mov	r1, fp
   828e2:	9300      	str	r3, [sp, #0]
   828e4:	f000 fcb0 	bl	83248 <memmove>
   828e8:	9b00      	ldr	r3, [sp, #0]
   828ea:	68a1      	ldr	r1, [r4, #8]
   828ec:	6822      	ldr	r2, [r4, #0]
   828ee:	1ac9      	subs	r1, r1, r3
   828f0:	ebba 0a07 	subs.w	sl, sl, r7
   828f4:	4413      	add	r3, r2
   828f6:	60a1      	str	r1, [r4, #8]
   828f8:	6023      	str	r3, [r4, #0]
   828fa:	d1c4      	bne.n	82886 <__sfvwrite_r+0x15a>
   828fc:	4648      	mov	r0, r9
   828fe:	4621      	mov	r1, r4
   82900:	f7ff fce8 	bl	822d4 <_fflush_r>
   82904:	2800      	cmp	r0, #0
   82906:	d18e      	bne.n	82826 <__sfvwrite_r+0xfa>
   82908:	f8cd a004 	str.w	sl, [sp, #4]
   8290c:	e7bb      	b.n	82886 <__sfvwrite_r+0x15a>
   8290e:	6820      	ldr	r0, [r4, #0]
   82910:	4647      	mov	r7, r8
   82912:	46c3      	mov	fp, r8
   82914:	e75d      	b.n	827d2 <__sfvwrite_r+0xa6>
   82916:	4658      	mov	r0, fp
   82918:	210a      	movs	r1, #10
   8291a:	4642      	mov	r2, r8
   8291c:	f000 fbd4 	bl	830c8 <memchr>
   82920:	2800      	cmp	r0, #0
   82922:	d07f      	beq.n	82a24 <__sfvwrite_r+0x2f8>
   82924:	f100 0a01 	add.w	sl, r0, #1
   82928:	2701      	movs	r7, #1
   8292a:	ebcb 0a0a 	rsb	sl, fp, sl
   8292e:	9701      	str	r7, [sp, #4]
   82930:	e78c      	b.n	8284c <__sfvwrite_r+0x120>
   82932:	6822      	ldr	r2, [r4, #0]
   82934:	6921      	ldr	r1, [r4, #16]
   82936:	6967      	ldr	r7, [r4, #20]
   82938:	ebc1 0c02 	rsb	ip, r1, r2
   8293c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   82940:	f10c 0201 	add.w	r2, ip, #1
   82944:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   82948:	4442      	add	r2, r8
   8294a:	107f      	asrs	r7, r7, #1
   8294c:	4297      	cmp	r7, r2
   8294e:	bf34      	ite	cc
   82950:	4617      	movcc	r7, r2
   82952:	463a      	movcs	r2, r7
   82954:	055b      	lsls	r3, r3, #21
   82956:	d54f      	bpl.n	829f8 <__sfvwrite_r+0x2cc>
   82958:	4611      	mov	r1, r2
   8295a:	4648      	mov	r0, r9
   8295c:	f8cd c000 	str.w	ip, [sp]
   82960:	f000 f916 	bl	82b90 <_malloc_r>
   82964:	f8dd c000 	ldr.w	ip, [sp]
   82968:	4683      	mov	fp, r0
   8296a:	2800      	cmp	r0, #0
   8296c:	d062      	beq.n	82a34 <__sfvwrite_r+0x308>
   8296e:	4662      	mov	r2, ip
   82970:	6921      	ldr	r1, [r4, #16]
   82972:	f8cd c000 	str.w	ip, [sp]
   82976:	f000 fbf1 	bl	8315c <memcpy>
   8297a:	89a2      	ldrh	r2, [r4, #12]
   8297c:	f8dd c000 	ldr.w	ip, [sp]
   82980:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   82984:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82988:	81a2      	strh	r2, [r4, #12]
   8298a:	eb0b 000c 	add.w	r0, fp, ip
   8298e:	ebcc 0207 	rsb	r2, ip, r7
   82992:	f8c4 b010 	str.w	fp, [r4, #16]
   82996:	6167      	str	r7, [r4, #20]
   82998:	6020      	str	r0, [r4, #0]
   8299a:	60a2      	str	r2, [r4, #8]
   8299c:	4647      	mov	r7, r8
   8299e:	46c3      	mov	fp, r8
   829a0:	e717      	b.n	827d2 <__sfvwrite_r+0xa6>
   829a2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   829a6:	4590      	cmp	r8, r2
   829a8:	bf38      	it	cc
   829aa:	4642      	movcc	r2, r8
   829ac:	fb92 f2f3 	sdiv	r2, r2, r3
   829b0:	fb02 f303 	mul.w	r3, r2, r3
   829b4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   829b6:	4648      	mov	r0, r9
   829b8:	69e1      	ldr	r1, [r4, #28]
   829ba:	4652      	mov	r2, sl
   829bc:	47b8      	blx	r7
   829be:	2800      	cmp	r0, #0
   829c0:	f77f af31 	ble.w	82826 <__sfvwrite_r+0xfa>
   829c4:	4602      	mov	r2, r0
   829c6:	e710      	b.n	827ea <__sfvwrite_r+0xbe>
   829c8:	4662      	mov	r2, ip
   829ca:	4659      	mov	r1, fp
   829cc:	f8cd c000 	str.w	ip, [sp]
   829d0:	f000 fc3a 	bl	83248 <memmove>
   829d4:	f8dd c000 	ldr.w	ip, [sp]
   829d8:	6823      	ldr	r3, [r4, #0]
   829da:	4648      	mov	r0, r9
   829dc:	4463      	add	r3, ip
   829de:	6023      	str	r3, [r4, #0]
   829e0:	4621      	mov	r1, r4
   829e2:	f8cd c000 	str.w	ip, [sp]
   829e6:	f7ff fc75 	bl	822d4 <_fflush_r>
   829ea:	f8dd c000 	ldr.w	ip, [sp]
   829ee:	2800      	cmp	r0, #0
   829f0:	f47f af19 	bne.w	82826 <__sfvwrite_r+0xfa>
   829f4:	4667      	mov	r7, ip
   829f6:	e743      	b.n	82880 <__sfvwrite_r+0x154>
   829f8:	4648      	mov	r0, r9
   829fa:	f8cd c000 	str.w	ip, [sp]
   829fe:	f000 fc8d 	bl	8331c <_realloc_r>
   82a02:	f8dd c000 	ldr.w	ip, [sp]
   82a06:	4683      	mov	fp, r0
   82a08:	2800      	cmp	r0, #0
   82a0a:	d1be      	bne.n	8298a <__sfvwrite_r+0x25e>
   82a0c:	4648      	mov	r0, r9
   82a0e:	6921      	ldr	r1, [r4, #16]
   82a10:	f7ff fdc0 	bl	82594 <_free_r>
   82a14:	89a3      	ldrh	r3, [r4, #12]
   82a16:	220c      	movs	r2, #12
   82a18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   82a1c:	b29b      	uxth	r3, r3
   82a1e:	f8c9 2000 	str.w	r2, [r9]
   82a22:	e701      	b.n	82828 <__sfvwrite_r+0xfc>
   82a24:	2701      	movs	r7, #1
   82a26:	f108 0a01 	add.w	sl, r8, #1
   82a2a:	9701      	str	r7, [sp, #4]
   82a2c:	e70e      	b.n	8284c <__sfvwrite_r+0x120>
   82a2e:	f04f 30ff 	mov.w	r0, #4294967295
   82a32:	e6aa      	b.n	8278a <__sfvwrite_r+0x5e>
   82a34:	230c      	movs	r3, #12
   82a36:	f8c9 3000 	str.w	r3, [r9]
   82a3a:	89a3      	ldrh	r3, [r4, #12]
   82a3c:	e6f4      	b.n	82828 <__sfvwrite_r+0xfc>
   82a3e:	bf00      	nop
   82a40:	7ffffc00 	.word	0x7ffffc00

00082a44 <_fwalk>:
   82a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82a48:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   82a4c:	4688      	mov	r8, r1
   82a4e:	d019      	beq.n	82a84 <_fwalk+0x40>
   82a50:	2600      	movs	r6, #0
   82a52:	687d      	ldr	r5, [r7, #4]
   82a54:	68bc      	ldr	r4, [r7, #8]
   82a56:	3d01      	subs	r5, #1
   82a58:	d40e      	bmi.n	82a78 <_fwalk+0x34>
   82a5a:	89a3      	ldrh	r3, [r4, #12]
   82a5c:	3d01      	subs	r5, #1
   82a5e:	2b01      	cmp	r3, #1
   82a60:	d906      	bls.n	82a70 <_fwalk+0x2c>
   82a62:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82a66:	4620      	mov	r0, r4
   82a68:	3301      	adds	r3, #1
   82a6a:	d001      	beq.n	82a70 <_fwalk+0x2c>
   82a6c:	47c0      	blx	r8
   82a6e:	4306      	orrs	r6, r0
   82a70:	1c6b      	adds	r3, r5, #1
   82a72:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82a76:	d1f0      	bne.n	82a5a <_fwalk+0x16>
   82a78:	683f      	ldr	r7, [r7, #0]
   82a7a:	2f00      	cmp	r7, #0
   82a7c:	d1e9      	bne.n	82a52 <_fwalk+0xe>
   82a7e:	4630      	mov	r0, r6
   82a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82a84:	463e      	mov	r6, r7
   82a86:	4630      	mov	r0, r6
   82a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082a8c <__locale_charset>:
   82a8c:	4800      	ldr	r0, [pc, #0]	; (82a90 <__locale_charset+0x4>)
   82a8e:	4770      	bx	lr
   82a90:	200705ac 	.word	0x200705ac

00082a94 <__locale_mb_cur_max>:
   82a94:	4b01      	ldr	r3, [pc, #4]	; (82a9c <__locale_mb_cur_max+0x8>)
   82a96:	6818      	ldr	r0, [r3, #0]
   82a98:	4770      	bx	lr
   82a9a:	bf00      	nop
   82a9c:	200705cc 	.word	0x200705cc

00082aa0 <__smakebuf_r>:
   82aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
   82aa2:	898b      	ldrh	r3, [r1, #12]
   82aa4:	b091      	sub	sp, #68	; 0x44
   82aa6:	b29a      	uxth	r2, r3
   82aa8:	0796      	lsls	r6, r2, #30
   82aaa:	460c      	mov	r4, r1
   82aac:	4605      	mov	r5, r0
   82aae:	d437      	bmi.n	82b20 <__smakebuf_r+0x80>
   82ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82ab4:	2900      	cmp	r1, #0
   82ab6:	db17      	blt.n	82ae8 <__smakebuf_r+0x48>
   82ab8:	aa01      	add	r2, sp, #4
   82aba:	f000 ffaf 	bl	83a1c <_fstat_r>
   82abe:	2800      	cmp	r0, #0
   82ac0:	db10      	blt.n	82ae4 <__smakebuf_r+0x44>
   82ac2:	9b02      	ldr	r3, [sp, #8]
   82ac4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   82ac8:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   82acc:	424f      	negs	r7, r1
   82ace:	414f      	adcs	r7, r1
   82ad0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   82ad4:	d02c      	beq.n	82b30 <__smakebuf_r+0x90>
   82ad6:	89a3      	ldrh	r3, [r4, #12]
   82ad8:	f44f 6680 	mov.w	r6, #1024	; 0x400
   82adc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82ae0:	81a3      	strh	r3, [r4, #12]
   82ae2:	e00b      	b.n	82afc <__smakebuf_r+0x5c>
   82ae4:	89a3      	ldrh	r3, [r4, #12]
   82ae6:	b29a      	uxth	r2, r3
   82ae8:	f012 0f80 	tst.w	r2, #128	; 0x80
   82aec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82af0:	81a3      	strh	r3, [r4, #12]
   82af2:	bf14      	ite	ne
   82af4:	2640      	movne	r6, #64	; 0x40
   82af6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   82afa:	2700      	movs	r7, #0
   82afc:	4628      	mov	r0, r5
   82afe:	4631      	mov	r1, r6
   82b00:	f000 f846 	bl	82b90 <_malloc_r>
   82b04:	89a3      	ldrh	r3, [r4, #12]
   82b06:	2800      	cmp	r0, #0
   82b08:	d029      	beq.n	82b5e <__smakebuf_r+0xbe>
   82b0a:	4a1b      	ldr	r2, [pc, #108]	; (82b78 <__smakebuf_r+0xd8>)
   82b0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82b10:	63ea      	str	r2, [r5, #60]	; 0x3c
   82b12:	81a3      	strh	r3, [r4, #12]
   82b14:	6020      	str	r0, [r4, #0]
   82b16:	6120      	str	r0, [r4, #16]
   82b18:	6166      	str	r6, [r4, #20]
   82b1a:	b9a7      	cbnz	r7, 82b46 <__smakebuf_r+0xa6>
   82b1c:	b011      	add	sp, #68	; 0x44
   82b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82b20:	f101 0343 	add.w	r3, r1, #67	; 0x43
   82b24:	2201      	movs	r2, #1
   82b26:	600b      	str	r3, [r1, #0]
   82b28:	610b      	str	r3, [r1, #16]
   82b2a:	614a      	str	r2, [r1, #20]
   82b2c:	b011      	add	sp, #68	; 0x44
   82b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82b30:	4a12      	ldr	r2, [pc, #72]	; (82b7c <__smakebuf_r+0xdc>)
   82b32:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82b34:	4293      	cmp	r3, r2
   82b36:	d1ce      	bne.n	82ad6 <__smakebuf_r+0x36>
   82b38:	89a3      	ldrh	r3, [r4, #12]
   82b3a:	f44f 6680 	mov.w	r6, #1024	; 0x400
   82b3e:	4333      	orrs	r3, r6
   82b40:	81a3      	strh	r3, [r4, #12]
   82b42:	64e6      	str	r6, [r4, #76]	; 0x4c
   82b44:	e7da      	b.n	82afc <__smakebuf_r+0x5c>
   82b46:	4628      	mov	r0, r5
   82b48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82b4c:	f000 ff7a 	bl	83a44 <_isatty_r>
   82b50:	2800      	cmp	r0, #0
   82b52:	d0e3      	beq.n	82b1c <__smakebuf_r+0x7c>
   82b54:	89a3      	ldrh	r3, [r4, #12]
   82b56:	f043 0301 	orr.w	r3, r3, #1
   82b5a:	81a3      	strh	r3, [r4, #12]
   82b5c:	e7de      	b.n	82b1c <__smakebuf_r+0x7c>
   82b5e:	059a      	lsls	r2, r3, #22
   82b60:	d4dc      	bmi.n	82b1c <__smakebuf_r+0x7c>
   82b62:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82b66:	f043 0302 	orr.w	r3, r3, #2
   82b6a:	2101      	movs	r1, #1
   82b6c:	81a3      	strh	r3, [r4, #12]
   82b6e:	6022      	str	r2, [r4, #0]
   82b70:	6122      	str	r2, [r4, #16]
   82b72:	6161      	str	r1, [r4, #20]
   82b74:	e7d2      	b.n	82b1c <__smakebuf_r+0x7c>
   82b76:	bf00      	nop
   82b78:	00082301 	.word	0x00082301
   82b7c:	0008375d 	.word	0x0008375d

00082b80 <malloc>:
   82b80:	4b02      	ldr	r3, [pc, #8]	; (82b8c <malloc+0xc>)
   82b82:	4601      	mov	r1, r0
   82b84:	6818      	ldr	r0, [r3, #0]
   82b86:	f000 b803 	b.w	82b90 <_malloc_r>
   82b8a:	bf00      	nop
   82b8c:	200705a8 	.word	0x200705a8

00082b90 <_malloc_r>:
   82b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82b94:	f101 050b 	add.w	r5, r1, #11
   82b98:	2d16      	cmp	r5, #22
   82b9a:	b083      	sub	sp, #12
   82b9c:	4606      	mov	r6, r0
   82b9e:	d927      	bls.n	82bf0 <_malloc_r+0x60>
   82ba0:	f035 0507 	bics.w	r5, r5, #7
   82ba4:	d427      	bmi.n	82bf6 <_malloc_r+0x66>
   82ba6:	42a9      	cmp	r1, r5
   82ba8:	d825      	bhi.n	82bf6 <_malloc_r+0x66>
   82baa:	4630      	mov	r0, r6
   82bac:	f000 fbb2 	bl	83314 <__malloc_lock>
   82bb0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82bb4:	d226      	bcs.n	82c04 <_malloc_r+0x74>
   82bb6:	4fc1      	ldr	r7, [pc, #772]	; (82ebc <_malloc_r+0x32c>)
   82bb8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   82bbc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   82bc0:	68dc      	ldr	r4, [r3, #12]
   82bc2:	429c      	cmp	r4, r3
   82bc4:	f000 81d2 	beq.w	82f6c <_malloc_r+0x3dc>
   82bc8:	6863      	ldr	r3, [r4, #4]
   82bca:	68e2      	ldr	r2, [r4, #12]
   82bcc:	f023 0303 	bic.w	r3, r3, #3
   82bd0:	4423      	add	r3, r4
   82bd2:	6858      	ldr	r0, [r3, #4]
   82bd4:	68a1      	ldr	r1, [r4, #8]
   82bd6:	f040 0501 	orr.w	r5, r0, #1
   82bda:	60ca      	str	r2, [r1, #12]
   82bdc:	4630      	mov	r0, r6
   82bde:	6091      	str	r1, [r2, #8]
   82be0:	605d      	str	r5, [r3, #4]
   82be2:	f000 fb99 	bl	83318 <__malloc_unlock>
   82be6:	3408      	adds	r4, #8
   82be8:	4620      	mov	r0, r4
   82bea:	b003      	add	sp, #12
   82bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82bf0:	2510      	movs	r5, #16
   82bf2:	42a9      	cmp	r1, r5
   82bf4:	d9d9      	bls.n	82baa <_malloc_r+0x1a>
   82bf6:	2400      	movs	r4, #0
   82bf8:	230c      	movs	r3, #12
   82bfa:	4620      	mov	r0, r4
   82bfc:	6033      	str	r3, [r6, #0]
   82bfe:	b003      	add	sp, #12
   82c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82c04:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   82c08:	f000 8089 	beq.w	82d1e <_malloc_r+0x18e>
   82c0c:	f1bc 0f04 	cmp.w	ip, #4
   82c10:	f200 8160 	bhi.w	82ed4 <_malloc_r+0x344>
   82c14:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   82c18:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   82c1c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82c20:	4fa6      	ldr	r7, [pc, #664]	; (82ebc <_malloc_r+0x32c>)
   82c22:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82c26:	68cc      	ldr	r4, [r1, #12]
   82c28:	42a1      	cmp	r1, r4
   82c2a:	d105      	bne.n	82c38 <_malloc_r+0xa8>
   82c2c:	e00c      	b.n	82c48 <_malloc_r+0xb8>
   82c2e:	2b00      	cmp	r3, #0
   82c30:	da79      	bge.n	82d26 <_malloc_r+0x196>
   82c32:	68e4      	ldr	r4, [r4, #12]
   82c34:	42a1      	cmp	r1, r4
   82c36:	d007      	beq.n	82c48 <_malloc_r+0xb8>
   82c38:	6862      	ldr	r2, [r4, #4]
   82c3a:	f022 0203 	bic.w	r2, r2, #3
   82c3e:	1b53      	subs	r3, r2, r5
   82c40:	2b0f      	cmp	r3, #15
   82c42:	ddf4      	ble.n	82c2e <_malloc_r+0x9e>
   82c44:	f10c 3cff 	add.w	ip, ip, #4294967295
   82c48:	f10c 0c01 	add.w	ip, ip, #1
   82c4c:	4b9b      	ldr	r3, [pc, #620]	; (82ebc <_malloc_r+0x32c>)
   82c4e:	693c      	ldr	r4, [r7, #16]
   82c50:	f103 0e08 	add.w	lr, r3, #8
   82c54:	4574      	cmp	r4, lr
   82c56:	f000 817e 	beq.w	82f56 <_malloc_r+0x3c6>
   82c5a:	6861      	ldr	r1, [r4, #4]
   82c5c:	f021 0103 	bic.w	r1, r1, #3
   82c60:	1b4a      	subs	r2, r1, r5
   82c62:	2a0f      	cmp	r2, #15
   82c64:	f300 8164 	bgt.w	82f30 <_malloc_r+0x3a0>
   82c68:	2a00      	cmp	r2, #0
   82c6a:	f8c3 e014 	str.w	lr, [r3, #20]
   82c6e:	f8c3 e010 	str.w	lr, [r3, #16]
   82c72:	da69      	bge.n	82d48 <_malloc_r+0x1b8>
   82c74:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82c78:	f080 813a 	bcs.w	82ef0 <_malloc_r+0x360>
   82c7c:	08c9      	lsrs	r1, r1, #3
   82c7e:	108a      	asrs	r2, r1, #2
   82c80:	f04f 0801 	mov.w	r8, #1
   82c84:	fa08 f802 	lsl.w	r8, r8, r2
   82c88:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   82c8c:	685a      	ldr	r2, [r3, #4]
   82c8e:	6888      	ldr	r0, [r1, #8]
   82c90:	ea48 0202 	orr.w	r2, r8, r2
   82c94:	60a0      	str	r0, [r4, #8]
   82c96:	60e1      	str	r1, [r4, #12]
   82c98:	605a      	str	r2, [r3, #4]
   82c9a:	608c      	str	r4, [r1, #8]
   82c9c:	60c4      	str	r4, [r0, #12]
   82c9e:	ea4f 03ac 	mov.w	r3, ip, asr #2
   82ca2:	2001      	movs	r0, #1
   82ca4:	4098      	lsls	r0, r3
   82ca6:	4290      	cmp	r0, r2
   82ca8:	d85b      	bhi.n	82d62 <_malloc_r+0x1d2>
   82caa:	4202      	tst	r2, r0
   82cac:	d106      	bne.n	82cbc <_malloc_r+0x12c>
   82cae:	f02c 0c03 	bic.w	ip, ip, #3
   82cb2:	0040      	lsls	r0, r0, #1
   82cb4:	4202      	tst	r2, r0
   82cb6:	f10c 0c04 	add.w	ip, ip, #4
   82cba:	d0fa      	beq.n	82cb2 <_malloc_r+0x122>
   82cbc:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   82cc0:	4644      	mov	r4, r8
   82cc2:	46e1      	mov	r9, ip
   82cc4:	68e3      	ldr	r3, [r4, #12]
   82cc6:	429c      	cmp	r4, r3
   82cc8:	d107      	bne.n	82cda <_malloc_r+0x14a>
   82cca:	e146      	b.n	82f5a <_malloc_r+0x3ca>
   82ccc:	2a00      	cmp	r2, #0
   82cce:	f280 8157 	bge.w	82f80 <_malloc_r+0x3f0>
   82cd2:	68db      	ldr	r3, [r3, #12]
   82cd4:	429c      	cmp	r4, r3
   82cd6:	f000 8140 	beq.w	82f5a <_malloc_r+0x3ca>
   82cda:	6859      	ldr	r1, [r3, #4]
   82cdc:	f021 0103 	bic.w	r1, r1, #3
   82ce0:	1b4a      	subs	r2, r1, r5
   82ce2:	2a0f      	cmp	r2, #15
   82ce4:	ddf2      	ble.n	82ccc <_malloc_r+0x13c>
   82ce6:	461c      	mov	r4, r3
   82ce8:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82cec:	68d9      	ldr	r1, [r3, #12]
   82cee:	f045 0901 	orr.w	r9, r5, #1
   82cf2:	f042 0801 	orr.w	r8, r2, #1
   82cf6:	441d      	add	r5, r3
   82cf8:	f8c3 9004 	str.w	r9, [r3, #4]
   82cfc:	4630      	mov	r0, r6
   82cfe:	f8cc 100c 	str.w	r1, [ip, #12]
   82d02:	f8c1 c008 	str.w	ip, [r1, #8]
   82d06:	617d      	str	r5, [r7, #20]
   82d08:	613d      	str	r5, [r7, #16]
   82d0a:	f8c5 e00c 	str.w	lr, [r5, #12]
   82d0e:	f8c5 e008 	str.w	lr, [r5, #8]
   82d12:	f8c5 8004 	str.w	r8, [r5, #4]
   82d16:	50aa      	str	r2, [r5, r2]
   82d18:	f000 fafe 	bl	83318 <__malloc_unlock>
   82d1c:	e764      	b.n	82be8 <_malloc_r+0x58>
   82d1e:	217e      	movs	r1, #126	; 0x7e
   82d20:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   82d24:	e77c      	b.n	82c20 <_malloc_r+0x90>
   82d26:	4422      	add	r2, r4
   82d28:	6850      	ldr	r0, [r2, #4]
   82d2a:	68e3      	ldr	r3, [r4, #12]
   82d2c:	68a1      	ldr	r1, [r4, #8]
   82d2e:	f040 0501 	orr.w	r5, r0, #1
   82d32:	60cb      	str	r3, [r1, #12]
   82d34:	4630      	mov	r0, r6
   82d36:	6099      	str	r1, [r3, #8]
   82d38:	6055      	str	r5, [r2, #4]
   82d3a:	f000 faed 	bl	83318 <__malloc_unlock>
   82d3e:	3408      	adds	r4, #8
   82d40:	4620      	mov	r0, r4
   82d42:	b003      	add	sp, #12
   82d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d48:	4421      	add	r1, r4
   82d4a:	684b      	ldr	r3, [r1, #4]
   82d4c:	4630      	mov	r0, r6
   82d4e:	f043 0301 	orr.w	r3, r3, #1
   82d52:	604b      	str	r3, [r1, #4]
   82d54:	f000 fae0 	bl	83318 <__malloc_unlock>
   82d58:	3408      	adds	r4, #8
   82d5a:	4620      	mov	r0, r4
   82d5c:	b003      	add	sp, #12
   82d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d62:	68bc      	ldr	r4, [r7, #8]
   82d64:	6863      	ldr	r3, [r4, #4]
   82d66:	f023 0903 	bic.w	r9, r3, #3
   82d6a:	45a9      	cmp	r9, r5
   82d6c:	d304      	bcc.n	82d78 <_malloc_r+0x1e8>
   82d6e:	ebc5 0309 	rsb	r3, r5, r9
   82d72:	2b0f      	cmp	r3, #15
   82d74:	f300 8091 	bgt.w	82e9a <_malloc_r+0x30a>
   82d78:	4b51      	ldr	r3, [pc, #324]	; (82ec0 <_malloc_r+0x330>)
   82d7a:	4a52      	ldr	r2, [pc, #328]	; (82ec4 <_malloc_r+0x334>)
   82d7c:	6819      	ldr	r1, [r3, #0]
   82d7e:	6813      	ldr	r3, [r2, #0]
   82d80:	eb05 0a01 	add.w	sl, r5, r1
   82d84:	3301      	adds	r3, #1
   82d86:	eb04 0b09 	add.w	fp, r4, r9
   82d8a:	f000 8161 	beq.w	83050 <_malloc_r+0x4c0>
   82d8e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   82d92:	f10a 0a0f 	add.w	sl, sl, #15
   82d96:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   82d9a:	f02a 0a0f 	bic.w	sl, sl, #15
   82d9e:	4630      	mov	r0, r6
   82da0:	4651      	mov	r1, sl
   82da2:	9201      	str	r2, [sp, #4]
   82da4:	f000 fc9a 	bl	836dc <_sbrk_r>
   82da8:	f1b0 3fff 	cmp.w	r0, #4294967295
   82dac:	4680      	mov	r8, r0
   82dae:	9a01      	ldr	r2, [sp, #4]
   82db0:	f000 8101 	beq.w	82fb6 <_malloc_r+0x426>
   82db4:	4583      	cmp	fp, r0
   82db6:	f200 80fb 	bhi.w	82fb0 <_malloc_r+0x420>
   82dba:	f8df c114 	ldr.w	ip, [pc, #276]	; 82ed0 <_malloc_r+0x340>
   82dbe:	45c3      	cmp	fp, r8
   82dc0:	f8dc 3000 	ldr.w	r3, [ip]
   82dc4:	4453      	add	r3, sl
   82dc6:	f8cc 3000 	str.w	r3, [ip]
   82dca:	f000 814a 	beq.w	83062 <_malloc_r+0x4d2>
   82dce:	6812      	ldr	r2, [r2, #0]
   82dd0:	493c      	ldr	r1, [pc, #240]	; (82ec4 <_malloc_r+0x334>)
   82dd2:	3201      	adds	r2, #1
   82dd4:	bf1b      	ittet	ne
   82dd6:	ebcb 0b08 	rsbne	fp, fp, r8
   82dda:	445b      	addne	r3, fp
   82ddc:	f8c1 8000 	streq.w	r8, [r1]
   82de0:	f8cc 3000 	strne.w	r3, [ip]
   82de4:	f018 0307 	ands.w	r3, r8, #7
   82de8:	f000 8114 	beq.w	83014 <_malloc_r+0x484>
   82dec:	f1c3 0208 	rsb	r2, r3, #8
   82df0:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   82df4:	4490      	add	r8, r2
   82df6:	3308      	adds	r3, #8
   82df8:	44c2      	add	sl, r8
   82dfa:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   82dfe:	ebca 0a03 	rsb	sl, sl, r3
   82e02:	4651      	mov	r1, sl
   82e04:	4630      	mov	r0, r6
   82e06:	f8cd c004 	str.w	ip, [sp, #4]
   82e0a:	f000 fc67 	bl	836dc <_sbrk_r>
   82e0e:	1c43      	adds	r3, r0, #1
   82e10:	f8dd c004 	ldr.w	ip, [sp, #4]
   82e14:	f000 8135 	beq.w	83082 <_malloc_r+0x4f2>
   82e18:	ebc8 0200 	rsb	r2, r8, r0
   82e1c:	4452      	add	r2, sl
   82e1e:	f042 0201 	orr.w	r2, r2, #1
   82e22:	f8dc 3000 	ldr.w	r3, [ip]
   82e26:	42bc      	cmp	r4, r7
   82e28:	4453      	add	r3, sl
   82e2a:	f8c7 8008 	str.w	r8, [r7, #8]
   82e2e:	f8cc 3000 	str.w	r3, [ip]
   82e32:	f8c8 2004 	str.w	r2, [r8, #4]
   82e36:	f8df a098 	ldr.w	sl, [pc, #152]	; 82ed0 <_malloc_r+0x340>
   82e3a:	d015      	beq.n	82e68 <_malloc_r+0x2d8>
   82e3c:	f1b9 0f0f 	cmp.w	r9, #15
   82e40:	f240 80eb 	bls.w	8301a <_malloc_r+0x48a>
   82e44:	6861      	ldr	r1, [r4, #4]
   82e46:	f1a9 020c 	sub.w	r2, r9, #12
   82e4a:	f022 0207 	bic.w	r2, r2, #7
   82e4e:	f001 0101 	and.w	r1, r1, #1
   82e52:	ea42 0e01 	orr.w	lr, r2, r1
   82e56:	2005      	movs	r0, #5
   82e58:	18a1      	adds	r1, r4, r2
   82e5a:	2a0f      	cmp	r2, #15
   82e5c:	f8c4 e004 	str.w	lr, [r4, #4]
   82e60:	6048      	str	r0, [r1, #4]
   82e62:	6088      	str	r0, [r1, #8]
   82e64:	f200 8111 	bhi.w	8308a <_malloc_r+0x4fa>
   82e68:	4a17      	ldr	r2, [pc, #92]	; (82ec8 <_malloc_r+0x338>)
   82e6a:	68bc      	ldr	r4, [r7, #8]
   82e6c:	6811      	ldr	r1, [r2, #0]
   82e6e:	428b      	cmp	r3, r1
   82e70:	bf88      	it	hi
   82e72:	6013      	strhi	r3, [r2, #0]
   82e74:	4a15      	ldr	r2, [pc, #84]	; (82ecc <_malloc_r+0x33c>)
   82e76:	6811      	ldr	r1, [r2, #0]
   82e78:	428b      	cmp	r3, r1
   82e7a:	bf88      	it	hi
   82e7c:	6013      	strhi	r3, [r2, #0]
   82e7e:	6862      	ldr	r2, [r4, #4]
   82e80:	f022 0203 	bic.w	r2, r2, #3
   82e84:	4295      	cmp	r5, r2
   82e86:	ebc5 0302 	rsb	r3, r5, r2
   82e8a:	d801      	bhi.n	82e90 <_malloc_r+0x300>
   82e8c:	2b0f      	cmp	r3, #15
   82e8e:	dc04      	bgt.n	82e9a <_malloc_r+0x30a>
   82e90:	4630      	mov	r0, r6
   82e92:	f000 fa41 	bl	83318 <__malloc_unlock>
   82e96:	2400      	movs	r4, #0
   82e98:	e6a6      	b.n	82be8 <_malloc_r+0x58>
   82e9a:	f045 0201 	orr.w	r2, r5, #1
   82e9e:	f043 0301 	orr.w	r3, r3, #1
   82ea2:	4425      	add	r5, r4
   82ea4:	6062      	str	r2, [r4, #4]
   82ea6:	4630      	mov	r0, r6
   82ea8:	60bd      	str	r5, [r7, #8]
   82eaa:	606b      	str	r3, [r5, #4]
   82eac:	f000 fa34 	bl	83318 <__malloc_unlock>
   82eb0:	3408      	adds	r4, #8
   82eb2:	4620      	mov	r0, r4
   82eb4:	b003      	add	sp, #12
   82eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82eba:	bf00      	nop
   82ebc:	200705d0 	.word	0x200705d0
   82ec0:	20070b20 	.word	0x20070b20
   82ec4:	200709dc 	.word	0x200709dc
   82ec8:	20070b1c 	.word	0x20070b1c
   82ecc:	20070b18 	.word	0x20070b18
   82ed0:	20070b24 	.word	0x20070b24
   82ed4:	f1bc 0f14 	cmp.w	ip, #20
   82ed8:	d961      	bls.n	82f9e <_malloc_r+0x40e>
   82eda:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   82ede:	f200 808f 	bhi.w	83000 <_malloc_r+0x470>
   82ee2:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   82ee6:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   82eea:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82eee:	e697      	b.n	82c20 <_malloc_r+0x90>
   82ef0:	0a4b      	lsrs	r3, r1, #9
   82ef2:	2b04      	cmp	r3, #4
   82ef4:	d958      	bls.n	82fa8 <_malloc_r+0x418>
   82ef6:	2b14      	cmp	r3, #20
   82ef8:	f200 80ad 	bhi.w	83056 <_malloc_r+0x4c6>
   82efc:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   82f00:	0050      	lsls	r0, r2, #1
   82f02:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   82f06:	6883      	ldr	r3, [r0, #8]
   82f08:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 830c4 <_malloc_r+0x534>
   82f0c:	4283      	cmp	r3, r0
   82f0e:	f000 808a 	beq.w	83026 <_malloc_r+0x496>
   82f12:	685a      	ldr	r2, [r3, #4]
   82f14:	f022 0203 	bic.w	r2, r2, #3
   82f18:	4291      	cmp	r1, r2
   82f1a:	d202      	bcs.n	82f22 <_malloc_r+0x392>
   82f1c:	689b      	ldr	r3, [r3, #8]
   82f1e:	4298      	cmp	r0, r3
   82f20:	d1f7      	bne.n	82f12 <_malloc_r+0x382>
   82f22:	68d9      	ldr	r1, [r3, #12]
   82f24:	687a      	ldr	r2, [r7, #4]
   82f26:	60e1      	str	r1, [r4, #12]
   82f28:	60a3      	str	r3, [r4, #8]
   82f2a:	608c      	str	r4, [r1, #8]
   82f2c:	60dc      	str	r4, [r3, #12]
   82f2e:	e6b6      	b.n	82c9e <_malloc_r+0x10e>
   82f30:	f045 0701 	orr.w	r7, r5, #1
   82f34:	f042 0101 	orr.w	r1, r2, #1
   82f38:	4425      	add	r5, r4
   82f3a:	6067      	str	r7, [r4, #4]
   82f3c:	4630      	mov	r0, r6
   82f3e:	615d      	str	r5, [r3, #20]
   82f40:	611d      	str	r5, [r3, #16]
   82f42:	f8c5 e00c 	str.w	lr, [r5, #12]
   82f46:	f8c5 e008 	str.w	lr, [r5, #8]
   82f4a:	6069      	str	r1, [r5, #4]
   82f4c:	50aa      	str	r2, [r5, r2]
   82f4e:	3408      	adds	r4, #8
   82f50:	f000 f9e2 	bl	83318 <__malloc_unlock>
   82f54:	e648      	b.n	82be8 <_malloc_r+0x58>
   82f56:	685a      	ldr	r2, [r3, #4]
   82f58:	e6a1      	b.n	82c9e <_malloc_r+0x10e>
   82f5a:	f109 0901 	add.w	r9, r9, #1
   82f5e:	f019 0f03 	tst.w	r9, #3
   82f62:	f104 0408 	add.w	r4, r4, #8
   82f66:	f47f aead 	bne.w	82cc4 <_malloc_r+0x134>
   82f6a:	e02d      	b.n	82fc8 <_malloc_r+0x438>
   82f6c:	f104 0308 	add.w	r3, r4, #8
   82f70:	6964      	ldr	r4, [r4, #20]
   82f72:	42a3      	cmp	r3, r4
   82f74:	bf08      	it	eq
   82f76:	f10c 0c02 	addeq.w	ip, ip, #2
   82f7a:	f43f ae67 	beq.w	82c4c <_malloc_r+0xbc>
   82f7e:	e623      	b.n	82bc8 <_malloc_r+0x38>
   82f80:	4419      	add	r1, r3
   82f82:	6848      	ldr	r0, [r1, #4]
   82f84:	461c      	mov	r4, r3
   82f86:	f854 2f08 	ldr.w	r2, [r4, #8]!
   82f8a:	68db      	ldr	r3, [r3, #12]
   82f8c:	f040 0501 	orr.w	r5, r0, #1
   82f90:	604d      	str	r5, [r1, #4]
   82f92:	4630      	mov	r0, r6
   82f94:	60d3      	str	r3, [r2, #12]
   82f96:	609a      	str	r2, [r3, #8]
   82f98:	f000 f9be 	bl	83318 <__malloc_unlock>
   82f9c:	e624      	b.n	82be8 <_malloc_r+0x58>
   82f9e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   82fa2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82fa6:	e63b      	b.n	82c20 <_malloc_r+0x90>
   82fa8:	098a      	lsrs	r2, r1, #6
   82faa:	3238      	adds	r2, #56	; 0x38
   82fac:	0050      	lsls	r0, r2, #1
   82fae:	e7a8      	b.n	82f02 <_malloc_r+0x372>
   82fb0:	42bc      	cmp	r4, r7
   82fb2:	f43f af02 	beq.w	82dba <_malloc_r+0x22a>
   82fb6:	68bc      	ldr	r4, [r7, #8]
   82fb8:	6862      	ldr	r2, [r4, #4]
   82fba:	f022 0203 	bic.w	r2, r2, #3
   82fbe:	e761      	b.n	82e84 <_malloc_r+0x2f4>
   82fc0:	f8d8 8000 	ldr.w	r8, [r8]
   82fc4:	4598      	cmp	r8, r3
   82fc6:	d17a      	bne.n	830be <_malloc_r+0x52e>
   82fc8:	f01c 0f03 	tst.w	ip, #3
   82fcc:	f1a8 0308 	sub.w	r3, r8, #8
   82fd0:	f10c 3cff 	add.w	ip, ip, #4294967295
   82fd4:	d1f4      	bne.n	82fc0 <_malloc_r+0x430>
   82fd6:	687b      	ldr	r3, [r7, #4]
   82fd8:	ea23 0300 	bic.w	r3, r3, r0
   82fdc:	607b      	str	r3, [r7, #4]
   82fde:	0040      	lsls	r0, r0, #1
   82fe0:	4298      	cmp	r0, r3
   82fe2:	f63f aebe 	bhi.w	82d62 <_malloc_r+0x1d2>
   82fe6:	2800      	cmp	r0, #0
   82fe8:	f43f aebb 	beq.w	82d62 <_malloc_r+0x1d2>
   82fec:	4203      	tst	r3, r0
   82fee:	46cc      	mov	ip, r9
   82ff0:	f47f ae64 	bne.w	82cbc <_malloc_r+0x12c>
   82ff4:	0040      	lsls	r0, r0, #1
   82ff6:	4203      	tst	r3, r0
   82ff8:	f10c 0c04 	add.w	ip, ip, #4
   82ffc:	d0fa      	beq.n	82ff4 <_malloc_r+0x464>
   82ffe:	e65d      	b.n	82cbc <_malloc_r+0x12c>
   83000:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   83004:	d819      	bhi.n	8303a <_malloc_r+0x4aa>
   83006:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   8300a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   8300e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83012:	e605      	b.n	82c20 <_malloc_r+0x90>
   83014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   83018:	e6ee      	b.n	82df8 <_malloc_r+0x268>
   8301a:	2301      	movs	r3, #1
   8301c:	f8c8 3004 	str.w	r3, [r8, #4]
   83020:	4644      	mov	r4, r8
   83022:	2200      	movs	r2, #0
   83024:	e72e      	b.n	82e84 <_malloc_r+0x2f4>
   83026:	1092      	asrs	r2, r2, #2
   83028:	2001      	movs	r0, #1
   8302a:	4090      	lsls	r0, r2
   8302c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83030:	4619      	mov	r1, r3
   83032:	4302      	orrs	r2, r0
   83034:	f8c8 2004 	str.w	r2, [r8, #4]
   83038:	e775      	b.n	82f26 <_malloc_r+0x396>
   8303a:	f240 5354 	movw	r3, #1364	; 0x554
   8303e:	459c      	cmp	ip, r3
   83040:	d81b      	bhi.n	8307a <_malloc_r+0x4ea>
   83042:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   83046:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   8304a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8304e:	e5e7      	b.n	82c20 <_malloc_r+0x90>
   83050:	f10a 0a10 	add.w	sl, sl, #16
   83054:	e6a3      	b.n	82d9e <_malloc_r+0x20e>
   83056:	2b54      	cmp	r3, #84	; 0x54
   83058:	d81f      	bhi.n	8309a <_malloc_r+0x50a>
   8305a:	0b0a      	lsrs	r2, r1, #12
   8305c:	326e      	adds	r2, #110	; 0x6e
   8305e:	0050      	lsls	r0, r2, #1
   83060:	e74f      	b.n	82f02 <_malloc_r+0x372>
   83062:	f3cb 010b 	ubfx	r1, fp, #0, #12
   83066:	2900      	cmp	r1, #0
   83068:	f47f aeb1 	bne.w	82dce <_malloc_r+0x23e>
   8306c:	eb0a 0109 	add.w	r1, sl, r9
   83070:	68ba      	ldr	r2, [r7, #8]
   83072:	f041 0101 	orr.w	r1, r1, #1
   83076:	6051      	str	r1, [r2, #4]
   83078:	e6f6      	b.n	82e68 <_malloc_r+0x2d8>
   8307a:	21fc      	movs	r1, #252	; 0xfc
   8307c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   83080:	e5ce      	b.n	82c20 <_malloc_r+0x90>
   83082:	2201      	movs	r2, #1
   83084:	f04f 0a00 	mov.w	sl, #0
   83088:	e6cb      	b.n	82e22 <_malloc_r+0x292>
   8308a:	f104 0108 	add.w	r1, r4, #8
   8308e:	4630      	mov	r0, r6
   83090:	f7ff fa80 	bl	82594 <_free_r>
   83094:	f8da 3000 	ldr.w	r3, [sl]
   83098:	e6e6      	b.n	82e68 <_malloc_r+0x2d8>
   8309a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8309e:	d803      	bhi.n	830a8 <_malloc_r+0x518>
   830a0:	0bca      	lsrs	r2, r1, #15
   830a2:	3277      	adds	r2, #119	; 0x77
   830a4:	0050      	lsls	r0, r2, #1
   830a6:	e72c      	b.n	82f02 <_malloc_r+0x372>
   830a8:	f240 5254 	movw	r2, #1364	; 0x554
   830ac:	4293      	cmp	r3, r2
   830ae:	d803      	bhi.n	830b8 <_malloc_r+0x528>
   830b0:	0c8a      	lsrs	r2, r1, #18
   830b2:	327c      	adds	r2, #124	; 0x7c
   830b4:	0050      	lsls	r0, r2, #1
   830b6:	e724      	b.n	82f02 <_malloc_r+0x372>
   830b8:	20fc      	movs	r0, #252	; 0xfc
   830ba:	227e      	movs	r2, #126	; 0x7e
   830bc:	e721      	b.n	82f02 <_malloc_r+0x372>
   830be:	687b      	ldr	r3, [r7, #4]
   830c0:	e78d      	b.n	82fde <_malloc_r+0x44e>
   830c2:	bf00      	nop
   830c4:	200705d0 	.word	0x200705d0

000830c8 <memchr>:
   830c8:	0783      	lsls	r3, r0, #30
   830ca:	b470      	push	{r4, r5, r6}
   830cc:	b2c9      	uxtb	r1, r1
   830ce:	d040      	beq.n	83152 <memchr+0x8a>
   830d0:	1e54      	subs	r4, r2, #1
   830d2:	b32a      	cbz	r2, 83120 <memchr+0x58>
   830d4:	7803      	ldrb	r3, [r0, #0]
   830d6:	428b      	cmp	r3, r1
   830d8:	d023      	beq.n	83122 <memchr+0x5a>
   830da:	1c43      	adds	r3, r0, #1
   830dc:	e004      	b.n	830e8 <memchr+0x20>
   830de:	b1fc      	cbz	r4, 83120 <memchr+0x58>
   830e0:	7805      	ldrb	r5, [r0, #0]
   830e2:	4614      	mov	r4, r2
   830e4:	428d      	cmp	r5, r1
   830e6:	d01c      	beq.n	83122 <memchr+0x5a>
   830e8:	f013 0f03 	tst.w	r3, #3
   830ec:	4618      	mov	r0, r3
   830ee:	f104 32ff 	add.w	r2, r4, #4294967295
   830f2:	f103 0301 	add.w	r3, r3, #1
   830f6:	d1f2      	bne.n	830de <memchr+0x16>
   830f8:	2c03      	cmp	r4, #3
   830fa:	d814      	bhi.n	83126 <memchr+0x5e>
   830fc:	1e65      	subs	r5, r4, #1
   830fe:	b354      	cbz	r4, 83156 <memchr+0x8e>
   83100:	7803      	ldrb	r3, [r0, #0]
   83102:	428b      	cmp	r3, r1
   83104:	d00d      	beq.n	83122 <memchr+0x5a>
   83106:	1c42      	adds	r2, r0, #1
   83108:	2300      	movs	r3, #0
   8310a:	e002      	b.n	83112 <memchr+0x4a>
   8310c:	7804      	ldrb	r4, [r0, #0]
   8310e:	428c      	cmp	r4, r1
   83110:	d007      	beq.n	83122 <memchr+0x5a>
   83112:	42ab      	cmp	r3, r5
   83114:	4610      	mov	r0, r2
   83116:	f103 0301 	add.w	r3, r3, #1
   8311a:	f102 0201 	add.w	r2, r2, #1
   8311e:	d1f5      	bne.n	8310c <memchr+0x44>
   83120:	2000      	movs	r0, #0
   83122:	bc70      	pop	{r4, r5, r6}
   83124:	4770      	bx	lr
   83126:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   8312a:	4603      	mov	r3, r0
   8312c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   83130:	681a      	ldr	r2, [r3, #0]
   83132:	4618      	mov	r0, r3
   83134:	4072      	eors	r2, r6
   83136:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   8313a:	ea25 0202 	bic.w	r2, r5, r2
   8313e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   83142:	f103 0304 	add.w	r3, r3, #4
   83146:	d1d9      	bne.n	830fc <memchr+0x34>
   83148:	3c04      	subs	r4, #4
   8314a:	2c03      	cmp	r4, #3
   8314c:	4618      	mov	r0, r3
   8314e:	d8ef      	bhi.n	83130 <memchr+0x68>
   83150:	e7d4      	b.n	830fc <memchr+0x34>
   83152:	4614      	mov	r4, r2
   83154:	e7d0      	b.n	830f8 <memchr+0x30>
   83156:	4620      	mov	r0, r4
   83158:	e7e3      	b.n	83122 <memchr+0x5a>
   8315a:	bf00      	nop

0008315c <memcpy>:
   8315c:	4684      	mov	ip, r0
   8315e:	ea41 0300 	orr.w	r3, r1, r0
   83162:	f013 0303 	ands.w	r3, r3, #3
   83166:	d149      	bne.n	831fc <memcpy+0xa0>
   83168:	3a40      	subs	r2, #64	; 0x40
   8316a:	d323      	bcc.n	831b4 <memcpy+0x58>
   8316c:	680b      	ldr	r3, [r1, #0]
   8316e:	6003      	str	r3, [r0, #0]
   83170:	684b      	ldr	r3, [r1, #4]
   83172:	6043      	str	r3, [r0, #4]
   83174:	688b      	ldr	r3, [r1, #8]
   83176:	6083      	str	r3, [r0, #8]
   83178:	68cb      	ldr	r3, [r1, #12]
   8317a:	60c3      	str	r3, [r0, #12]
   8317c:	690b      	ldr	r3, [r1, #16]
   8317e:	6103      	str	r3, [r0, #16]
   83180:	694b      	ldr	r3, [r1, #20]
   83182:	6143      	str	r3, [r0, #20]
   83184:	698b      	ldr	r3, [r1, #24]
   83186:	6183      	str	r3, [r0, #24]
   83188:	69cb      	ldr	r3, [r1, #28]
   8318a:	61c3      	str	r3, [r0, #28]
   8318c:	6a0b      	ldr	r3, [r1, #32]
   8318e:	6203      	str	r3, [r0, #32]
   83190:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83192:	6243      	str	r3, [r0, #36]	; 0x24
   83194:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83196:	6283      	str	r3, [r0, #40]	; 0x28
   83198:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8319a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8319c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8319e:	6303      	str	r3, [r0, #48]	; 0x30
   831a0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   831a2:	6343      	str	r3, [r0, #52]	; 0x34
   831a4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   831a6:	6383      	str	r3, [r0, #56]	; 0x38
   831a8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   831aa:	63c3      	str	r3, [r0, #60]	; 0x3c
   831ac:	3040      	adds	r0, #64	; 0x40
   831ae:	3140      	adds	r1, #64	; 0x40
   831b0:	3a40      	subs	r2, #64	; 0x40
   831b2:	d2db      	bcs.n	8316c <memcpy+0x10>
   831b4:	3230      	adds	r2, #48	; 0x30
   831b6:	d30b      	bcc.n	831d0 <memcpy+0x74>
   831b8:	680b      	ldr	r3, [r1, #0]
   831ba:	6003      	str	r3, [r0, #0]
   831bc:	684b      	ldr	r3, [r1, #4]
   831be:	6043      	str	r3, [r0, #4]
   831c0:	688b      	ldr	r3, [r1, #8]
   831c2:	6083      	str	r3, [r0, #8]
   831c4:	68cb      	ldr	r3, [r1, #12]
   831c6:	60c3      	str	r3, [r0, #12]
   831c8:	3010      	adds	r0, #16
   831ca:	3110      	adds	r1, #16
   831cc:	3a10      	subs	r2, #16
   831ce:	d2f3      	bcs.n	831b8 <memcpy+0x5c>
   831d0:	320c      	adds	r2, #12
   831d2:	d305      	bcc.n	831e0 <memcpy+0x84>
   831d4:	f851 3b04 	ldr.w	r3, [r1], #4
   831d8:	f840 3b04 	str.w	r3, [r0], #4
   831dc:	3a04      	subs	r2, #4
   831de:	d2f9      	bcs.n	831d4 <memcpy+0x78>
   831e0:	3204      	adds	r2, #4
   831e2:	d008      	beq.n	831f6 <memcpy+0x9a>
   831e4:	07d2      	lsls	r2, r2, #31
   831e6:	bf1c      	itt	ne
   831e8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   831ec:	f800 3b01 	strbne.w	r3, [r0], #1
   831f0:	d301      	bcc.n	831f6 <memcpy+0x9a>
   831f2:	880b      	ldrh	r3, [r1, #0]
   831f4:	8003      	strh	r3, [r0, #0]
   831f6:	4660      	mov	r0, ip
   831f8:	4770      	bx	lr
   831fa:	bf00      	nop
   831fc:	2a08      	cmp	r2, #8
   831fe:	d313      	bcc.n	83228 <memcpy+0xcc>
   83200:	078b      	lsls	r3, r1, #30
   83202:	d0b1      	beq.n	83168 <memcpy+0xc>
   83204:	f010 0303 	ands.w	r3, r0, #3
   83208:	d0ae      	beq.n	83168 <memcpy+0xc>
   8320a:	f1c3 0304 	rsb	r3, r3, #4
   8320e:	1ad2      	subs	r2, r2, r3
   83210:	07db      	lsls	r3, r3, #31
   83212:	bf1c      	itt	ne
   83214:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83218:	f800 3b01 	strbne.w	r3, [r0], #1
   8321c:	d3a4      	bcc.n	83168 <memcpy+0xc>
   8321e:	f831 3b02 	ldrh.w	r3, [r1], #2
   83222:	f820 3b02 	strh.w	r3, [r0], #2
   83226:	e79f      	b.n	83168 <memcpy+0xc>
   83228:	3a04      	subs	r2, #4
   8322a:	d3d9      	bcc.n	831e0 <memcpy+0x84>
   8322c:	3a01      	subs	r2, #1
   8322e:	f811 3b01 	ldrb.w	r3, [r1], #1
   83232:	f800 3b01 	strb.w	r3, [r0], #1
   83236:	d2f9      	bcs.n	8322c <memcpy+0xd0>
   83238:	780b      	ldrb	r3, [r1, #0]
   8323a:	7003      	strb	r3, [r0, #0]
   8323c:	784b      	ldrb	r3, [r1, #1]
   8323e:	7043      	strb	r3, [r0, #1]
   83240:	788b      	ldrb	r3, [r1, #2]
   83242:	7083      	strb	r3, [r0, #2]
   83244:	4660      	mov	r0, ip
   83246:	4770      	bx	lr

00083248 <memmove>:
   83248:	4288      	cmp	r0, r1
   8324a:	b4f0      	push	{r4, r5, r6, r7}
   8324c:	d910      	bls.n	83270 <memmove+0x28>
   8324e:	188c      	adds	r4, r1, r2
   83250:	42a0      	cmp	r0, r4
   83252:	d20d      	bcs.n	83270 <memmove+0x28>
   83254:	1885      	adds	r5, r0, r2
   83256:	1e53      	subs	r3, r2, #1
   83258:	b142      	cbz	r2, 8326c <memmove+0x24>
   8325a:	4621      	mov	r1, r4
   8325c:	462a      	mov	r2, r5
   8325e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   83262:	3b01      	subs	r3, #1
   83264:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83268:	1c5c      	adds	r4, r3, #1
   8326a:	d1f8      	bne.n	8325e <memmove+0x16>
   8326c:	bcf0      	pop	{r4, r5, r6, r7}
   8326e:	4770      	bx	lr
   83270:	2a0f      	cmp	r2, #15
   83272:	d944      	bls.n	832fe <memmove+0xb6>
   83274:	ea40 0301 	orr.w	r3, r0, r1
   83278:	079b      	lsls	r3, r3, #30
   8327a:	d144      	bne.n	83306 <memmove+0xbe>
   8327c:	f1a2 0710 	sub.w	r7, r2, #16
   83280:	093f      	lsrs	r7, r7, #4
   83282:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83286:	3610      	adds	r6, #16
   83288:	460c      	mov	r4, r1
   8328a:	4603      	mov	r3, r0
   8328c:	6825      	ldr	r5, [r4, #0]
   8328e:	3310      	adds	r3, #16
   83290:	f843 5c10 	str.w	r5, [r3, #-16]
   83294:	6865      	ldr	r5, [r4, #4]
   83296:	3410      	adds	r4, #16
   83298:	f843 5c0c 	str.w	r5, [r3, #-12]
   8329c:	f854 5c08 	ldr.w	r5, [r4, #-8]
   832a0:	f843 5c08 	str.w	r5, [r3, #-8]
   832a4:	f854 5c04 	ldr.w	r5, [r4, #-4]
   832a8:	f843 5c04 	str.w	r5, [r3, #-4]
   832ac:	42b3      	cmp	r3, r6
   832ae:	d1ed      	bne.n	8328c <memmove+0x44>
   832b0:	1c7b      	adds	r3, r7, #1
   832b2:	f002 0c0f 	and.w	ip, r2, #15
   832b6:	011b      	lsls	r3, r3, #4
   832b8:	f1bc 0f03 	cmp.w	ip, #3
   832bc:	4419      	add	r1, r3
   832be:	4403      	add	r3, r0
   832c0:	d923      	bls.n	8330a <memmove+0xc2>
   832c2:	460e      	mov	r6, r1
   832c4:	461d      	mov	r5, r3
   832c6:	4664      	mov	r4, ip
   832c8:	f856 7b04 	ldr.w	r7, [r6], #4
   832cc:	3c04      	subs	r4, #4
   832ce:	2c03      	cmp	r4, #3
   832d0:	f845 7b04 	str.w	r7, [r5], #4
   832d4:	d8f8      	bhi.n	832c8 <memmove+0x80>
   832d6:	f1ac 0404 	sub.w	r4, ip, #4
   832da:	f024 0403 	bic.w	r4, r4, #3
   832de:	3404      	adds	r4, #4
   832e0:	f002 0203 	and.w	r2, r2, #3
   832e4:	4423      	add	r3, r4
   832e6:	4421      	add	r1, r4
   832e8:	2a00      	cmp	r2, #0
   832ea:	d0bf      	beq.n	8326c <memmove+0x24>
   832ec:	441a      	add	r2, r3
   832ee:	f811 4b01 	ldrb.w	r4, [r1], #1
   832f2:	f803 4b01 	strb.w	r4, [r3], #1
   832f6:	4293      	cmp	r3, r2
   832f8:	d1f9      	bne.n	832ee <memmove+0xa6>
   832fa:	bcf0      	pop	{r4, r5, r6, r7}
   832fc:	4770      	bx	lr
   832fe:	4603      	mov	r3, r0
   83300:	2a00      	cmp	r2, #0
   83302:	d1f3      	bne.n	832ec <memmove+0xa4>
   83304:	e7b2      	b.n	8326c <memmove+0x24>
   83306:	4603      	mov	r3, r0
   83308:	e7f0      	b.n	832ec <memmove+0xa4>
   8330a:	4662      	mov	r2, ip
   8330c:	2a00      	cmp	r2, #0
   8330e:	d1ed      	bne.n	832ec <memmove+0xa4>
   83310:	e7ac      	b.n	8326c <memmove+0x24>
   83312:	bf00      	nop

00083314 <__malloc_lock>:
   83314:	4770      	bx	lr
   83316:	bf00      	nop

00083318 <__malloc_unlock>:
   83318:	4770      	bx	lr
   8331a:	bf00      	nop

0008331c <_realloc_r>:
   8331c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83320:	460c      	mov	r4, r1
   83322:	b083      	sub	sp, #12
   83324:	4690      	mov	r8, r2
   83326:	4681      	mov	r9, r0
   83328:	2900      	cmp	r1, #0
   8332a:	f000 80ba 	beq.w	834a2 <_realloc_r+0x186>
   8332e:	f7ff fff1 	bl	83314 <__malloc_lock>
   83332:	f108 060b 	add.w	r6, r8, #11
   83336:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8333a:	2e16      	cmp	r6, #22
   8333c:	f023 0503 	bic.w	r5, r3, #3
   83340:	f1a4 0708 	sub.w	r7, r4, #8
   83344:	d84b      	bhi.n	833de <_realloc_r+0xc2>
   83346:	2110      	movs	r1, #16
   83348:	460e      	mov	r6, r1
   8334a:	45b0      	cmp	r8, r6
   8334c:	d84c      	bhi.n	833e8 <_realloc_r+0xcc>
   8334e:	428d      	cmp	r5, r1
   83350:	da51      	bge.n	833f6 <_realloc_r+0xda>
   83352:	f8df b384 	ldr.w	fp, [pc, #900]	; 836d8 <_realloc_r+0x3bc>
   83356:	1978      	adds	r0, r7, r5
   83358:	f8db e008 	ldr.w	lr, [fp, #8]
   8335c:	4586      	cmp	lr, r0
   8335e:	f000 80a6 	beq.w	834ae <_realloc_r+0x192>
   83362:	6842      	ldr	r2, [r0, #4]
   83364:	f022 0c01 	bic.w	ip, r2, #1
   83368:	4484      	add	ip, r0
   8336a:	f8dc c004 	ldr.w	ip, [ip, #4]
   8336e:	f01c 0f01 	tst.w	ip, #1
   83372:	d054      	beq.n	8341e <_realloc_r+0x102>
   83374:	2200      	movs	r2, #0
   83376:	4610      	mov	r0, r2
   83378:	07db      	lsls	r3, r3, #31
   8337a:	d46f      	bmi.n	8345c <_realloc_r+0x140>
   8337c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83380:	ebc3 0a07 	rsb	sl, r3, r7
   83384:	f8da 3004 	ldr.w	r3, [sl, #4]
   83388:	f023 0303 	bic.w	r3, r3, #3
   8338c:	442b      	add	r3, r5
   8338e:	2800      	cmp	r0, #0
   83390:	d062      	beq.n	83458 <_realloc_r+0x13c>
   83392:	4570      	cmp	r0, lr
   83394:	f000 80e9 	beq.w	8356a <_realloc_r+0x24e>
   83398:	eb02 0e03 	add.w	lr, r2, r3
   8339c:	458e      	cmp	lr, r1
   8339e:	db5b      	blt.n	83458 <_realloc_r+0x13c>
   833a0:	68c3      	ldr	r3, [r0, #12]
   833a2:	6882      	ldr	r2, [r0, #8]
   833a4:	46d0      	mov	r8, sl
   833a6:	60d3      	str	r3, [r2, #12]
   833a8:	609a      	str	r2, [r3, #8]
   833aa:	f858 1f08 	ldr.w	r1, [r8, #8]!
   833ae:	f8da 300c 	ldr.w	r3, [sl, #12]
   833b2:	1f2a      	subs	r2, r5, #4
   833b4:	2a24      	cmp	r2, #36	; 0x24
   833b6:	60cb      	str	r3, [r1, #12]
   833b8:	6099      	str	r1, [r3, #8]
   833ba:	f200 8123 	bhi.w	83604 <_realloc_r+0x2e8>
   833be:	2a13      	cmp	r2, #19
   833c0:	f240 80b0 	bls.w	83524 <_realloc_r+0x208>
   833c4:	6823      	ldr	r3, [r4, #0]
   833c6:	2a1b      	cmp	r2, #27
   833c8:	f8ca 3008 	str.w	r3, [sl, #8]
   833cc:	6863      	ldr	r3, [r4, #4]
   833ce:	f8ca 300c 	str.w	r3, [sl, #12]
   833d2:	f200 812b 	bhi.w	8362c <_realloc_r+0x310>
   833d6:	3408      	adds	r4, #8
   833d8:	f10a 0310 	add.w	r3, sl, #16
   833dc:	e0a3      	b.n	83526 <_realloc_r+0x20a>
   833de:	f026 0607 	bic.w	r6, r6, #7
   833e2:	2e00      	cmp	r6, #0
   833e4:	4631      	mov	r1, r6
   833e6:	dab0      	bge.n	8334a <_realloc_r+0x2e>
   833e8:	230c      	movs	r3, #12
   833ea:	2000      	movs	r0, #0
   833ec:	f8c9 3000 	str.w	r3, [r9]
   833f0:	b003      	add	sp, #12
   833f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   833f6:	46a0      	mov	r8, r4
   833f8:	1baa      	subs	r2, r5, r6
   833fa:	2a0f      	cmp	r2, #15
   833fc:	f003 0301 	and.w	r3, r3, #1
   83400:	d81a      	bhi.n	83438 <_realloc_r+0x11c>
   83402:	432b      	orrs	r3, r5
   83404:	607b      	str	r3, [r7, #4]
   83406:	443d      	add	r5, r7
   83408:	686b      	ldr	r3, [r5, #4]
   8340a:	f043 0301 	orr.w	r3, r3, #1
   8340e:	606b      	str	r3, [r5, #4]
   83410:	4648      	mov	r0, r9
   83412:	f7ff ff81 	bl	83318 <__malloc_unlock>
   83416:	4640      	mov	r0, r8
   83418:	b003      	add	sp, #12
   8341a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8341e:	f022 0203 	bic.w	r2, r2, #3
   83422:	eb02 0c05 	add.w	ip, r2, r5
   83426:	458c      	cmp	ip, r1
   83428:	dba6      	blt.n	83378 <_realloc_r+0x5c>
   8342a:	68c2      	ldr	r2, [r0, #12]
   8342c:	6881      	ldr	r1, [r0, #8]
   8342e:	46a0      	mov	r8, r4
   83430:	60ca      	str	r2, [r1, #12]
   83432:	4665      	mov	r5, ip
   83434:	6091      	str	r1, [r2, #8]
   83436:	e7df      	b.n	833f8 <_realloc_r+0xdc>
   83438:	19b9      	adds	r1, r7, r6
   8343a:	4333      	orrs	r3, r6
   8343c:	f042 0001 	orr.w	r0, r2, #1
   83440:	607b      	str	r3, [r7, #4]
   83442:	440a      	add	r2, r1
   83444:	6048      	str	r0, [r1, #4]
   83446:	6853      	ldr	r3, [r2, #4]
   83448:	3108      	adds	r1, #8
   8344a:	f043 0301 	orr.w	r3, r3, #1
   8344e:	6053      	str	r3, [r2, #4]
   83450:	4648      	mov	r0, r9
   83452:	f7ff f89f 	bl	82594 <_free_r>
   83456:	e7db      	b.n	83410 <_realloc_r+0xf4>
   83458:	428b      	cmp	r3, r1
   8345a:	da33      	bge.n	834c4 <_realloc_r+0x1a8>
   8345c:	4641      	mov	r1, r8
   8345e:	4648      	mov	r0, r9
   83460:	f7ff fb96 	bl	82b90 <_malloc_r>
   83464:	4680      	mov	r8, r0
   83466:	2800      	cmp	r0, #0
   83468:	d0d2      	beq.n	83410 <_realloc_r+0xf4>
   8346a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8346e:	f1a0 0108 	sub.w	r1, r0, #8
   83472:	f023 0201 	bic.w	r2, r3, #1
   83476:	443a      	add	r2, r7
   83478:	4291      	cmp	r1, r2
   8347a:	f000 80bc 	beq.w	835f6 <_realloc_r+0x2da>
   8347e:	1f2a      	subs	r2, r5, #4
   83480:	2a24      	cmp	r2, #36	; 0x24
   83482:	d86e      	bhi.n	83562 <_realloc_r+0x246>
   83484:	2a13      	cmp	r2, #19
   83486:	d842      	bhi.n	8350e <_realloc_r+0x1f2>
   83488:	4603      	mov	r3, r0
   8348a:	4622      	mov	r2, r4
   8348c:	6811      	ldr	r1, [r2, #0]
   8348e:	6019      	str	r1, [r3, #0]
   83490:	6851      	ldr	r1, [r2, #4]
   83492:	6059      	str	r1, [r3, #4]
   83494:	6892      	ldr	r2, [r2, #8]
   83496:	609a      	str	r2, [r3, #8]
   83498:	4621      	mov	r1, r4
   8349a:	4648      	mov	r0, r9
   8349c:	f7ff f87a 	bl	82594 <_free_r>
   834a0:	e7b6      	b.n	83410 <_realloc_r+0xf4>
   834a2:	4611      	mov	r1, r2
   834a4:	b003      	add	sp, #12
   834a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   834aa:	f7ff bb71 	b.w	82b90 <_malloc_r>
   834ae:	f8de 2004 	ldr.w	r2, [lr, #4]
   834b2:	f106 0c10 	add.w	ip, r6, #16
   834b6:	f022 0203 	bic.w	r2, r2, #3
   834ba:	1950      	adds	r0, r2, r5
   834bc:	4560      	cmp	r0, ip
   834be:	da3d      	bge.n	8353c <_realloc_r+0x220>
   834c0:	4670      	mov	r0, lr
   834c2:	e759      	b.n	83378 <_realloc_r+0x5c>
   834c4:	46d0      	mov	r8, sl
   834c6:	f858 0f08 	ldr.w	r0, [r8, #8]!
   834ca:	f8da 100c 	ldr.w	r1, [sl, #12]
   834ce:	1f2a      	subs	r2, r5, #4
   834d0:	2a24      	cmp	r2, #36	; 0x24
   834d2:	60c1      	str	r1, [r0, #12]
   834d4:	6088      	str	r0, [r1, #8]
   834d6:	f200 80a0 	bhi.w	8361a <_realloc_r+0x2fe>
   834da:	2a13      	cmp	r2, #19
   834dc:	f240 809b 	bls.w	83616 <_realloc_r+0x2fa>
   834e0:	6821      	ldr	r1, [r4, #0]
   834e2:	2a1b      	cmp	r2, #27
   834e4:	f8ca 1008 	str.w	r1, [sl, #8]
   834e8:	6861      	ldr	r1, [r4, #4]
   834ea:	f8ca 100c 	str.w	r1, [sl, #12]
   834ee:	f200 80b2 	bhi.w	83656 <_realloc_r+0x33a>
   834f2:	3408      	adds	r4, #8
   834f4:	f10a 0210 	add.w	r2, sl, #16
   834f8:	6821      	ldr	r1, [r4, #0]
   834fa:	461d      	mov	r5, r3
   834fc:	6011      	str	r1, [r2, #0]
   834fe:	6861      	ldr	r1, [r4, #4]
   83500:	4657      	mov	r7, sl
   83502:	6051      	str	r1, [r2, #4]
   83504:	68a3      	ldr	r3, [r4, #8]
   83506:	6093      	str	r3, [r2, #8]
   83508:	f8da 3004 	ldr.w	r3, [sl, #4]
   8350c:	e774      	b.n	833f8 <_realloc_r+0xdc>
   8350e:	6823      	ldr	r3, [r4, #0]
   83510:	2a1b      	cmp	r2, #27
   83512:	6003      	str	r3, [r0, #0]
   83514:	6863      	ldr	r3, [r4, #4]
   83516:	6043      	str	r3, [r0, #4]
   83518:	d862      	bhi.n	835e0 <_realloc_r+0x2c4>
   8351a:	f100 0308 	add.w	r3, r0, #8
   8351e:	f104 0208 	add.w	r2, r4, #8
   83522:	e7b3      	b.n	8348c <_realloc_r+0x170>
   83524:	4643      	mov	r3, r8
   83526:	6822      	ldr	r2, [r4, #0]
   83528:	4675      	mov	r5, lr
   8352a:	601a      	str	r2, [r3, #0]
   8352c:	6862      	ldr	r2, [r4, #4]
   8352e:	4657      	mov	r7, sl
   83530:	605a      	str	r2, [r3, #4]
   83532:	68a2      	ldr	r2, [r4, #8]
   83534:	609a      	str	r2, [r3, #8]
   83536:	f8da 3004 	ldr.w	r3, [sl, #4]
   8353a:	e75d      	b.n	833f8 <_realloc_r+0xdc>
   8353c:	1b83      	subs	r3, r0, r6
   8353e:	4437      	add	r7, r6
   83540:	f043 0301 	orr.w	r3, r3, #1
   83544:	f8cb 7008 	str.w	r7, [fp, #8]
   83548:	607b      	str	r3, [r7, #4]
   8354a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8354e:	4648      	mov	r0, r9
   83550:	f003 0301 	and.w	r3, r3, #1
   83554:	431e      	orrs	r6, r3
   83556:	f844 6c04 	str.w	r6, [r4, #-4]
   8355a:	f7ff fedd 	bl	83318 <__malloc_unlock>
   8355e:	4620      	mov	r0, r4
   83560:	e75a      	b.n	83418 <_realloc_r+0xfc>
   83562:	4621      	mov	r1, r4
   83564:	f7ff fe70 	bl	83248 <memmove>
   83568:	e796      	b.n	83498 <_realloc_r+0x17c>
   8356a:	eb02 0c03 	add.w	ip, r2, r3
   8356e:	f106 0210 	add.w	r2, r6, #16
   83572:	4594      	cmp	ip, r2
   83574:	f6ff af70 	blt.w	83458 <_realloc_r+0x13c>
   83578:	4657      	mov	r7, sl
   8357a:	f857 1f08 	ldr.w	r1, [r7, #8]!
   8357e:	f8da 300c 	ldr.w	r3, [sl, #12]
   83582:	1f2a      	subs	r2, r5, #4
   83584:	2a24      	cmp	r2, #36	; 0x24
   83586:	60cb      	str	r3, [r1, #12]
   83588:	6099      	str	r1, [r3, #8]
   8358a:	f200 8086 	bhi.w	8369a <_realloc_r+0x37e>
   8358e:	2a13      	cmp	r2, #19
   83590:	d977      	bls.n	83682 <_realloc_r+0x366>
   83592:	6823      	ldr	r3, [r4, #0]
   83594:	2a1b      	cmp	r2, #27
   83596:	f8ca 3008 	str.w	r3, [sl, #8]
   8359a:	6863      	ldr	r3, [r4, #4]
   8359c:	f8ca 300c 	str.w	r3, [sl, #12]
   835a0:	f200 8084 	bhi.w	836ac <_realloc_r+0x390>
   835a4:	3408      	adds	r4, #8
   835a6:	f10a 0310 	add.w	r3, sl, #16
   835aa:	6822      	ldr	r2, [r4, #0]
   835ac:	601a      	str	r2, [r3, #0]
   835ae:	6862      	ldr	r2, [r4, #4]
   835b0:	605a      	str	r2, [r3, #4]
   835b2:	68a2      	ldr	r2, [r4, #8]
   835b4:	609a      	str	r2, [r3, #8]
   835b6:	ebc6 020c 	rsb	r2, r6, ip
   835ba:	eb0a 0306 	add.w	r3, sl, r6
   835be:	f042 0201 	orr.w	r2, r2, #1
   835c2:	f8cb 3008 	str.w	r3, [fp, #8]
   835c6:	605a      	str	r2, [r3, #4]
   835c8:	f8da 3004 	ldr.w	r3, [sl, #4]
   835cc:	4648      	mov	r0, r9
   835ce:	f003 0301 	and.w	r3, r3, #1
   835d2:	431e      	orrs	r6, r3
   835d4:	f8ca 6004 	str.w	r6, [sl, #4]
   835d8:	f7ff fe9e 	bl	83318 <__malloc_unlock>
   835dc:	4638      	mov	r0, r7
   835de:	e71b      	b.n	83418 <_realloc_r+0xfc>
   835e0:	68a3      	ldr	r3, [r4, #8]
   835e2:	2a24      	cmp	r2, #36	; 0x24
   835e4:	6083      	str	r3, [r0, #8]
   835e6:	68e3      	ldr	r3, [r4, #12]
   835e8:	60c3      	str	r3, [r0, #12]
   835ea:	d02b      	beq.n	83644 <_realloc_r+0x328>
   835ec:	f100 0310 	add.w	r3, r0, #16
   835f0:	f104 0210 	add.w	r2, r4, #16
   835f4:	e74a      	b.n	8348c <_realloc_r+0x170>
   835f6:	f850 2c04 	ldr.w	r2, [r0, #-4]
   835fa:	46a0      	mov	r8, r4
   835fc:	f022 0203 	bic.w	r2, r2, #3
   83600:	4415      	add	r5, r2
   83602:	e6f9      	b.n	833f8 <_realloc_r+0xdc>
   83604:	4621      	mov	r1, r4
   83606:	4640      	mov	r0, r8
   83608:	4675      	mov	r5, lr
   8360a:	4657      	mov	r7, sl
   8360c:	f7ff fe1c 	bl	83248 <memmove>
   83610:	f8da 3004 	ldr.w	r3, [sl, #4]
   83614:	e6f0      	b.n	833f8 <_realloc_r+0xdc>
   83616:	4642      	mov	r2, r8
   83618:	e76e      	b.n	834f8 <_realloc_r+0x1dc>
   8361a:	4621      	mov	r1, r4
   8361c:	4640      	mov	r0, r8
   8361e:	461d      	mov	r5, r3
   83620:	4657      	mov	r7, sl
   83622:	f7ff fe11 	bl	83248 <memmove>
   83626:	f8da 3004 	ldr.w	r3, [sl, #4]
   8362a:	e6e5      	b.n	833f8 <_realloc_r+0xdc>
   8362c:	68a3      	ldr	r3, [r4, #8]
   8362e:	2a24      	cmp	r2, #36	; 0x24
   83630:	f8ca 3010 	str.w	r3, [sl, #16]
   83634:	68e3      	ldr	r3, [r4, #12]
   83636:	f8ca 3014 	str.w	r3, [sl, #20]
   8363a:	d018      	beq.n	8366e <_realloc_r+0x352>
   8363c:	3410      	adds	r4, #16
   8363e:	f10a 0318 	add.w	r3, sl, #24
   83642:	e770      	b.n	83526 <_realloc_r+0x20a>
   83644:	6922      	ldr	r2, [r4, #16]
   83646:	f100 0318 	add.w	r3, r0, #24
   8364a:	6102      	str	r2, [r0, #16]
   8364c:	6961      	ldr	r1, [r4, #20]
   8364e:	f104 0218 	add.w	r2, r4, #24
   83652:	6141      	str	r1, [r0, #20]
   83654:	e71a      	b.n	8348c <_realloc_r+0x170>
   83656:	68a1      	ldr	r1, [r4, #8]
   83658:	2a24      	cmp	r2, #36	; 0x24
   8365a:	f8ca 1010 	str.w	r1, [sl, #16]
   8365e:	68e1      	ldr	r1, [r4, #12]
   83660:	f8ca 1014 	str.w	r1, [sl, #20]
   83664:	d00f      	beq.n	83686 <_realloc_r+0x36a>
   83666:	3410      	adds	r4, #16
   83668:	f10a 0218 	add.w	r2, sl, #24
   8366c:	e744      	b.n	834f8 <_realloc_r+0x1dc>
   8366e:	6922      	ldr	r2, [r4, #16]
   83670:	f10a 0320 	add.w	r3, sl, #32
   83674:	f8ca 2018 	str.w	r2, [sl, #24]
   83678:	6962      	ldr	r2, [r4, #20]
   8367a:	3418      	adds	r4, #24
   8367c:	f8ca 201c 	str.w	r2, [sl, #28]
   83680:	e751      	b.n	83526 <_realloc_r+0x20a>
   83682:	463b      	mov	r3, r7
   83684:	e791      	b.n	835aa <_realloc_r+0x28e>
   83686:	6921      	ldr	r1, [r4, #16]
   83688:	f10a 0220 	add.w	r2, sl, #32
   8368c:	f8ca 1018 	str.w	r1, [sl, #24]
   83690:	6961      	ldr	r1, [r4, #20]
   83692:	3418      	adds	r4, #24
   83694:	f8ca 101c 	str.w	r1, [sl, #28]
   83698:	e72e      	b.n	834f8 <_realloc_r+0x1dc>
   8369a:	4621      	mov	r1, r4
   8369c:	4638      	mov	r0, r7
   8369e:	f8cd c004 	str.w	ip, [sp, #4]
   836a2:	f7ff fdd1 	bl	83248 <memmove>
   836a6:	f8dd c004 	ldr.w	ip, [sp, #4]
   836aa:	e784      	b.n	835b6 <_realloc_r+0x29a>
   836ac:	68a3      	ldr	r3, [r4, #8]
   836ae:	2a24      	cmp	r2, #36	; 0x24
   836b0:	f8ca 3010 	str.w	r3, [sl, #16]
   836b4:	68e3      	ldr	r3, [r4, #12]
   836b6:	f8ca 3014 	str.w	r3, [sl, #20]
   836ba:	d003      	beq.n	836c4 <_realloc_r+0x3a8>
   836bc:	3410      	adds	r4, #16
   836be:	f10a 0318 	add.w	r3, sl, #24
   836c2:	e772      	b.n	835aa <_realloc_r+0x28e>
   836c4:	6922      	ldr	r2, [r4, #16]
   836c6:	f10a 0320 	add.w	r3, sl, #32
   836ca:	f8ca 2018 	str.w	r2, [sl, #24]
   836ce:	6962      	ldr	r2, [r4, #20]
   836d0:	3418      	adds	r4, #24
   836d2:	f8ca 201c 	str.w	r2, [sl, #28]
   836d6:	e768      	b.n	835aa <_realloc_r+0x28e>
   836d8:	200705d0 	.word	0x200705d0

000836dc <_sbrk_r>:
   836dc:	b538      	push	{r3, r4, r5, lr}
   836de:	4c07      	ldr	r4, [pc, #28]	; (836fc <_sbrk_r+0x20>)
   836e0:	2300      	movs	r3, #0
   836e2:	4605      	mov	r5, r0
   836e4:	4608      	mov	r0, r1
   836e6:	6023      	str	r3, [r4, #0]
   836e8:	f7fd fbf6 	bl	80ed8 <_sbrk>
   836ec:	1c43      	adds	r3, r0, #1
   836ee:	d000      	beq.n	836f2 <_sbrk_r+0x16>
   836f0:	bd38      	pop	{r3, r4, r5, pc}
   836f2:	6823      	ldr	r3, [r4, #0]
   836f4:	2b00      	cmp	r3, #0
   836f6:	d0fb      	beq.n	836f0 <_sbrk_r+0x14>
   836f8:	602b      	str	r3, [r5, #0]
   836fa:	bd38      	pop	{r3, r4, r5, pc}
   836fc:	20070b58 	.word	0x20070b58

00083700 <__sread>:
   83700:	b510      	push	{r4, lr}
   83702:	460c      	mov	r4, r1
   83704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83708:	f000 f9c2 	bl	83a90 <_read_r>
   8370c:	2800      	cmp	r0, #0
   8370e:	db03      	blt.n	83718 <__sread+0x18>
   83710:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83712:	4403      	add	r3, r0
   83714:	6523      	str	r3, [r4, #80]	; 0x50
   83716:	bd10      	pop	{r4, pc}
   83718:	89a3      	ldrh	r3, [r4, #12]
   8371a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8371e:	81a3      	strh	r3, [r4, #12]
   83720:	bd10      	pop	{r4, pc}
   83722:	bf00      	nop

00083724 <__swrite>:
   83724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83728:	460c      	mov	r4, r1
   8372a:	8989      	ldrh	r1, [r1, #12]
   8372c:	461d      	mov	r5, r3
   8372e:	05cb      	lsls	r3, r1, #23
   83730:	4616      	mov	r6, r2
   83732:	4607      	mov	r7, r0
   83734:	d506      	bpl.n	83744 <__swrite+0x20>
   83736:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8373a:	2200      	movs	r2, #0
   8373c:	2302      	movs	r3, #2
   8373e:	f000 f993 	bl	83a68 <_lseek_r>
   83742:	89a1      	ldrh	r1, [r4, #12]
   83744:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83748:	81a1      	strh	r1, [r4, #12]
   8374a:	4638      	mov	r0, r7
   8374c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83750:	4632      	mov	r2, r6
   83752:	462b      	mov	r3, r5
   83754:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83758:	f000 b89e 	b.w	83898 <_write_r>

0008375c <__sseek>:
   8375c:	b510      	push	{r4, lr}
   8375e:	460c      	mov	r4, r1
   83760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83764:	f000 f980 	bl	83a68 <_lseek_r>
   83768:	89a3      	ldrh	r3, [r4, #12]
   8376a:	1c42      	adds	r2, r0, #1
   8376c:	bf0e      	itee	eq
   8376e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83772:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83776:	6520      	strne	r0, [r4, #80]	; 0x50
   83778:	81a3      	strh	r3, [r4, #12]
   8377a:	bd10      	pop	{r4, pc}

0008377c <__sclose>:
   8377c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83780:	f000 b8f2 	b.w	83968 <_close_r>

00083784 <__swbuf_r>:
   83784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83786:	460d      	mov	r5, r1
   83788:	4614      	mov	r4, r2
   8378a:	4607      	mov	r7, r0
   8378c:	b110      	cbz	r0, 83794 <__swbuf_r+0x10>
   8378e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83790:	2b00      	cmp	r3, #0
   83792:	d048      	beq.n	83826 <__swbuf_r+0xa2>
   83794:	89a2      	ldrh	r2, [r4, #12]
   83796:	69a0      	ldr	r0, [r4, #24]
   83798:	b293      	uxth	r3, r2
   8379a:	60a0      	str	r0, [r4, #8]
   8379c:	0718      	lsls	r0, r3, #28
   8379e:	d538      	bpl.n	83812 <__swbuf_r+0x8e>
   837a0:	6926      	ldr	r6, [r4, #16]
   837a2:	2e00      	cmp	r6, #0
   837a4:	d035      	beq.n	83812 <__swbuf_r+0x8e>
   837a6:	0499      	lsls	r1, r3, #18
   837a8:	b2ed      	uxtb	r5, r5
   837aa:	d515      	bpl.n	837d8 <__swbuf_r+0x54>
   837ac:	6823      	ldr	r3, [r4, #0]
   837ae:	6962      	ldr	r2, [r4, #20]
   837b0:	1b9e      	subs	r6, r3, r6
   837b2:	4296      	cmp	r6, r2
   837b4:	da1c      	bge.n	837f0 <__swbuf_r+0x6c>
   837b6:	3601      	adds	r6, #1
   837b8:	68a2      	ldr	r2, [r4, #8]
   837ba:	1c59      	adds	r1, r3, #1
   837bc:	3a01      	subs	r2, #1
   837be:	60a2      	str	r2, [r4, #8]
   837c0:	6021      	str	r1, [r4, #0]
   837c2:	701d      	strb	r5, [r3, #0]
   837c4:	6963      	ldr	r3, [r4, #20]
   837c6:	42b3      	cmp	r3, r6
   837c8:	d01a      	beq.n	83800 <__swbuf_r+0x7c>
   837ca:	89a3      	ldrh	r3, [r4, #12]
   837cc:	07db      	lsls	r3, r3, #31
   837ce:	d501      	bpl.n	837d4 <__swbuf_r+0x50>
   837d0:	2d0a      	cmp	r5, #10
   837d2:	d015      	beq.n	83800 <__swbuf_r+0x7c>
   837d4:	4628      	mov	r0, r5
   837d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   837d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   837da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   837de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   837e2:	6663      	str	r3, [r4, #100]	; 0x64
   837e4:	6823      	ldr	r3, [r4, #0]
   837e6:	81a2      	strh	r2, [r4, #12]
   837e8:	6962      	ldr	r2, [r4, #20]
   837ea:	1b9e      	subs	r6, r3, r6
   837ec:	4296      	cmp	r6, r2
   837ee:	dbe2      	blt.n	837b6 <__swbuf_r+0x32>
   837f0:	4638      	mov	r0, r7
   837f2:	4621      	mov	r1, r4
   837f4:	f7fe fd6e 	bl	822d4 <_fflush_r>
   837f8:	b940      	cbnz	r0, 8380c <__swbuf_r+0x88>
   837fa:	6823      	ldr	r3, [r4, #0]
   837fc:	2601      	movs	r6, #1
   837fe:	e7db      	b.n	837b8 <__swbuf_r+0x34>
   83800:	4638      	mov	r0, r7
   83802:	4621      	mov	r1, r4
   83804:	f7fe fd66 	bl	822d4 <_fflush_r>
   83808:	2800      	cmp	r0, #0
   8380a:	d0e3      	beq.n	837d4 <__swbuf_r+0x50>
   8380c:	f04f 30ff 	mov.w	r0, #4294967295
   83810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83812:	4638      	mov	r0, r7
   83814:	4621      	mov	r1, r4
   83816:	f7fe fc47 	bl	820a8 <__swsetup_r>
   8381a:	2800      	cmp	r0, #0
   8381c:	d1f6      	bne.n	8380c <__swbuf_r+0x88>
   8381e:	89a2      	ldrh	r2, [r4, #12]
   83820:	6926      	ldr	r6, [r4, #16]
   83822:	b293      	uxth	r3, r2
   83824:	e7bf      	b.n	837a6 <__swbuf_r+0x22>
   83826:	f7fe fd71 	bl	8230c <__sinit>
   8382a:	e7b3      	b.n	83794 <__swbuf_r+0x10>

0008382c <_wcrtomb_r>:
   8382c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83830:	461e      	mov	r6, r3
   83832:	b086      	sub	sp, #24
   83834:	460c      	mov	r4, r1
   83836:	4605      	mov	r5, r0
   83838:	4617      	mov	r7, r2
   8383a:	4b0f      	ldr	r3, [pc, #60]	; (83878 <_wcrtomb_r+0x4c>)
   8383c:	b191      	cbz	r1, 83864 <_wcrtomb_r+0x38>
   8383e:	f8d3 8000 	ldr.w	r8, [r3]
   83842:	f7ff f923 	bl	82a8c <__locale_charset>
   83846:	9600      	str	r6, [sp, #0]
   83848:	4603      	mov	r3, r0
   8384a:	4621      	mov	r1, r4
   8384c:	463a      	mov	r2, r7
   8384e:	4628      	mov	r0, r5
   83850:	47c0      	blx	r8
   83852:	1c43      	adds	r3, r0, #1
   83854:	d103      	bne.n	8385e <_wcrtomb_r+0x32>
   83856:	2200      	movs	r2, #0
   83858:	238a      	movs	r3, #138	; 0x8a
   8385a:	6032      	str	r2, [r6, #0]
   8385c:	602b      	str	r3, [r5, #0]
   8385e:	b006      	add	sp, #24
   83860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83864:	681f      	ldr	r7, [r3, #0]
   83866:	f7ff f911 	bl	82a8c <__locale_charset>
   8386a:	9600      	str	r6, [sp, #0]
   8386c:	4603      	mov	r3, r0
   8386e:	4622      	mov	r2, r4
   83870:	4628      	mov	r0, r5
   83872:	a903      	add	r1, sp, #12
   83874:	47b8      	blx	r7
   83876:	e7ec      	b.n	83852 <_wcrtomb_r+0x26>
   83878:	200709e0 	.word	0x200709e0

0008387c <__ascii_wctomb>:
   8387c:	b121      	cbz	r1, 83888 <__ascii_wctomb+0xc>
   8387e:	2aff      	cmp	r2, #255	; 0xff
   83880:	d804      	bhi.n	8388c <__ascii_wctomb+0x10>
   83882:	700a      	strb	r2, [r1, #0]
   83884:	2001      	movs	r0, #1
   83886:	4770      	bx	lr
   83888:	4608      	mov	r0, r1
   8388a:	4770      	bx	lr
   8388c:	238a      	movs	r3, #138	; 0x8a
   8388e:	6003      	str	r3, [r0, #0]
   83890:	f04f 30ff 	mov.w	r0, #4294967295
   83894:	4770      	bx	lr
   83896:	bf00      	nop

00083898 <_write_r>:
   83898:	b570      	push	{r4, r5, r6, lr}
   8389a:	4c08      	ldr	r4, [pc, #32]	; (838bc <_write_r+0x24>)
   8389c:	4606      	mov	r6, r0
   8389e:	2500      	movs	r5, #0
   838a0:	4608      	mov	r0, r1
   838a2:	4611      	mov	r1, r2
   838a4:	461a      	mov	r2, r3
   838a6:	6025      	str	r5, [r4, #0]
   838a8:	f7fc fd8e 	bl	803c8 <_write>
   838ac:	1c43      	adds	r3, r0, #1
   838ae:	d000      	beq.n	838b2 <_write_r+0x1a>
   838b0:	bd70      	pop	{r4, r5, r6, pc}
   838b2:	6823      	ldr	r3, [r4, #0]
   838b4:	2b00      	cmp	r3, #0
   838b6:	d0fb      	beq.n	838b0 <_write_r+0x18>
   838b8:	6033      	str	r3, [r6, #0]
   838ba:	bd70      	pop	{r4, r5, r6, pc}
   838bc:	20070b58 	.word	0x20070b58

000838c0 <__register_exitproc>:
   838c0:	b5f0      	push	{r4, r5, r6, r7, lr}
   838c2:	4c27      	ldr	r4, [pc, #156]	; (83960 <__register_exitproc+0xa0>)
   838c4:	b085      	sub	sp, #20
   838c6:	6826      	ldr	r6, [r4, #0]
   838c8:	4607      	mov	r7, r0
   838ca:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   838ce:	2c00      	cmp	r4, #0
   838d0:	d040      	beq.n	83954 <__register_exitproc+0x94>
   838d2:	6865      	ldr	r5, [r4, #4]
   838d4:	2d1f      	cmp	r5, #31
   838d6:	dd1e      	ble.n	83916 <__register_exitproc+0x56>
   838d8:	4822      	ldr	r0, [pc, #136]	; (83964 <__register_exitproc+0xa4>)
   838da:	b918      	cbnz	r0, 838e4 <__register_exitproc+0x24>
   838dc:	f04f 30ff 	mov.w	r0, #4294967295
   838e0:	b005      	add	sp, #20
   838e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   838e4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   838e8:	9103      	str	r1, [sp, #12]
   838ea:	9202      	str	r2, [sp, #8]
   838ec:	9301      	str	r3, [sp, #4]
   838ee:	f7ff f947 	bl	82b80 <malloc>
   838f2:	9903      	ldr	r1, [sp, #12]
   838f4:	4604      	mov	r4, r0
   838f6:	9a02      	ldr	r2, [sp, #8]
   838f8:	9b01      	ldr	r3, [sp, #4]
   838fa:	2800      	cmp	r0, #0
   838fc:	d0ee      	beq.n	838dc <__register_exitproc+0x1c>
   838fe:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83902:	2000      	movs	r0, #0
   83904:	6025      	str	r5, [r4, #0]
   83906:	6060      	str	r0, [r4, #4]
   83908:	4605      	mov	r5, r0
   8390a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8390e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83912:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83916:	b93f      	cbnz	r7, 83928 <__register_exitproc+0x68>
   83918:	1c6b      	adds	r3, r5, #1
   8391a:	2000      	movs	r0, #0
   8391c:	3502      	adds	r5, #2
   8391e:	6063      	str	r3, [r4, #4]
   83920:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83924:	b005      	add	sp, #20
   83926:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83928:	2601      	movs	r6, #1
   8392a:	40ae      	lsls	r6, r5
   8392c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   83930:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   83934:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   83938:	2f02      	cmp	r7, #2
   8393a:	ea42 0206 	orr.w	r2, r2, r6
   8393e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   83942:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   83946:	d1e7      	bne.n	83918 <__register_exitproc+0x58>
   83948:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   8394c:	431e      	orrs	r6, r3
   8394e:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   83952:	e7e1      	b.n	83918 <__register_exitproc+0x58>
   83954:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   83958:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8395c:	e7b9      	b.n	838d2 <__register_exitproc+0x12>
   8395e:	bf00      	nop
   83960:	0008409c 	.word	0x0008409c
   83964:	00082b81 	.word	0x00082b81

00083968 <_close_r>:
   83968:	b538      	push	{r3, r4, r5, lr}
   8396a:	4c07      	ldr	r4, [pc, #28]	; (83988 <_close_r+0x20>)
   8396c:	2300      	movs	r3, #0
   8396e:	4605      	mov	r5, r0
   83970:	4608      	mov	r0, r1
   83972:	6023      	str	r3, [r4, #0]
   83974:	f7fd faca 	bl	80f0c <_close>
   83978:	1c43      	adds	r3, r0, #1
   8397a:	d000      	beq.n	8397e <_close_r+0x16>
   8397c:	bd38      	pop	{r3, r4, r5, pc}
   8397e:	6823      	ldr	r3, [r4, #0]
   83980:	2b00      	cmp	r3, #0
   83982:	d0fb      	beq.n	8397c <_close_r+0x14>
   83984:	602b      	str	r3, [r5, #0]
   83986:	bd38      	pop	{r3, r4, r5, pc}
   83988:	20070b58 	.word	0x20070b58

0008398c <_fclose_r>:
   8398c:	b570      	push	{r4, r5, r6, lr}
   8398e:	460c      	mov	r4, r1
   83990:	4605      	mov	r5, r0
   83992:	b131      	cbz	r1, 839a2 <_fclose_r+0x16>
   83994:	b110      	cbz	r0, 8399c <_fclose_r+0x10>
   83996:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83998:	2b00      	cmp	r3, #0
   8399a:	d02f      	beq.n	839fc <_fclose_r+0x70>
   8399c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   839a0:	b90b      	cbnz	r3, 839a6 <_fclose_r+0x1a>
   839a2:	2000      	movs	r0, #0
   839a4:	bd70      	pop	{r4, r5, r6, pc}
   839a6:	4628      	mov	r0, r5
   839a8:	4621      	mov	r1, r4
   839aa:	f7fe fc93 	bl	822d4 <_fflush_r>
   839ae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   839b0:	4606      	mov	r6, r0
   839b2:	b133      	cbz	r3, 839c2 <_fclose_r+0x36>
   839b4:	4628      	mov	r0, r5
   839b6:	69e1      	ldr	r1, [r4, #28]
   839b8:	4798      	blx	r3
   839ba:	2800      	cmp	r0, #0
   839bc:	bfb8      	it	lt
   839be:	f04f 36ff 	movlt.w	r6, #4294967295
   839c2:	89a3      	ldrh	r3, [r4, #12]
   839c4:	061b      	lsls	r3, r3, #24
   839c6:	d41c      	bmi.n	83a02 <_fclose_r+0x76>
   839c8:	6b21      	ldr	r1, [r4, #48]	; 0x30
   839ca:	b141      	cbz	r1, 839de <_fclose_r+0x52>
   839cc:	f104 0340 	add.w	r3, r4, #64	; 0x40
   839d0:	4299      	cmp	r1, r3
   839d2:	d002      	beq.n	839da <_fclose_r+0x4e>
   839d4:	4628      	mov	r0, r5
   839d6:	f7fe fddd 	bl	82594 <_free_r>
   839da:	2300      	movs	r3, #0
   839dc:	6323      	str	r3, [r4, #48]	; 0x30
   839de:	6c61      	ldr	r1, [r4, #68]	; 0x44
   839e0:	b121      	cbz	r1, 839ec <_fclose_r+0x60>
   839e2:	4628      	mov	r0, r5
   839e4:	f7fe fdd6 	bl	82594 <_free_r>
   839e8:	2300      	movs	r3, #0
   839ea:	6463      	str	r3, [r4, #68]	; 0x44
   839ec:	f7fe fd08 	bl	82400 <__sfp_lock_acquire>
   839f0:	2300      	movs	r3, #0
   839f2:	81a3      	strh	r3, [r4, #12]
   839f4:	f7fe fd06 	bl	82404 <__sfp_lock_release>
   839f8:	4630      	mov	r0, r6
   839fa:	bd70      	pop	{r4, r5, r6, pc}
   839fc:	f7fe fc86 	bl	8230c <__sinit>
   83a00:	e7cc      	b.n	8399c <_fclose_r+0x10>
   83a02:	4628      	mov	r0, r5
   83a04:	6921      	ldr	r1, [r4, #16]
   83a06:	f7fe fdc5 	bl	82594 <_free_r>
   83a0a:	e7dd      	b.n	839c8 <_fclose_r+0x3c>

00083a0c <fclose>:
   83a0c:	4b02      	ldr	r3, [pc, #8]	; (83a18 <fclose+0xc>)
   83a0e:	4601      	mov	r1, r0
   83a10:	6818      	ldr	r0, [r3, #0]
   83a12:	f7ff bfbb 	b.w	8398c <_fclose_r>
   83a16:	bf00      	nop
   83a18:	200705a8 	.word	0x200705a8

00083a1c <_fstat_r>:
   83a1c:	b538      	push	{r3, r4, r5, lr}
   83a1e:	4c08      	ldr	r4, [pc, #32]	; (83a40 <_fstat_r+0x24>)
   83a20:	2300      	movs	r3, #0
   83a22:	4605      	mov	r5, r0
   83a24:	4608      	mov	r0, r1
   83a26:	4611      	mov	r1, r2
   83a28:	6023      	str	r3, [r4, #0]
   83a2a:	f7fd fa73 	bl	80f14 <_fstat>
   83a2e:	1c43      	adds	r3, r0, #1
   83a30:	d000      	beq.n	83a34 <_fstat_r+0x18>
   83a32:	bd38      	pop	{r3, r4, r5, pc}
   83a34:	6823      	ldr	r3, [r4, #0]
   83a36:	2b00      	cmp	r3, #0
   83a38:	d0fb      	beq.n	83a32 <_fstat_r+0x16>
   83a3a:	602b      	str	r3, [r5, #0]
   83a3c:	bd38      	pop	{r3, r4, r5, pc}
   83a3e:	bf00      	nop
   83a40:	20070b58 	.word	0x20070b58

00083a44 <_isatty_r>:
   83a44:	b538      	push	{r3, r4, r5, lr}
   83a46:	4c07      	ldr	r4, [pc, #28]	; (83a64 <_isatty_r+0x20>)
   83a48:	2300      	movs	r3, #0
   83a4a:	4605      	mov	r5, r0
   83a4c:	4608      	mov	r0, r1
   83a4e:	6023      	str	r3, [r4, #0]
   83a50:	f7fd fa66 	bl	80f20 <_isatty>
   83a54:	1c43      	adds	r3, r0, #1
   83a56:	d000      	beq.n	83a5a <_isatty_r+0x16>
   83a58:	bd38      	pop	{r3, r4, r5, pc}
   83a5a:	6823      	ldr	r3, [r4, #0]
   83a5c:	2b00      	cmp	r3, #0
   83a5e:	d0fb      	beq.n	83a58 <_isatty_r+0x14>
   83a60:	602b      	str	r3, [r5, #0]
   83a62:	bd38      	pop	{r3, r4, r5, pc}
   83a64:	20070b58 	.word	0x20070b58

00083a68 <_lseek_r>:
   83a68:	b570      	push	{r4, r5, r6, lr}
   83a6a:	4c08      	ldr	r4, [pc, #32]	; (83a8c <_lseek_r+0x24>)
   83a6c:	4606      	mov	r6, r0
   83a6e:	2500      	movs	r5, #0
   83a70:	4608      	mov	r0, r1
   83a72:	4611      	mov	r1, r2
   83a74:	461a      	mov	r2, r3
   83a76:	6025      	str	r5, [r4, #0]
   83a78:	f7fd fa54 	bl	80f24 <_lseek>
   83a7c:	1c43      	adds	r3, r0, #1
   83a7e:	d000      	beq.n	83a82 <_lseek_r+0x1a>
   83a80:	bd70      	pop	{r4, r5, r6, pc}
   83a82:	6823      	ldr	r3, [r4, #0]
   83a84:	2b00      	cmp	r3, #0
   83a86:	d0fb      	beq.n	83a80 <_lseek_r+0x18>
   83a88:	6033      	str	r3, [r6, #0]
   83a8a:	bd70      	pop	{r4, r5, r6, pc}
   83a8c:	20070b58 	.word	0x20070b58

00083a90 <_read_r>:
   83a90:	b570      	push	{r4, r5, r6, lr}
   83a92:	4c08      	ldr	r4, [pc, #32]	; (83ab4 <_read_r+0x24>)
   83a94:	4606      	mov	r6, r0
   83a96:	2500      	movs	r5, #0
   83a98:	4608      	mov	r0, r1
   83a9a:	4611      	mov	r1, r2
   83a9c:	461a      	mov	r2, r3
   83a9e:	6025      	str	r5, [r4, #0]
   83aa0:	f7fc fc72 	bl	80388 <_read>
   83aa4:	1c43      	adds	r3, r0, #1
   83aa6:	d000      	beq.n	83aaa <_read_r+0x1a>
   83aa8:	bd70      	pop	{r4, r5, r6, pc}
   83aaa:	6823      	ldr	r3, [r4, #0]
   83aac:	2b00      	cmp	r3, #0
   83aae:	d0fb      	beq.n	83aa8 <_read_r+0x18>
   83ab0:	6033      	str	r3, [r6, #0]
   83ab2:	bd70      	pop	{r4, r5, r6, pc}
   83ab4:	20070b58 	.word	0x20070b58

00083ab8 <__aeabi_uldivmod>:
   83ab8:	b94b      	cbnz	r3, 83ace <__aeabi_uldivmod+0x16>
   83aba:	b942      	cbnz	r2, 83ace <__aeabi_uldivmod+0x16>
   83abc:	2900      	cmp	r1, #0
   83abe:	bf08      	it	eq
   83ac0:	2800      	cmpeq	r0, #0
   83ac2:	d002      	beq.n	83aca <__aeabi_uldivmod+0x12>
   83ac4:	f04f 31ff 	mov.w	r1, #4294967295
   83ac8:	4608      	mov	r0, r1
   83aca:	f000 b83b 	b.w	83b44 <__aeabi_idiv0>
   83ace:	b082      	sub	sp, #8
   83ad0:	46ec      	mov	ip, sp
   83ad2:	e92d 5000 	stmdb	sp!, {ip, lr}
   83ad6:	f000 f81d 	bl	83b14 <__gnu_uldivmod_helper>
   83ada:	f8dd e004 	ldr.w	lr, [sp, #4]
   83ade:	b002      	add	sp, #8
   83ae0:	bc0c      	pop	{r2, r3}
   83ae2:	4770      	bx	lr

00083ae4 <__gnu_ldivmod_helper>:
   83ae4:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83ae8:	9e08      	ldr	r6, [sp, #32]
   83aea:	4614      	mov	r4, r2
   83aec:	461d      	mov	r5, r3
   83aee:	4680      	mov	r8, r0
   83af0:	4689      	mov	r9, r1
   83af2:	f000 f829 	bl	83b48 <__divdi3>
   83af6:	fb04 f301 	mul.w	r3, r4, r1
   83afa:	fba4 ab00 	umull	sl, fp, r4, r0
   83afe:	fb00 3205 	mla	r2, r0, r5, r3
   83b02:	4493      	add	fp, r2
   83b04:	ebb8 080a 	subs.w	r8, r8, sl
   83b08:	eb69 090b 	sbc.w	r9, r9, fp
   83b0c:	e9c6 8900 	strd	r8, r9, [r6]
   83b10:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083b14 <__gnu_uldivmod_helper>:
   83b14:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83b18:	9e08      	ldr	r6, [sp, #32]
   83b1a:	4614      	mov	r4, r2
   83b1c:	461d      	mov	r5, r3
   83b1e:	4680      	mov	r8, r0
   83b20:	4689      	mov	r9, r1
   83b22:	f000 f961 	bl	83de8 <__udivdi3>
   83b26:	fb00 f505 	mul.w	r5, r0, r5
   83b2a:	fba0 ab04 	umull	sl, fp, r0, r4
   83b2e:	fb04 5401 	mla	r4, r4, r1, r5
   83b32:	44a3      	add	fp, r4
   83b34:	ebb8 080a 	subs.w	r8, r8, sl
   83b38:	eb69 090b 	sbc.w	r9, r9, fp
   83b3c:	e9c6 8900 	strd	r8, r9, [r6]
   83b40:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083b44 <__aeabi_idiv0>:
   83b44:	4770      	bx	lr
   83b46:	bf00      	nop

00083b48 <__divdi3>:
   83b48:	2900      	cmp	r1, #0
   83b4a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83b4e:	f2c0 80a1 	blt.w	83c94 <__divdi3+0x14c>
   83b52:	2400      	movs	r4, #0
   83b54:	2b00      	cmp	r3, #0
   83b56:	f2c0 8098 	blt.w	83c8a <__divdi3+0x142>
   83b5a:	4615      	mov	r5, r2
   83b5c:	4606      	mov	r6, r0
   83b5e:	460f      	mov	r7, r1
   83b60:	2b00      	cmp	r3, #0
   83b62:	d13f      	bne.n	83be4 <__divdi3+0x9c>
   83b64:	428a      	cmp	r2, r1
   83b66:	d958      	bls.n	83c1a <__divdi3+0xd2>
   83b68:	fab2 f382 	clz	r3, r2
   83b6c:	b14b      	cbz	r3, 83b82 <__divdi3+0x3a>
   83b6e:	f1c3 0220 	rsb	r2, r3, #32
   83b72:	fa01 f703 	lsl.w	r7, r1, r3
   83b76:	fa20 f202 	lsr.w	r2, r0, r2
   83b7a:	409d      	lsls	r5, r3
   83b7c:	fa00 f603 	lsl.w	r6, r0, r3
   83b80:	4317      	orrs	r7, r2
   83b82:	0c29      	lsrs	r1, r5, #16
   83b84:	fbb7 f2f1 	udiv	r2, r7, r1
   83b88:	fb01 7712 	mls	r7, r1, r2, r7
   83b8c:	b2a8      	uxth	r0, r5
   83b8e:	fb00 f302 	mul.w	r3, r0, r2
   83b92:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   83b96:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   83b9a:	42bb      	cmp	r3, r7
   83b9c:	d909      	bls.n	83bb2 <__divdi3+0x6a>
   83b9e:	197f      	adds	r7, r7, r5
   83ba0:	f102 3cff 	add.w	ip, r2, #4294967295
   83ba4:	f080 8105 	bcs.w	83db2 <__divdi3+0x26a>
   83ba8:	42bb      	cmp	r3, r7
   83baa:	f240 8102 	bls.w	83db2 <__divdi3+0x26a>
   83bae:	3a02      	subs	r2, #2
   83bb0:	442f      	add	r7, r5
   83bb2:	1aff      	subs	r7, r7, r3
   83bb4:	fbb7 f3f1 	udiv	r3, r7, r1
   83bb8:	fb01 7113 	mls	r1, r1, r3, r7
   83bbc:	fb00 f003 	mul.w	r0, r0, r3
   83bc0:	b2b6      	uxth	r6, r6
   83bc2:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   83bc6:	4288      	cmp	r0, r1
   83bc8:	d908      	bls.n	83bdc <__divdi3+0x94>
   83bca:	1949      	adds	r1, r1, r5
   83bcc:	f103 37ff 	add.w	r7, r3, #4294967295
   83bd0:	f080 80f1 	bcs.w	83db6 <__divdi3+0x26e>
   83bd4:	4288      	cmp	r0, r1
   83bd6:	f240 80ee 	bls.w	83db6 <__divdi3+0x26e>
   83bda:	3b02      	subs	r3, #2
   83bdc:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83be0:	2300      	movs	r3, #0
   83be2:	e003      	b.n	83bec <__divdi3+0xa4>
   83be4:	428b      	cmp	r3, r1
   83be6:	d90a      	bls.n	83bfe <__divdi3+0xb6>
   83be8:	2300      	movs	r3, #0
   83bea:	461a      	mov	r2, r3
   83bec:	4610      	mov	r0, r2
   83bee:	4619      	mov	r1, r3
   83bf0:	b114      	cbz	r4, 83bf8 <__divdi3+0xb0>
   83bf2:	4240      	negs	r0, r0
   83bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83bf8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83bfc:	4770      	bx	lr
   83bfe:	fab3 f883 	clz	r8, r3
   83c02:	f1b8 0f00 	cmp.w	r8, #0
   83c06:	f040 8088 	bne.w	83d1a <__divdi3+0x1d2>
   83c0a:	428b      	cmp	r3, r1
   83c0c:	d302      	bcc.n	83c14 <__divdi3+0xcc>
   83c0e:	4282      	cmp	r2, r0
   83c10:	f200 80e2 	bhi.w	83dd8 <__divdi3+0x290>
   83c14:	2300      	movs	r3, #0
   83c16:	2201      	movs	r2, #1
   83c18:	e7e8      	b.n	83bec <__divdi3+0xa4>
   83c1a:	b912      	cbnz	r2, 83c22 <__divdi3+0xda>
   83c1c:	2301      	movs	r3, #1
   83c1e:	fbb3 f5f2 	udiv	r5, r3, r2
   83c22:	fab5 f285 	clz	r2, r5
   83c26:	2a00      	cmp	r2, #0
   83c28:	d13a      	bne.n	83ca0 <__divdi3+0x158>
   83c2a:	1b7f      	subs	r7, r7, r5
   83c2c:	0c28      	lsrs	r0, r5, #16
   83c2e:	fa1f fc85 	uxth.w	ip, r5
   83c32:	2301      	movs	r3, #1
   83c34:	fbb7 f1f0 	udiv	r1, r7, r0
   83c38:	fb00 7711 	mls	r7, r0, r1, r7
   83c3c:	fb0c f201 	mul.w	r2, ip, r1
   83c40:	ea4f 4816 	mov.w	r8, r6, lsr #16
   83c44:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   83c48:	42ba      	cmp	r2, r7
   83c4a:	d907      	bls.n	83c5c <__divdi3+0x114>
   83c4c:	197f      	adds	r7, r7, r5
   83c4e:	f101 38ff 	add.w	r8, r1, #4294967295
   83c52:	d202      	bcs.n	83c5a <__divdi3+0x112>
   83c54:	42ba      	cmp	r2, r7
   83c56:	f200 80c4 	bhi.w	83de2 <__divdi3+0x29a>
   83c5a:	4641      	mov	r1, r8
   83c5c:	1abf      	subs	r7, r7, r2
   83c5e:	fbb7 f2f0 	udiv	r2, r7, r0
   83c62:	fb00 7012 	mls	r0, r0, r2, r7
   83c66:	fb0c fc02 	mul.w	ip, ip, r2
   83c6a:	b2b6      	uxth	r6, r6
   83c6c:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   83c70:	4584      	cmp	ip, r0
   83c72:	d907      	bls.n	83c84 <__divdi3+0x13c>
   83c74:	1940      	adds	r0, r0, r5
   83c76:	f102 37ff 	add.w	r7, r2, #4294967295
   83c7a:	d202      	bcs.n	83c82 <__divdi3+0x13a>
   83c7c:	4584      	cmp	ip, r0
   83c7e:	f200 80ae 	bhi.w	83dde <__divdi3+0x296>
   83c82:	463a      	mov	r2, r7
   83c84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   83c88:	e7b0      	b.n	83bec <__divdi3+0xa4>
   83c8a:	43e4      	mvns	r4, r4
   83c8c:	4252      	negs	r2, r2
   83c8e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83c92:	e762      	b.n	83b5a <__divdi3+0x12>
   83c94:	4240      	negs	r0, r0
   83c96:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83c9a:	f04f 34ff 	mov.w	r4, #4294967295
   83c9e:	e759      	b.n	83b54 <__divdi3+0xc>
   83ca0:	4095      	lsls	r5, r2
   83ca2:	f1c2 0920 	rsb	r9, r2, #32
   83ca6:	fa27 f109 	lsr.w	r1, r7, r9
   83caa:	fa26 f909 	lsr.w	r9, r6, r9
   83cae:	4097      	lsls	r7, r2
   83cb0:	0c28      	lsrs	r0, r5, #16
   83cb2:	fbb1 f8f0 	udiv	r8, r1, r0
   83cb6:	fb00 1118 	mls	r1, r0, r8, r1
   83cba:	fa1f fc85 	uxth.w	ip, r5
   83cbe:	fb0c f308 	mul.w	r3, ip, r8
   83cc2:	ea49 0907 	orr.w	r9, r9, r7
   83cc6:	ea4f 4719 	mov.w	r7, r9, lsr #16
   83cca:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   83cce:	428b      	cmp	r3, r1
   83cd0:	fa06 f602 	lsl.w	r6, r6, r2
   83cd4:	d908      	bls.n	83ce8 <__divdi3+0x1a0>
   83cd6:	1949      	adds	r1, r1, r5
   83cd8:	f108 32ff 	add.w	r2, r8, #4294967295
   83cdc:	d27a      	bcs.n	83dd4 <__divdi3+0x28c>
   83cde:	428b      	cmp	r3, r1
   83ce0:	d978      	bls.n	83dd4 <__divdi3+0x28c>
   83ce2:	f1a8 0802 	sub.w	r8, r8, #2
   83ce6:	4429      	add	r1, r5
   83ce8:	1ac9      	subs	r1, r1, r3
   83cea:	fbb1 f3f0 	udiv	r3, r1, r0
   83cee:	fb00 1713 	mls	r7, r0, r3, r1
   83cf2:	fb0c f203 	mul.w	r2, ip, r3
   83cf6:	fa1f f989 	uxth.w	r9, r9
   83cfa:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   83cfe:	42ba      	cmp	r2, r7
   83d00:	d907      	bls.n	83d12 <__divdi3+0x1ca>
   83d02:	197f      	adds	r7, r7, r5
   83d04:	f103 31ff 	add.w	r1, r3, #4294967295
   83d08:	d260      	bcs.n	83dcc <__divdi3+0x284>
   83d0a:	42ba      	cmp	r2, r7
   83d0c:	d95e      	bls.n	83dcc <__divdi3+0x284>
   83d0e:	3b02      	subs	r3, #2
   83d10:	442f      	add	r7, r5
   83d12:	1abf      	subs	r7, r7, r2
   83d14:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83d18:	e78c      	b.n	83c34 <__divdi3+0xec>
   83d1a:	f1c8 0220 	rsb	r2, r8, #32
   83d1e:	fa25 f102 	lsr.w	r1, r5, r2
   83d22:	fa03 fc08 	lsl.w	ip, r3, r8
   83d26:	fa27 f302 	lsr.w	r3, r7, r2
   83d2a:	fa20 f202 	lsr.w	r2, r0, r2
   83d2e:	fa07 f708 	lsl.w	r7, r7, r8
   83d32:	ea41 0c0c 	orr.w	ip, r1, ip
   83d36:	ea4f 491c 	mov.w	r9, ip, lsr #16
   83d3a:	fbb3 f1f9 	udiv	r1, r3, r9
   83d3e:	fb09 3311 	mls	r3, r9, r1, r3
   83d42:	fa1f fa8c 	uxth.w	sl, ip
   83d46:	fb0a fb01 	mul.w	fp, sl, r1
   83d4a:	4317      	orrs	r7, r2
   83d4c:	0c3a      	lsrs	r2, r7, #16
   83d4e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   83d52:	459b      	cmp	fp, r3
   83d54:	fa05 f008 	lsl.w	r0, r5, r8
   83d58:	d908      	bls.n	83d6c <__divdi3+0x224>
   83d5a:	eb13 030c 	adds.w	r3, r3, ip
   83d5e:	f101 32ff 	add.w	r2, r1, #4294967295
   83d62:	d235      	bcs.n	83dd0 <__divdi3+0x288>
   83d64:	459b      	cmp	fp, r3
   83d66:	d933      	bls.n	83dd0 <__divdi3+0x288>
   83d68:	3902      	subs	r1, #2
   83d6a:	4463      	add	r3, ip
   83d6c:	ebcb 0303 	rsb	r3, fp, r3
   83d70:	fbb3 f2f9 	udiv	r2, r3, r9
   83d74:	fb09 3312 	mls	r3, r9, r2, r3
   83d78:	fb0a fa02 	mul.w	sl, sl, r2
   83d7c:	b2bf      	uxth	r7, r7
   83d7e:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   83d82:	45ba      	cmp	sl, r7
   83d84:	d908      	bls.n	83d98 <__divdi3+0x250>
   83d86:	eb17 070c 	adds.w	r7, r7, ip
   83d8a:	f102 33ff 	add.w	r3, r2, #4294967295
   83d8e:	d21b      	bcs.n	83dc8 <__divdi3+0x280>
   83d90:	45ba      	cmp	sl, r7
   83d92:	d919      	bls.n	83dc8 <__divdi3+0x280>
   83d94:	3a02      	subs	r2, #2
   83d96:	4467      	add	r7, ip
   83d98:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   83d9c:	fba5 0100 	umull	r0, r1, r5, r0
   83da0:	ebca 0707 	rsb	r7, sl, r7
   83da4:	428f      	cmp	r7, r1
   83da6:	f04f 0300 	mov.w	r3, #0
   83daa:	d30a      	bcc.n	83dc2 <__divdi3+0x27a>
   83dac:	d005      	beq.n	83dba <__divdi3+0x272>
   83dae:	462a      	mov	r2, r5
   83db0:	e71c      	b.n	83bec <__divdi3+0xa4>
   83db2:	4662      	mov	r2, ip
   83db4:	e6fd      	b.n	83bb2 <__divdi3+0x6a>
   83db6:	463b      	mov	r3, r7
   83db8:	e710      	b.n	83bdc <__divdi3+0x94>
   83dba:	fa06 f608 	lsl.w	r6, r6, r8
   83dbe:	4286      	cmp	r6, r0
   83dc0:	d2f5      	bcs.n	83dae <__divdi3+0x266>
   83dc2:	1e6a      	subs	r2, r5, #1
   83dc4:	2300      	movs	r3, #0
   83dc6:	e711      	b.n	83bec <__divdi3+0xa4>
   83dc8:	461a      	mov	r2, r3
   83dca:	e7e5      	b.n	83d98 <__divdi3+0x250>
   83dcc:	460b      	mov	r3, r1
   83dce:	e7a0      	b.n	83d12 <__divdi3+0x1ca>
   83dd0:	4611      	mov	r1, r2
   83dd2:	e7cb      	b.n	83d6c <__divdi3+0x224>
   83dd4:	4690      	mov	r8, r2
   83dd6:	e787      	b.n	83ce8 <__divdi3+0x1a0>
   83dd8:	4643      	mov	r3, r8
   83dda:	4642      	mov	r2, r8
   83ddc:	e706      	b.n	83bec <__divdi3+0xa4>
   83dde:	3a02      	subs	r2, #2
   83de0:	e750      	b.n	83c84 <__divdi3+0x13c>
   83de2:	3902      	subs	r1, #2
   83de4:	442f      	add	r7, r5
   83de6:	e739      	b.n	83c5c <__divdi3+0x114>

00083de8 <__udivdi3>:
   83de8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83dec:	4614      	mov	r4, r2
   83dee:	4605      	mov	r5, r0
   83df0:	460e      	mov	r6, r1
   83df2:	2b00      	cmp	r3, #0
   83df4:	d143      	bne.n	83e7e <__udivdi3+0x96>
   83df6:	428a      	cmp	r2, r1
   83df8:	d953      	bls.n	83ea2 <__udivdi3+0xba>
   83dfa:	fab2 f782 	clz	r7, r2
   83dfe:	b157      	cbz	r7, 83e16 <__udivdi3+0x2e>
   83e00:	f1c7 0620 	rsb	r6, r7, #32
   83e04:	fa20 f606 	lsr.w	r6, r0, r6
   83e08:	fa01 f307 	lsl.w	r3, r1, r7
   83e0c:	fa02 f407 	lsl.w	r4, r2, r7
   83e10:	fa00 f507 	lsl.w	r5, r0, r7
   83e14:	431e      	orrs	r6, r3
   83e16:	0c21      	lsrs	r1, r4, #16
   83e18:	fbb6 f2f1 	udiv	r2, r6, r1
   83e1c:	fb01 6612 	mls	r6, r1, r2, r6
   83e20:	b2a0      	uxth	r0, r4
   83e22:	fb00 f302 	mul.w	r3, r0, r2
   83e26:	0c2f      	lsrs	r7, r5, #16
   83e28:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   83e2c:	42b3      	cmp	r3, r6
   83e2e:	d909      	bls.n	83e44 <__udivdi3+0x5c>
   83e30:	1936      	adds	r6, r6, r4
   83e32:	f102 37ff 	add.w	r7, r2, #4294967295
   83e36:	f080 80fd 	bcs.w	84034 <__udivdi3+0x24c>
   83e3a:	42b3      	cmp	r3, r6
   83e3c:	f240 80fa 	bls.w	84034 <__udivdi3+0x24c>
   83e40:	3a02      	subs	r2, #2
   83e42:	4426      	add	r6, r4
   83e44:	1af6      	subs	r6, r6, r3
   83e46:	fbb6 f3f1 	udiv	r3, r6, r1
   83e4a:	fb01 6113 	mls	r1, r1, r3, r6
   83e4e:	fb00 f003 	mul.w	r0, r0, r3
   83e52:	b2ad      	uxth	r5, r5
   83e54:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   83e58:	4288      	cmp	r0, r1
   83e5a:	d908      	bls.n	83e6e <__udivdi3+0x86>
   83e5c:	1909      	adds	r1, r1, r4
   83e5e:	f103 36ff 	add.w	r6, r3, #4294967295
   83e62:	f080 80e9 	bcs.w	84038 <__udivdi3+0x250>
   83e66:	4288      	cmp	r0, r1
   83e68:	f240 80e6 	bls.w	84038 <__udivdi3+0x250>
   83e6c:	3b02      	subs	r3, #2
   83e6e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83e72:	2300      	movs	r3, #0
   83e74:	4610      	mov	r0, r2
   83e76:	4619      	mov	r1, r3
   83e78:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83e7c:	4770      	bx	lr
   83e7e:	428b      	cmp	r3, r1
   83e80:	d84c      	bhi.n	83f1c <__udivdi3+0x134>
   83e82:	fab3 f683 	clz	r6, r3
   83e86:	2e00      	cmp	r6, #0
   83e88:	d14f      	bne.n	83f2a <__udivdi3+0x142>
   83e8a:	428b      	cmp	r3, r1
   83e8c:	d302      	bcc.n	83e94 <__udivdi3+0xac>
   83e8e:	4282      	cmp	r2, r0
   83e90:	f200 80dd 	bhi.w	8404e <__udivdi3+0x266>
   83e94:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83e98:	2300      	movs	r3, #0
   83e9a:	2201      	movs	r2, #1
   83e9c:	4610      	mov	r0, r2
   83e9e:	4619      	mov	r1, r3
   83ea0:	4770      	bx	lr
   83ea2:	b912      	cbnz	r2, 83eaa <__udivdi3+0xc2>
   83ea4:	2401      	movs	r4, #1
   83ea6:	fbb4 f4f2 	udiv	r4, r4, r2
   83eaa:	fab4 f284 	clz	r2, r4
   83eae:	2a00      	cmp	r2, #0
   83eb0:	f040 8082 	bne.w	83fb8 <__udivdi3+0x1d0>
   83eb4:	1b09      	subs	r1, r1, r4
   83eb6:	0c26      	lsrs	r6, r4, #16
   83eb8:	b2a7      	uxth	r7, r4
   83eba:	2301      	movs	r3, #1
   83ebc:	fbb1 f0f6 	udiv	r0, r1, r6
   83ec0:	fb06 1110 	mls	r1, r6, r0, r1
   83ec4:	fb07 f200 	mul.w	r2, r7, r0
   83ec8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   83ecc:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   83ed0:	428a      	cmp	r2, r1
   83ed2:	d907      	bls.n	83ee4 <__udivdi3+0xfc>
   83ed4:	1909      	adds	r1, r1, r4
   83ed6:	f100 3cff 	add.w	ip, r0, #4294967295
   83eda:	d202      	bcs.n	83ee2 <__udivdi3+0xfa>
   83edc:	428a      	cmp	r2, r1
   83ede:	f200 80c8 	bhi.w	84072 <__udivdi3+0x28a>
   83ee2:	4660      	mov	r0, ip
   83ee4:	1a89      	subs	r1, r1, r2
   83ee6:	fbb1 f2f6 	udiv	r2, r1, r6
   83eea:	fb06 1112 	mls	r1, r6, r2, r1
   83eee:	fb07 f702 	mul.w	r7, r7, r2
   83ef2:	b2ad      	uxth	r5, r5
   83ef4:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   83ef8:	42af      	cmp	r7, r5
   83efa:	d908      	bls.n	83f0e <__udivdi3+0x126>
   83efc:	192c      	adds	r4, r5, r4
   83efe:	f102 31ff 	add.w	r1, r2, #4294967295
   83f02:	f080 809b 	bcs.w	8403c <__udivdi3+0x254>
   83f06:	42a7      	cmp	r7, r4
   83f08:	f240 8098 	bls.w	8403c <__udivdi3+0x254>
   83f0c:	3a02      	subs	r2, #2
   83f0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   83f12:	4610      	mov	r0, r2
   83f14:	4619      	mov	r1, r3
   83f16:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83f1a:	4770      	bx	lr
   83f1c:	2300      	movs	r3, #0
   83f1e:	461a      	mov	r2, r3
   83f20:	4610      	mov	r0, r2
   83f22:	4619      	mov	r1, r3
   83f24:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83f28:	4770      	bx	lr
   83f2a:	f1c6 0520 	rsb	r5, r6, #32
   83f2e:	fa22 f705 	lsr.w	r7, r2, r5
   83f32:	fa03 f406 	lsl.w	r4, r3, r6
   83f36:	fa21 f305 	lsr.w	r3, r1, r5
   83f3a:	fa01 fb06 	lsl.w	fp, r1, r6
   83f3e:	fa20 f505 	lsr.w	r5, r0, r5
   83f42:	433c      	orrs	r4, r7
   83f44:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83f48:	fbb3 fcf8 	udiv	ip, r3, r8
   83f4c:	fb08 331c 	mls	r3, r8, ip, r3
   83f50:	fa1f f984 	uxth.w	r9, r4
   83f54:	fb09 fa0c 	mul.w	sl, r9, ip
   83f58:	ea45 0b0b 	orr.w	fp, r5, fp
   83f5c:	ea4f 451b 	mov.w	r5, fp, lsr #16
   83f60:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   83f64:	459a      	cmp	sl, r3
   83f66:	fa02 f206 	lsl.w	r2, r2, r6
   83f6a:	d904      	bls.n	83f76 <__udivdi3+0x18e>
   83f6c:	191b      	adds	r3, r3, r4
   83f6e:	f10c 35ff 	add.w	r5, ip, #4294967295
   83f72:	d36f      	bcc.n	84054 <__udivdi3+0x26c>
   83f74:	46ac      	mov	ip, r5
   83f76:	ebca 0303 	rsb	r3, sl, r3
   83f7a:	fbb3 f5f8 	udiv	r5, r3, r8
   83f7e:	fb08 3315 	mls	r3, r8, r5, r3
   83f82:	fb09 f905 	mul.w	r9, r9, r5
   83f86:	fa1f fb8b 	uxth.w	fp, fp
   83f8a:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   83f8e:	45b9      	cmp	r9, r7
   83f90:	d904      	bls.n	83f9c <__udivdi3+0x1b4>
   83f92:	193f      	adds	r7, r7, r4
   83f94:	f105 33ff 	add.w	r3, r5, #4294967295
   83f98:	d362      	bcc.n	84060 <__udivdi3+0x278>
   83f9a:	461d      	mov	r5, r3
   83f9c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   83fa0:	fbac 2302 	umull	r2, r3, ip, r2
   83fa4:	ebc9 0707 	rsb	r7, r9, r7
   83fa8:	429f      	cmp	r7, r3
   83faa:	f04f 0500 	mov.w	r5, #0
   83fae:	d34a      	bcc.n	84046 <__udivdi3+0x25e>
   83fb0:	d046      	beq.n	84040 <__udivdi3+0x258>
   83fb2:	4662      	mov	r2, ip
   83fb4:	462b      	mov	r3, r5
   83fb6:	e75d      	b.n	83e74 <__udivdi3+0x8c>
   83fb8:	4094      	lsls	r4, r2
   83fba:	f1c2 0920 	rsb	r9, r2, #32
   83fbe:	fa21 fc09 	lsr.w	ip, r1, r9
   83fc2:	4091      	lsls	r1, r2
   83fc4:	fa20 f909 	lsr.w	r9, r0, r9
   83fc8:	0c26      	lsrs	r6, r4, #16
   83fca:	fbbc f8f6 	udiv	r8, ip, r6
   83fce:	fb06 cc18 	mls	ip, r6, r8, ip
   83fd2:	b2a7      	uxth	r7, r4
   83fd4:	fb07 f308 	mul.w	r3, r7, r8
   83fd8:	ea49 0901 	orr.w	r9, r9, r1
   83fdc:	ea4f 4119 	mov.w	r1, r9, lsr #16
   83fe0:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   83fe4:	4563      	cmp	r3, ip
   83fe6:	fa00 f502 	lsl.w	r5, r0, r2
   83fea:	d909      	bls.n	84000 <__udivdi3+0x218>
   83fec:	eb1c 0c04 	adds.w	ip, ip, r4
   83ff0:	f108 32ff 	add.w	r2, r8, #4294967295
   83ff4:	d23b      	bcs.n	8406e <__udivdi3+0x286>
   83ff6:	4563      	cmp	r3, ip
   83ff8:	d939      	bls.n	8406e <__udivdi3+0x286>
   83ffa:	f1a8 0802 	sub.w	r8, r8, #2
   83ffe:	44a4      	add	ip, r4
   84000:	ebc3 0c0c 	rsb	ip, r3, ip
   84004:	fbbc f3f6 	udiv	r3, ip, r6
   84008:	fb06 c113 	mls	r1, r6, r3, ip
   8400c:	fb07 f203 	mul.w	r2, r7, r3
   84010:	fa1f f989 	uxth.w	r9, r9
   84014:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   84018:	428a      	cmp	r2, r1
   8401a:	d907      	bls.n	8402c <__udivdi3+0x244>
   8401c:	1909      	adds	r1, r1, r4
   8401e:	f103 30ff 	add.w	r0, r3, #4294967295
   84022:	d222      	bcs.n	8406a <__udivdi3+0x282>
   84024:	428a      	cmp	r2, r1
   84026:	d920      	bls.n	8406a <__udivdi3+0x282>
   84028:	3b02      	subs	r3, #2
   8402a:	4421      	add	r1, r4
   8402c:	1a89      	subs	r1, r1, r2
   8402e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   84032:	e743      	b.n	83ebc <__udivdi3+0xd4>
   84034:	463a      	mov	r2, r7
   84036:	e705      	b.n	83e44 <__udivdi3+0x5c>
   84038:	4633      	mov	r3, r6
   8403a:	e718      	b.n	83e6e <__udivdi3+0x86>
   8403c:	460a      	mov	r2, r1
   8403e:	e766      	b.n	83f0e <__udivdi3+0x126>
   84040:	40b0      	lsls	r0, r6
   84042:	4290      	cmp	r0, r2
   84044:	d2b5      	bcs.n	83fb2 <__udivdi3+0x1ca>
   84046:	f10c 32ff 	add.w	r2, ip, #4294967295
   8404a:	2300      	movs	r3, #0
   8404c:	e712      	b.n	83e74 <__udivdi3+0x8c>
   8404e:	4633      	mov	r3, r6
   84050:	4632      	mov	r2, r6
   84052:	e70f      	b.n	83e74 <__udivdi3+0x8c>
   84054:	459a      	cmp	sl, r3
   84056:	d98d      	bls.n	83f74 <__udivdi3+0x18c>
   84058:	f1ac 0c02 	sub.w	ip, ip, #2
   8405c:	4423      	add	r3, r4
   8405e:	e78a      	b.n	83f76 <__udivdi3+0x18e>
   84060:	45b9      	cmp	r9, r7
   84062:	d99a      	bls.n	83f9a <__udivdi3+0x1b2>
   84064:	3d02      	subs	r5, #2
   84066:	4427      	add	r7, r4
   84068:	e798      	b.n	83f9c <__udivdi3+0x1b4>
   8406a:	4603      	mov	r3, r0
   8406c:	e7de      	b.n	8402c <__udivdi3+0x244>
   8406e:	4690      	mov	r8, r2
   84070:	e7c6      	b.n	84000 <__udivdi3+0x218>
   84072:	3802      	subs	r0, #2
   84074:	4421      	add	r1, r4
   84076:	e735      	b.n	83ee4 <__udivdi3+0xfc>
   84078:	6f727245 	.word	0x6f727245
   8407c:	21212172 	.word	0x21212172
   84080:	6d6f5320 	.word	0x6d6f5320
   84084:	69687465 	.word	0x69687465
   84088:	7720676e 	.word	0x7720676e
   8408c:	20746e65 	.word	0x20746e65
   84090:	6e6f7277 	.word	0x6e6f7277
   84094:	00000067 	.word	0x00000067
   84098:	00000043 	.word	0x00000043

0008409c <_global_impure_ptr>:
   8409c:	20070180 33323130 37363534 42413938     ... 0123456789AB
   840ac:	46454443 00000000 33323130 37363534     CDEF....01234567
   840bc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   840cc:	0000296c                                l)..

000840d0 <zeroes.6721>:
   840d0:	30303030 30303030 30303030 30303030     0000000000000000

000840e0 <blanks.6720>:
   840e0:	20202020 20202020 20202020 20202020                     

000840f0 <_init>:
   840f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840f2:	bf00      	nop
   840f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   840f6:	bc08      	pop	{r3}
   840f8:	469e      	mov	lr, r3
   840fa:	4770      	bx	lr

000840fc <__init_array_start>:
   840fc:	0008216d 	.word	0x0008216d

00084100 <__frame_dummy_init_array_entry>:
   84100:	00080119                                ....

00084104 <_fini>:
   84104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84106:	bf00      	nop
   84108:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8410a:	bc08      	pop	{r3}
   8410c:	469e      	mov	lr, r3
   8410e:	4770      	bx	lr

00084110 <__fini_array_start>:
   84110:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <g_interrupt_enabled>:
2007012c:	00000001                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900                                ..=.

20070134 <p_PIOB_SODR>:
20070134:	400e1030                                0..@

20070138 <da>:
20070138:	000006e9 0000084d 0000097b 00000a45     ....M...{...E...
20070148:	00000a8c 00000a45 0000097b 0000084d     ....E...{...M...
20070158:	000006e9 00000584 00000456 0000038c     ........V.......
20070168:	00000346 0000038c 00000456 00000584     F.......V.......

20070178 <p_PIOB_CODR>:
20070178:	400e1034 00000000                       4..@....

20070180 <impure_data>:
20070180:	00000000 2007046c 200704d4 2007053c     ....l.. ... <.. 
	...
200701b4:	00084098 00000000 00000000 00000000     .@..............
	...
20070228:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070238:	0005deec 0000000b 00000000 00000000     ................
	...

200705a8 <_impure_ptr>:
200705a8:	20070180                                ... 

200705ac <lc_ctype_charset>:
200705ac:	49435341 00000049 00000000 00000000     ASCII...........
	...

200705cc <__mb_cur_max>:
200705cc:	00000001                                ....

200705d0 <__malloc_av_>:
	...
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 

200709d8 <__malloc_trim_threshold>:
200709d8:	00020000                                ....

200709dc <__malloc_sbrk_base>:
200709dc:	ffffffff                                ....

200709e0 <__wctomb>:
200709e0:	0008387d                                }8..
