begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* THIS FILE IS AUTOMAGICALLY GENERATED, DON'T EDIT IT */
end_comment

begin_define
define|#
directive|define
name|ARG_MASK
value|0x0f
end_define

begin_define
define|#
directive|define
name|ARG_RS
value|0x01
end_define

begin_define
define|#
directive|define
name|ARG_RD
value|0x02
end_define

begin_define
define|#
directive|define
name|ARG_RA
value|0x03
end_define

begin_define
define|#
directive|define
name|ARG_RB
value|0x04
end_define

begin_define
define|#
directive|define
name|ARG_RR
value|0x05
end_define

begin_define
define|#
directive|define
name|ARG_RX
value|0x06
end_define

begin_define
define|#
directive|define
name|ARG_IMM4
value|0x01
end_define

begin_define
define|#
directive|define
name|ARG_IMM8
value|0x02
end_define

begin_define
define|#
directive|define
name|ARG_IMM16
value|0x03
end_define

begin_define
define|#
directive|define
name|ARG_IMM32
value|0x04
end_define

begin_define
define|#
directive|define
name|ARG_IMMN
value|0x05
end_define

begin_define
define|#
directive|define
name|ARG_IMMNMINUS1
value|0x05
end_define

begin_define
define|#
directive|define
name|ARG_IMM_1
value|0x06
end_define

begin_define
define|#
directive|define
name|ARG_IMM_2
value|0x07
end_define

begin_define
define|#
directive|define
name|ARG_DISP16
value|0x08
end_define

begin_define
define|#
directive|define
name|ARG_NIM16
value|0x09
end_define

begin_define
define|#
directive|define
name|ARG_IMM2
value|0x0a
end_define

begin_define
define|#
directive|define
name|ARG_DISP12
value|0x0b
end_define

begin_define
define|#
directive|define
name|ARG_DISP8
value|0x0c
end_define

begin_define
define|#
directive|define
name|CLASS_MASK
value|0xfff0
end_define

begin_define
define|#
directive|define
name|CLASS_X
value|0x10
end_define

begin_define
define|#
directive|define
name|CLASS_BA
value|0x20
end_define

begin_define
define|#
directive|define
name|CLASS_DA
value|0x30
end_define

begin_define
define|#
directive|define
name|CLASS_BX
value|0x40
end_define

begin_define
define|#
directive|define
name|CLASS_DISP
value|0x50
end_define

begin_define
define|#
directive|define
name|CLASS_IMM
value|0x60
end_define

begin_define
define|#
directive|define
name|CLASS_CC
value|0x70
end_define

begin_define
define|#
directive|define
name|CLASS_CTRL
value|0x80
end_define

begin_define
define|#
directive|define
name|CLASS_ADDRESS
value|0xd0
end_define

begin_define
define|#
directive|define
name|CLASS_0CCC
value|0xe0
end_define

begin_define
define|#
directive|define
name|CLASS_1CCC
value|0xf0
end_define

begin_define
define|#
directive|define
name|CLASS_0DISP7
value|0x100
end_define

begin_define
define|#
directive|define
name|CLASS_1DISP7
value|0x200
end_define

begin_define
define|#
directive|define
name|CLASS_01II
value|0x300
end_define

begin_define
define|#
directive|define
name|CLASS_00II
value|0x400
end_define

begin_define
define|#
directive|define
name|CLASS_BIT
value|0x500
end_define

begin_define
define|#
directive|define
name|CLASS_FLAGS
value|0x600
end_define

begin_define
define|#
directive|define
name|CLASS_IR
value|0x700
end_define

begin_define
define|#
directive|define
name|CLASS_DISP8
value|0x800
end_define

begin_define
define|#
directive|define
name|CLASS_REG
value|0x7000
end_define

begin_define
define|#
directive|define
name|CLASS_REG_BYTE
value|0x2000
end_define

begin_define
define|#
directive|define
name|CLASS_REG_WORD
value|0x3000
end_define

begin_define
define|#
directive|define
name|CLASS_REG_QUAD
value|0x4000
end_define

begin_define
define|#
directive|define
name|CLASS_REG_LONG
value|0x5000
end_define

begin_define
define|#
directive|define
name|CLASS_REGN0
value|0x8000
end_define

begin_typedef
typedef|typedef
struct|struct
block|{
name|char
modifier|*
name|name
decl_stmt|;
name|unsigned
name|short
name|arg_info
index|[
literal|4
index|]
decl_stmt|;
name|unsigned
name|short
name|byte_info
index|[
literal|10
index|]
decl_stmt|;
name|int
name|noperands
decl_stmt|;
name|int
name|length
decl_stmt|;
name|int
name|idx
decl_stmt|;
block|}
name|opcode_entry_type
typedef|;
end_typedef

begin_ifdef
ifdef|#
directive|ifdef
name|DEFINE_TABLE
end_ifdef

begin_decl_stmt
name|opcode_entry_type
name|z8k_table
index|[]
init|=
block|{
block|{
literal|"adc"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|0
block|}
block|,
block|{
literal|"adcb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|1
block|}
block|,
block|{
literal|"add"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|}
block|,
block|{
literal|"add"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|3
block|}
block|,
block|{
literal|"add"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|4
block|}
block|,
block|{
literal|"add"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|5
block|}
block|,
block|{
literal|"add"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|6
block|}
block|,
block|{
literal|"addb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|7
block|}
block|,
block|{
literal|"addb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|8
block|}
block|,
block|{
literal|"addb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|9
block|}
block|,
block|{
literal|"addb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|10
block|}
block|,
block|{
literal|"addb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|11
block|}
block|,
block|{
literal|"addl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|12
block|}
block|,
block|{
literal|"addl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|13
block|}
block|,
block|{
literal|"addl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|14
block|}
block|,
block|{
literal|"addl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|15
block|}
block|,
block|{
literal|"addl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|16
block|}
block|,
block|{
literal|"and"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|17
block|}
block|,
block|{
literal|"and"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|18
block|}
block|,
block|{
literal|"and"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|19
block|}
block|,
block|{
literal|"and"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|20
block|}
block|,
block|{
literal|"and"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|21
block|}
block|,
block|{
literal|"andb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|22
block|}
block|,
block|{
literal|"andb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|23
block|}
block|,
block|{
literal|"andb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|24
block|}
block|,
block|{
literal|"andb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|25
block|}
block|,
block|{
literal|"andb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|26
block|}
block|,
block|{
literal|"bit"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|27
block|}
block|,
block|{
literal|"bit"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|28
block|}
block|,
block|{
literal|"bit"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|29
block|}
block|,
block|{
literal|"bit"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|30
block|}
block|,
block|{
literal|"bit"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|31
block|}
block|,
block|{
literal|"bitb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|32
block|}
block|,
block|{
literal|"bitb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|33
block|}
block|,
block|{
literal|"bitb"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|34
block|}
block|,
block|{
literal|"bitb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|35
block|}
block|,
block|{
literal|"bitb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|36
block|}
block|,
block|{
literal|"call"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|37
block|}
block|,
block|{
literal|"call"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|38
block|}
block|,
block|{
literal|"call"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|39
block|}
block|,
block|{
literal|"calr"
block|,
block|{
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP12
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|40
block|}
block|,
block|{
literal|"clr"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|41
block|}
block|,
block|{
literal|"clr"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|42
block|}
block|,
block|{
literal|"clr"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|43
block|}
block|,
block|{
literal|"clr"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|44
block|}
block|,
block|{
literal|"clrb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|45
block|}
block|,
block|{
literal|"clrb"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|46
block|}
block|,
block|{
literal|"clrb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|47
block|}
block|,
block|{
literal|"clrb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|48
block|}
block|,
block|{
literal|"com"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|49
block|}
block|,
block|{
literal|"com"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|50
block|}
block|,
block|{
literal|"com"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|51
block|}
block|,
block|{
literal|"com"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|52
block|}
block|,
block|{
literal|"comb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|53
block|}
block|,
block|{
literal|"comb"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|54
block|}
block|,
block|{
literal|"comb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|55
block|}
block|,
block|{
literal|"comb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|56
block|}
block|,
block|{
literal|"comflg"
block|,
block|{
name|CLASS_FLAGS
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|57
block|}
block|,
block|{
literal|"cp"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|58
block|}
block|,
block|{
literal|"cp"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_ADDRESS
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|59
block|}
block|,
block|{
literal|"cp"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_ADDRESS
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|60
block|}
block|,
block|{
literal|"cp"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|61
block|}
block|,
block|{
literal|"cp"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|62
block|}
block|,
block|{
literal|"cp"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|63
block|}
block|,
block|{
literal|"cp"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|64
block|}
block|,
block|{
literal|"cp"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|65
block|}
block|,
block|{
literal|"cpb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|66
block|}
block|,
block|{
literal|"cpb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_ADDRESS
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|67
block|}
block|,
block|{
literal|"cpb"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_ADDRESS
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|68
block|}
block|,
block|{
literal|"cpb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|69
block|}
block|,
block|{
literal|"cpb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|70
block|}
block|,
block|{
literal|"cpb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|71
block|}
block|,
block|{
literal|"cpb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|72
block|}
block|,
block|{
literal|"cpb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|73
block|}
block|,
block|{
literal|"cpd"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|74
block|}
block|,
block|{
literal|"cpdb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|75
block|}
block|,
block|{
literal|"cpdr"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|76
block|}
block|,
block|{
literal|"cpdrb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|77
block|}
block|,
block|{
literal|"cpi"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|78
block|}
block|,
block|{
literal|"cpib"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|79
block|}
block|,
block|{
literal|"cpir"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|80
block|}
block|,
block|{
literal|"cpirb"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|81
block|}
block|,
block|{
literal|"cpl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|82
block|}
block|,
block|{
literal|"cpl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|83
block|}
block|,
block|{
literal|"cpl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|84
block|}
block|,
block|{
literal|"cpl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|85
block|}
block|,
block|{
literal|"cpl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|86
block|}
block|,
block|{
literal|"cpsd"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|87
block|}
block|,
block|{
literal|"cpsdb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|88
block|}
block|,
block|{
literal|"cpsdr"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|89
block|}
block|,
block|{
literal|"cpsdrb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|90
block|}
block|,
block|{
literal|"cpsi"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|91
block|}
block|,
block|{
literal|"cpsib"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|92
block|}
block|,
block|{
literal|"cpsir"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|93
block|}
block|,
block|{
literal|"cpsirb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,}
block|,
literal|4
block|,
literal|4
block|,
literal|94
block|}
block|,
block|{
literal|"dab"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|95
block|}
block|,
block|{
literal|"dbjnz"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_1DISP7
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|96
block|}
block|,
block|{
literal|"dec"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|97
block|}
block|,
block|{
literal|"dec"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|98
block|}
block|,
block|{
literal|"dec"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|99
block|}
block|,
block|{
literal|"dec"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|100
block|}
block|,
block|{
literal|"decb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|101
block|}
block|,
block|{
literal|"decb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|102
block|}
block|,
block|{
literal|"decb"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|103
block|}
block|,
block|{
literal|"decb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|104
block|}
block|,
block|{
literal|"di"
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_00II
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|105
block|}
block|,
block|{
literal|"div"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|106
block|}
block|,
block|{
literal|"div"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|107
block|}
block|,
block|{
literal|"div"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|108
block|}
block|,
block|{
literal|"div"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|109
block|}
block|,
block|{
literal|"div"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|110
block|}
block|,
block|{
literal|"divl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|111
block|}
block|,
block|{
literal|"divl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|112
block|}
block|,
block|{
literal|"divl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|113
block|}
block|,
block|{
literal|"divl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|114
block|}
block|,
block|{
literal|"divl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|115
block|}
block|,
block|{
literal|"djnz"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_0DISP7
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|116
block|}
block|,
block|{
literal|"ei"
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_01II
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|117
block|}
block|,
block|{
literal|"ex"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|118
block|}
block|,
block|{
literal|"ex"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|119
block|}
block|,
block|{
literal|"ex"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|120
block|}
block|,
block|{
literal|"ex"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|121
block|}
block|,
block|{
literal|"exb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|122
block|}
block|,
block|{
literal|"exb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|123
block|}
block|,
block|{
literal|"exb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|124
block|}
block|,
block|{
literal|"exb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|125
block|}
block|,
block|{
literal|"exts"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|126
block|}
block|,
block|{
literal|"extsb"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|127
block|}
block|,
block|{
literal|"extsl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|128
block|}
block|,
block|{
literal|"halt"
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|129
block|}
block|,
block|{
literal|"in"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|130
block|}
block|,
block|{
literal|"in"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|131
block|}
block|,
block|{
literal|"inb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|132
block|}
block|,
block|{
literal|"inb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|133
block|}
block|,
block|{
literal|"inc"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|134
block|}
block|,
block|{
literal|"inc"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|135
block|}
block|,
block|{
literal|"inc"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|136
block|}
block|,
block|{
literal|"inc"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|137
block|}
block|,
block|{
literal|"incb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|138
block|}
block|,
block|{
literal|"incb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|139
block|}
block|,
block|{
literal|"incb"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|140
block|}
block|,
block|{
literal|"incb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|141
block|}
block|,
block|{
literal|"ind"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|142
block|}
block|,
block|{
literal|"indb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|143
block|}
block|,
block|{
literal|"inib"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|144
block|}
block|,
block|{
literal|"inibr"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|145
block|}
block|,
block|{
literal|"iret"
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|146
block|}
block|,
block|{
literal|"jp"
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|147
block|}
block|,
block|{
literal|"jp"
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_CC
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|148
block|}
block|,
block|{
literal|"jp"
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|149
block|}
block|,
block|{
literal|"jr"
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_CC
block|,
name|CLASS_DISP8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|150
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|151
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|152
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_ADDRESS
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|153
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|154
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_ADDRESS
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|155
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|156
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_BA
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|157
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_BX
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|158
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|159
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|160
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|161
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|162
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|163
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BA
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|164
block|}
block|,
block|{
literal|"ld"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BX
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|165
block|}
block|,
block|{
literal|"lda"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|166
block|}
block|,
block|{
literal|"lda"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|167
block|}
block|,
block|{
literal|"lda"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BA
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|168
block|}
block|,
block|{
literal|"lda"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BX
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|169
block|}
block|,
block|{
literal|"ldar"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|170
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|171
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|172
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_ADDRESS
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|173
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|174
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_ADDRESS
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|175
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|176
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|177
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|178
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|179
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|180
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|181
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|181
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BA
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|182
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BX
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|183
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_BA
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|184
block|}
block|,
block|{
literal|"ldb"
block|,
block|{
name|CLASS_BX
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|185
block|}
block|,
block|{
literal|"ldctl"
block|,
block|{
name|CLASS_CTRL
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_1CCC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|186
block|}
block|,
block|{
literal|"ldctl"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CTRL
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_0CCC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|187
block|}
block|,
block|{
literal|"ldir"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|188
block|}
block|,
block|{
literal|"ldirb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|189
block|}
block|,
block|{
literal|"ldk"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|190
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|191
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|192
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|193
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_BA
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|194
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_BX
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|195
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|196
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|197
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|198
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|199
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|200
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BA
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|201
block|}
block|,
block|{
literal|"ldl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BX
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RX
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|202
block|}
block|,
block|{
literal|"ldm"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMN
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMNMINUS1
operator|)
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|203
block|}
block|,
block|{
literal|"ldm"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMN
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMNMINUS1
operator|)
block|,
name|CLASS_ADDRESS
block|,}
block|,
literal|3
block|,
literal|6
block|,
literal|204
block|}
block|,
block|{
literal|"ldm"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMN
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMNMINUS1
operator|)
block|,
name|CLASS_ADDRESS
block|,}
block|,
literal|3
block|,
literal|6
block|,
literal|205
block|}
block|,
block|{
literal|"ldm"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMN
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMNMINUS1
operator|)
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|206
block|}
block|,
block|{
literal|"ldm"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMN
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMNMINUS1
operator|)
block|,
name|CLASS_ADDRESS
block|,}
block|,
literal|3
block|,
literal|6
block|,
literal|207
block|}
block|,
block|{
literal|"ldm"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMN
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMMNMINUS1
operator|)
block|,
name|CLASS_ADDRESS
block|,}
block|,
literal|3
block|,
literal|6
block|,
literal|208
block|}
block|,
block|{
literal|"ldps"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|209
block|}
block|,
block|{
literal|"ldps"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|210
block|}
block|,
block|{
literal|"ldps"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|211
block|}
block|,
block|{
literal|"ldr"
block|,
block|{
name|CLASS_DISP
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|212
block|}
block|,
block|{
literal|"ldr"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|213
block|}
block|,
block|{
literal|"ldrb"
block|,
block|{
name|CLASS_DISP
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|214
block|}
block|,
block|{
literal|"ldrb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|215
block|}
block|,
block|{
literal|"ldrl"
block|,
block|{
name|CLASS_DISP
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|216
block|}
block|,
block|{
literal|"ldrl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DISP
operator|+
operator|(
name|ARG_DISP16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|217
block|}
block|,
block|{
literal|"mbit"
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|218
block|}
block|,
block|{
literal|"mreq"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|219
block|}
block|,
block|{
literal|"mres"
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|220
block|}
block|,
block|{
literal|"mset"
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|221
block|}
block|,
block|{
literal|"mult"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|222
block|}
block|,
block|{
literal|"mult"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|223
block|}
block|,
block|{
literal|"mult"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|224
block|}
block|,
block|{
literal|"mult"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|225
block|}
block|,
block|{
literal|"mult"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|226
block|}
block|,
block|{
literal|"multl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|227
block|}
block|,
block|{
literal|"multl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|228
block|}
block|,
block|{
literal|"multl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|229
block|}
block|,
block|{
literal|"multl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|230
block|}
block|,
block|{
literal|"multl"
block|,
block|{
name|CLASS_REG_QUAD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|231
block|}
block|,
block|{
literal|"neg"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|232
block|}
block|,
block|{
literal|"neg"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|233
block|}
block|,
block|{
literal|"neg"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|234
block|}
block|,
block|{
literal|"neg"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|235
block|}
block|,
block|{
literal|"negb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|236
block|}
block|,
block|{
literal|"negb"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|237
block|}
block|,
block|{
literal|"negb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|238
block|}
block|,
block|{
literal|"negb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|239
block|}
block|,
block|{
literal|"nop"
block|,
block|{
literal|0
block|}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|0
block|,
literal|2
block|,
literal|240
block|}
block|,
block|{
literal|"or"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|241
block|}
block|,
block|{
literal|"or"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|242
block|}
block|,
block|{
literal|"or"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|243
block|}
block|,
block|{
literal|"or"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|244
block|}
block|,
block|{
literal|"or"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|245
block|}
block|,
block|{
literal|"orb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|246
block|}
block|,
block|{
literal|"orb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|247
block|}
block|,
block|{
literal|"orb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|248
block|}
block|,
block|{
literal|"orb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|249
block|}
block|,
block|{
literal|"orb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|250
block|}
block|,
block|{
literal|"out"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|251
block|}
block|,
block|{
literal|"out"
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|252
block|}
block|,
block|{
literal|"outb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|253
block|}
block|,
block|{
literal|"outb"
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|254
block|}
block|,
block|{
literal|"outd"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|255
block|}
block|,
block|{
literal|"outdb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|256
block|}
block|,
block|{
literal|"outib"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|257
block|}
block|,
block|{
literal|"outibr"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|258
block|}
block|,
block|{
literal|"pop"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|259
block|}
block|,
block|{
literal|"pop"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|260
block|}
block|,
block|{
literal|"pop"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|261
block|}
block|,
block|{
literal|"pop"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|262
block|}
block|,
block|{
literal|"popl"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|263
block|}
block|,
block|{
literal|"popl"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|264
block|}
block|,
block|{
literal|"popl"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|265
block|}
block|,
block|{
literal|"popl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|266
block|}
block|,
block|{
literal|"push"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|267
block|}
block|,
block|{
literal|"push"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|268
block|}
block|,
block|{
literal|"push"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|269
block|}
block|,
block|{
literal|"push"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|269
block|}
block|,
block|{
literal|"push"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|270
block|}
block|,
block|{
literal|"push"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|271
block|}
block|,
block|{
literal|"pushl"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|272
block|}
block|,
block|{
literal|"pushl"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|273
block|}
block|,
block|{
literal|"pushl"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|274
block|}
block|,
block|{
literal|"res"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|275
block|}
block|,
block|{
literal|"res"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|276
block|}
block|,
block|{
literal|"res"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|277
block|}
block|,
block|{
literal|"res"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|278
block|}
block|,
block|{
literal|"res"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|279
block|}
block|,
block|{
literal|"resb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|280
block|}
block|,
block|{
literal|"resb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|281
block|}
block|,
block|{
literal|"resb"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|282
block|}
block|,
block|{
literal|"resb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|283
block|}
block|,
block|{
literal|"resb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|284
block|}
block|,
block|{
literal|"resflg"
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|285
block|}
block|,
block|{
literal|"ret"
block|,
block|{
name|CLASS_CC
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_CC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|286
block|}
block|,
block|{
literal|"rl"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|287
block|}
block|,
block|{
literal|"rl"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|288
block|}
block|,
block|{
literal|"rlb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|289
block|}
block|,
block|{
literal|"rlb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|290
block|}
block|,
block|{
literal|"rlc"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|291
block|}
block|,
block|{
literal|"rlc"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|292
block|}
block|,
block|{
literal|"rlcb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|293
block|}
block|,
block|{
literal|"rlcb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|294
block|}
block|,
block|{
literal|"rldb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RB
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|295
block|}
block|,
block|{
literal|"rr"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|296
block|}
block|,
block|{
literal|"rr"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|297
block|}
block|,
block|{
literal|"rrb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|298
block|}
block|,
block|{
literal|"rrb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|299
block|}
block|,
block|{
literal|"rrc"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|300
block|}
block|,
block|{
literal|"rrc"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|301
block|}
block|,
block|{
literal|"rrcb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_1
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|302
block|}
block|,
block|{
literal|"rrcb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM_2
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|303
block|}
block|,
block|{
literal|"rrdb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RB
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|304
block|}
block|,
block|{
literal|"sbc"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|305
block|}
block|,
block|{
literal|"sbcb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|306
block|}
block|,
block|{
literal|"sda"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|307
block|}
block|,
block|{
literal|"sdab"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|308
block|}
block|,
block|{
literal|"sdal"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|309
block|}
block|,
block|{
literal|"sdl"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|310
block|}
block|,
block|{
literal|"sdlb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|311
block|}
block|,
block|{
literal|"sdll"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|312
block|}
block|,
block|{
literal|"set"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|313
block|}
block|,
block|{
literal|"set"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|314
block|}
block|,
block|{
literal|"set"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|315
block|}
block|,
block|{
literal|"set"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|316
block|}
block|,
block|{
literal|"set"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|317
block|}
block|,
block|{
literal|"setb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|318
block|}
block|,
block|{
literal|"setb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|319
block|}
block|,
block|{
literal|"setb"
block|,
block|{
name|CLASS_DA
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|320
block|}
block|,
block|{
literal|"setb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|321
block|}
block|,
block|{
literal|"setb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|322
block|}
block|,
block|{
literal|"setflg"
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM4
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|323
block|}
block|,
block|{
literal|"sinb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|324
block|}
block|,
block|{
literal|"sinb"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|325
block|}
block|,
block|{
literal|"sind"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|326
block|}
block|,
block|{
literal|"sindb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|327
block|}
block|,
block|{
literal|"sinib"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|328
block|}
block|,
block|{
literal|"sinibr"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|329
block|}
block|,
block|{
literal|"sla"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|330
block|}
block|,
block|{
literal|"slab"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|331
block|}
block|,
block|{
literal|"slal"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|332
block|}
block|,
block|{
literal|"sll"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|333
block|}
block|,
block|{
literal|"sllb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|334
block|}
block|,
block|{
literal|"slll"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|335
block|}
block|,
block|{
literal|"sout"
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|336
block|}
block|,
block|{
literal|"soutb"
block|,
block|{
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|7
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|337
block|}
block|,
block|{
literal|"soutd"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|338
block|}
block|,
block|{
literal|"soutdb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|339
block|}
block|,
block|{
literal|"soutib"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|340
block|}
block|,
block|{
literal|"soutibr"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|341
block|}
block|,
block|{
literal|"sra"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|342
block|}
block|,
block|{
literal|"srab"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|343
block|}
block|,
block|{
literal|"sral"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|344
block|}
block|,
block|{
literal|"srl"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|345
block|}
block|,
block|{
literal|"srlb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|346
block|}
block|,
block|{
literal|"srll"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_NIM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|347
block|}
block|,
block|{
literal|"sub"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|348
block|}
block|,
block|{
literal|"sub"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|349
block|}
block|,
block|{
literal|"sub"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|350
block|}
block|,
block|{
literal|"sub"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|351
block|}
block|,
block|{
literal|"sub"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|3
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|352
block|}
block|,
block|{
literal|"subb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|353
block|}
block|,
block|{
literal|"subb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|354
block|}
block|,
block|{
literal|"subb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|355
block|}
block|,
block|{
literal|"subb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|356
block|}
block|,
block|{
literal|"subb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|357
block|}
block|,
block|{
literal|"subl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|358
block|}
block|,
block|{
literal|"subl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|359
block|}
block|,
block|{
literal|"subl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|360
block|}
block|,
block|{
literal|"subl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM32
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|6
block|,
literal|361
block|}
block|,
block|{
literal|"subl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|362
block|}
block|,
block|{
literal|"tcc"
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|15
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|363
block|}
block|,
block|{
literal|"tccb"
block|,
block|{
name|CLASS_CC
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_CC
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|364
block|}
block|,
block|{
literal|"test"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|365
block|}
block|,
block|{
literal|"test"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|366
block|}
block|,
block|{
literal|"test"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|367
block|}
block|,
block|{
literal|"test"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|368
block|}
block|,
block|{
literal|"testb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|369
block|}
block|,
block|{
literal|"testb"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|370
block|}
block|,
block|{
literal|"testb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|371
block|}
block|,
block|{
literal|"testb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|372
block|}
block|,
block|{
literal|"testl"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|1
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|373
block|}
block|,
block|{
literal|"testl"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|5
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|374
block|}
block|,
block|{
literal|"testl"
block|,
block|{
name|CLASS_REG_LONG
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|375
block|}
block|,
block|{
literal|"trdb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|376
block|}
block|,
block|{
literal|"trdrb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RA
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|377
block|}
block|,
block|{
literal|"trib"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|378
block|}
block|,
block|{
literal|"trirb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|379
block|}
block|,
block|{
literal|"trtdrb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|380
block|}
block|,
block|{
literal|"trtib"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_BIT
operator|+
literal|2
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|381
block|}
block|,
block|{
literal|"trtirb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_BIT
operator|+
literal|14
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|382
block|}
block|,
block|{
literal|"trtrb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RR
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|11
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RA
operator|)
block|,
name|CLASS_BIT
operator|+
literal|10
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RR
operator|)
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RB
operator|)
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
literal|0
block|,}
block|,
literal|3
block|,
literal|4
block|,
literal|383
block|}
block|,
block|{
literal|"tset"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|384
block|}
block|,
block|{
literal|"tset"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|385
block|}
block|,
block|{
literal|"tset"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|386
block|}
block|,
block|{
literal|"tset"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|13
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|387
block|}
block|,
block|{
literal|"tsetb"
block|,
block|{
name|CLASS_IR
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|388
block|}
block|,
block|{
literal|"tsetb"
block|,
block|{
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|389
block|}
block|,
block|{
literal|"tsetb"
block|,
block|{
name|CLASS_X
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|4
block|,
literal|390
block|}
block|,
block|{
literal|"tsetb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|12
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_BIT
operator|+
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|1
block|,
literal|2
block|,
literal|391
block|}
block|,
block|{
literal|"xor"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|392
block|}
block|,
block|{
literal|"xor"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|393
block|}
block|,
block|{
literal|"xor"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|394
block|}
block|,
block|{
literal|"xor"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM16
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|395
block|}
block|,
block|{
literal|"xor"
block|,
block|{
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_WORD
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|9
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|396
block|}
block|,
block|{
literal|"xorb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IR
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|397
block|}
block|,
block|{
literal|"xorb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_DA
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|398
block|}
block|,
block|{
literal|"xorb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_X
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|4
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REGN0
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_ADDRESS
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|399
block|}
block|,
block|{
literal|"xorb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|0
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
name|CLASS_IMM
operator|+
operator|(
name|ARG_IMM8
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|4
block|,
literal|400
block|}
block|,
block|{
literal|"xorb"
block|,
block|{
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RD
operator|)
block|,
name|CLASS_REG_BYTE
operator|+
operator|(
name|ARG_RS
operator|)
block|,}
block|,
block|{
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_BIT
operator|+
literal|8
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RS
operator|)
block|,
name|CLASS_REG
operator|+
operator|(
name|ARG_RD
operator|)
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|,
literal|2
block|,
literal|2
block|,
literal|401
block|}
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

end_unit

