#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Nov 15 00:41:17 2024
# Process ID: 1620605
# Current directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/vivado.log
# Journal file: /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/vivado.jou
# Running On: hacc-gpu0, OS: Linux, CPU Frequency: 1498.008 MHz, CPU Physical cores: 1, Host memory: 540672 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 35063
WARNING: failed to connect to dispatch server - client already initialized
[00:41:31] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2750.312 ; gain = 0.023 ; free physical = 31472 ; free virtual = 484771
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module pfm_dynamic
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[00:41:54] Run vpl: Step create_project: Completed
[00:41:54] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au280:part0:1.0 [current_project]
INFO: [OCL_UTIL] setting ip_repo_paths: /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0 .local/hw_platform/iprepo /tools/Xilinx/Vitis/2021.2/data/cache/xilinx .local/hw_platform/ipcache /tools/Xilinx/Vitis/2021.2/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_sim_netlist.vhdl' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_sim_netlist.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_stub.vhdl' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_stub.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic.dcp' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/synth/pfm_dynamic.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/sim/pfm_dynamic.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_ooc.xdc' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/hw_handoff/pfm_dynamic.hwh' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/hw_handoff/pfm_dynamic_bd.tcl' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/synth/pfm_dynamic.hwdef' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/sim/pfm_dynamic.protoinst' referenced by design 'pfm_dynamic' could not be found.
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic.bd with BDC
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'pfm_dynamic.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
pfm_dynamic_s00_regslice_8
pfm_dynamic_m01_regslice_5
pfm_dynamic_s00_regslice_7
pfm_dynamic_m00_regslice_0
pfm_dynamic_xlconcat_interrupt_3_0
pfm_dynamic_xlconstant_gnd_0
pfm_dynamic_xlconcat_interrupt_2_0
pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0
pfm_dynamic_interconnect_axilite_user_slr2_0
pfm_dynamic_init_cal_combine_mss_0
pfm_dynamic_xlconcat_interrupt_1_0
pfm_dynamic_auto_cc_0
pfm_dynamic_axilite_user_input_reg_0
pfm_dynamic_logic_reset_op_1
pfm_dynamic_xlconcat_interrupt_0
pfm_dynamic_debug_bridge_xsdbm_0
pfm_dynamic_axi_vip_ctrl_mgntpf_0
pfm_dynamic_xlconcat_interrupt_0_0
pfm_dynamic_hmss_0_0
pfm_dynamic_util_and2_hbm_0
pfm_dynamic_regslice_pipe_ctrl_mgntpf_0
pfm_dynamic_interconnect_axilite_user_slr0_0
pfm_dynamic_s00_regslice_6
pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0
pfm_dynamic_axi_vip_data_0
pfm_dynamic_m02_regslice_0
pfm_dynamic_axi_cdc_xdma_0
pfm_dynamic_memory_subsystem_0
pfm_dynamic_axi_vip_ctrl_userpf_0
pfm_dynamic_m01_regslice_4
pfm_dynamic_util_and2_hbm_ctrl_reset_0
pfm_dynamic_axi_gpio_null_slr1_0
pfm_dynamic_axi_gpio_null_slr0_0
pfm_dynamic_logic_reset_op_0
pfm_dynamic_interconnect_axilite_user_slr1_0
pfm_dynamic_xdma_smartconnect_0
pfm_dynamic_util_and2_slr0_0
pfm_dynamic_xbar_0
pfm_dynamic_util_and2_slr1_0
pfm_dynamic_sdx_mss_regslice_0
pfm_dynamic_axi_gpio_null_slr2_0
pfm_dynamic_xbar_1
pfm_dynamic_axi_interconnect_0_0
pfm_dynamic_dna_self_check_placeholder_0_0
pfm_dynamic_util_and2_slr2_0

CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_sim_netlist.vhdl' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_sim_netlist.vhdl'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_sim_netlist.v' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_sim_netlist.v'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_stub.vhdl' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_stub.vhdl'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_stub.v' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_stub.v'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic.dcp' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic.dcp'
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_axi_vip_ctrl_userpf_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'pfm_dynamic_axi_vip_ctrl_userpf_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_axi_vip_data_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'pfm_dynamic_axi_vip_data_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_axilite_user_input_reg_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'pfm_dynamic_axilite_user_input_reg_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_debug_bridge_xsdbm_0' is locked:
* IP definition 'Debug Bridge (3.0)' for IP 'pfm_dynamic_debug_bridge_xsdbm_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_hbm_inst_0' is locked:
* IP definition 'HBM IP (1.0)' for IP 'bd_5dca_hbm_inst_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_vip_S00_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'bd_5dca_vip_S00_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_axi_apb_bridge_inst_0' is locked:
* IP definition 'AXI APB Bridge (3.0)' for IP 'bd_5dca_axi_apb_bridge_inst_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_util_vector_logic_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_074a_one_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_074a_s00mmu_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_s00tr_0' is locked:
* IP definition 'SC TRANSACTION_REGULATOR (1.0)' for IP 'bd_074a_s00tr_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_074a_s00sic_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_074a_sarn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_074a_srn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_074a_sawn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_074a_swn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_074a_sbn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_074a_m00e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_interconnect0_12_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'bd_5dca_interconnect0_12_0' (customized with software release 2019.2) has a different revision in the IP Catalog. * IP 'bd_5dca_interconnect0_12_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_slice0_12_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'bd_5dca_slice0_12_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_init_concat_0' is locked:
* IP definition 'Concat (2.1)' for IP 'bd_5dca_init_concat_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_hmss_0_0' is locked:
* IP 'pfm_dynamic_hmss_0_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_0_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_0_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_1_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_1_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_2_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_2_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_3_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_3_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconstant_gnd_0' is locked:
* IP definition 'Constant (1.1)' for IP 'pfm_dynamic_xlconstant_gnd_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_4bfa_one_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_4bfa_s00mmu_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_s00tr_0' is locked:
* IP definition 'SC TRANSACTION_REGULATOR (1.0)' for IP 'bd_4bfa_s00tr_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_4bfa_s00sic_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_sarn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_srn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_sawn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_swn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_sbn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m00e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m01e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m02arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m02rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m02awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m02wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m02bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m02e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m03arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m03rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m03awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m03wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m03bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m03e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m04arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m04rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m04awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m04wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m04bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m04e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m05arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m05rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m05awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m05wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m05bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m05e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m06arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m06rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m06awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m06wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m06bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m06e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m07arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m07rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m07awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m07wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m07bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m07e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_d216_interconnect_S00_AXI_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'bd_d216_interconnect_S00_AXI_0' (customized with software release 2019.2) has a different revision in the IP Catalog. * IP 'bd_d216_interconnect_S00_AXI_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_27a1_one_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_27a1_s00mmu_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_s00tr_0' is locked:
* IP definition 'SC TRANSACTION_REGULATOR (1.0)' for IP 'bd_27a1_s00tr_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_27a1_s00sic_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_sarn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_srn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_sawn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_swn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_sbn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_27a1_m00e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_d216_interconnect_DDR4_MEM00_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'bd_d216_interconnect_DDR4_MEM00_0' (customized with software release 2019.2) has a different revision in the IP Catalog. * IP 'bd_d216_interconnect_DDR4_MEM00_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_e7f0_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_e7f0_one_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [Common 17-14] Message 'IP_Flow 19-2162' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/synth/pfm_dynamic.v' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/sim/pfm_dynamic.v' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/sim/pfm_dynamic.v'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_ooc.xdc' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_ooc.xdc'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/hw_handoff/pfm_dynamic.hwh' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/hw_handoff/pfm_dynamic.hwh'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/hw_handoff/pfm_dynamic_bd.tcl' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/hw_handoff/pfm_dynamic_bd.tcl'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/synth/pfm_dynamic.hwdef' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.hwdef'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/bd/sim/pfm_dynamic.protoinst' to '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/sim/pfm_dynamic.protoinst'
import_files: Time (s): cpu = 00:00:33 ; elapsed = 00:13:50 . Memory (MB): peak = 2750.312 ; gain = 0.000 ; free physical = 28870 ; free virtual = 483977
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
Reading block design file </home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd>...
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter TIMEPERIOD_PS on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEMORY_TYPE on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEMORY_PART on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter DATA_WIDTH on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CS_ENABLED on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter DATA_MASK_ENABLED on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter SLOT on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CUSTOM_PARTS on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEM_ADDR_MAP on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter BURST_LENGTH on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter AXI_ARBITRATION_SCHEME on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAS_LATENCY on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAS_WRITE_LATENCY on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter TIMEPERIOD_PS on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEMORY_TYPE on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEMORY_PART on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter DATA_WIDTH on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CS_ENABLED on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter DATA_MASK_ENABLED on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter SLOT on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CUSTOM_PARTS on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEM_ADDR_MAP on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter BURST_LENGTH on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter AXI_ARBITRATION_SCHEME on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAS_LATENCY on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAS_WRITE_LATENCY on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter TIMEPERIOD_PS on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEMORY_TYPE on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEMORY_PART on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter DATA_WIDTH on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CS_ENABLED on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter DATA_MASK_ENABLED on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter SLOT on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CUSTOM_PARTS on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEM_ADDR_MAP on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter BURST_LENGTH on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter AXI_ARBITRATION_SCHEME on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAS_LATENCY on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAS_WRITE_LATENCY on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter TIMEPERIOD_PS on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEMORY_TYPE on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEMORY_PART on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter DATA_WIDTH on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CS_ENABLED on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter DATA_MASK_ENABLED on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter SLOT on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CUSTOM_PARTS on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEM_ADDR_MAP on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter BURST_LENGTH on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter AXI_ARBITRATION_SCHEME on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAS_LATENCY on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAS_WRITE_LATENCY on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /c0_sys_clk_p
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /c0_sys_clk_n
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /c1_sys_clk_p
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /c1_sys_clk_n
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_hbm_mgntpf
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_mgntpf
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axilite_user_input_reg
Adding component instance block -- xilinx.com:ip:debug_bridge:3.0 - debug_bridge_xsdbm
Adding component instance block -- xilinx.com:ip:hbm_memory_subsystem:1.0 - hmss_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_gnd
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - init_combine_mss
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - init_cal_combine_mss
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_pipe_ctrl_hbm_mgntpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_pipe_ctrl_mgntpf
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null_slr0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_reset_op
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_dataclk
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_and2_hbm
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_and2_hbm_ctrl_reset
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_and2_slr0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - util_slice_hbm
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - util_slice_slr0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user_slr0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_cdc_xdma
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_dataclk
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_ddr
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_and2_slr1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - util_slice_slr1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user_slr1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - sdx_mss_regslice
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null_slr2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - dna_self_check_placeholder_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_reset_op
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_dataclk
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
Adding component instance block -- xilinx.com:user:freq_counter:1.0 - freq_counter_0
Adding component instance block -- xilinx.com:user:freq_counter:1.0 - freq_counter_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user_slr2
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_and2_slr2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - util_slice_slr2
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - xdma_smartconnect
Successfully read diagram <pfm_dynamic> from block design file </home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_interconnect_axilite_user_slr0_0 (AXI Interconnect 2.1) from revision 21 to revision 26
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_interconnect_axilite_user_slr1_0 (AXI Interconnect 2.1) from revision 21 to revision 26
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 21 to revision 26
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_interconnect_axilite_user_slr2_0 (AXI Interconnect 2.1) from revision 21 to revision 26
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0 (AXI Verification IP 1.1) from revision 6 to revision 11
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of SUPPORTS_NARROW will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BURST will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_CACHE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_REGION will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_QOS will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_LOCK will be ignored in validation
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_ctrl_mgntpf_0 (AXI Verification IP 1.1) from revision 6 to revision 11
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of SUPPORTS_NARROW will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BURST will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_CACHE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_REGION will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_QOS will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_LOCK will be ignored in validation
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_ctrl_userpf_0 (AXI Verification IP 1.1) from revision 6 to revision 11
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of SUPPORTS_NARROW will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BURST will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_CACHE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_REGION will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_QOS will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_LOCK will be ignored in validation
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_data_0 (AXI Verification IP 1.1) from revision 6 to revision 11
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axilite_user_input_reg_0 (AXI Register Slice 2.1) from revision 20 to revision 25
INFO: [xilinx.com:ip:debug_bridge:3.0-0] pfm_dynamic_debug_bridge_xsdbm_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] pfm_dynamic_debug_bridge_xsdbm_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] pfm_dynamic_debug_bridge_xsdbm_0:  Update content has started running 
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3670.457 ; gain = 851.359 ; free physical = 27529 ; free virtual = 482684
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_debug_bridge_xsdbm_0 (Debug Bridge 3.0) from revision 5 to revision 7
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_hmss_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_0_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_1_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_2_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_3_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconstant_gnd_0 (Constant 1.1) from revision 6 to revision 7
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_memory_subsystem_0 (SDx Memory Subsystem 1.0) from revision 5 to revision 11
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_init_cal_combine_mss_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0 (AXI Register Slice 2.1) from revision 20 to revision 25
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_regslice_pipe_ctrl_mgntpf_0 (AXI Register Slice 2.1) from revision 20 to revision 25
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_gpio_null_slr0_0 (AXI GPIO 2.0) from revision 22 to revision 27
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_logic_reset_op_0 to use current project options
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_util_and2_hbm_0 to use current project options
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_util_and2_hbm_ctrl_reset_0 to use current project options
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_util_and2_slr0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_cdc_xdma_0 (AXI Clock Converter 2.1) from revision 19 to revision 24
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_gpio_null_slr1_0 (AXI GPIO 2.0) from revision 22 to revision 27
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_util_and2_slr1_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_sdx_mss_regslice_0 (AXI Register Slice 2.1) from revision 20 to revision 25
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_gpio_null_slr2_0 (AXI GPIO 2.0) from revision 22 to revision 27
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_dna_self_check_placeholder_0_0 (Constant 1.1) from revision 6 to revision 7
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_logic_reset_op_1 to use current project options
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_util_and2_slr2_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xdma_smartconnect_0 (AXI SmartConnect 1.0) from revision 12 to revision 17
Wrote  : </home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:03:05 . Memory (MB): peak = 3670.457 ; gain = 876.898 ; free physical = 28080 ; free virtual = 482941
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
delete_bd_objs: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:06 . Memory (MB): peak = 3670.457 ; gain = 0.000 ; free physical = 27878 ; free virtual = 482683
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /krnl_vadd_1/m_axi_gmem0 on HMSS port 1.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /krnl_vadd_1/m_axi_gmem1 on HMSS port 2.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/dynamic_impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/dynamic_impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/dynamic_impl.xdc]
[00:59:07] Run vpl: Step create_bd: Completed
[00:59:07] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Parsing Platform-specific information for debug and profiling...
--- DPA: -----------------------------------------------------------
--- DPA:    Host dict: SLR2 xdma_smartconnect/S00_AXI
--- DPA:    Host masters: /axi_vip_data/M_AXI
--- DPA:    Axilite dict: SLR0 {ip slr0/interconnect_axilite_user_slr0 mi M00_AXI fallback true} SLR1 {ip slr1/interconnect_axilite_user_slr1 mi M00_AXI fallback false} SLR2 {ip slr2/interconnect_axilite_user_slr2 mi M00_AXI fallback false}
--- DPA:    AXI-Lite interconnect: slr0/interconnect_axilite_user_slr0
--- DPA:    AXI-Lite master: slr0/interconnect_axilite_user_slr0/M00_AXI
--- DPA:    Trace dict: SLR2 {clk dma_pcie_axi_aclk rst slr2/expanded_region_resets_slr2/psreset_gate_pr_data/interconnect_aresetn}
--- DPA:    SLR assigment: SLR2
--- DPA:    AXI-MM master: interconnect_aximm_host/M01_AXI (dedicated: false)
--- DPA:    Trace clock: dma_pcie_axi_aclk
--- DPA:    Trace reset: slr2/expanded_region_resets_slr2/psreset_gate_pr_data/interconnect_aresetn
CRITICAL WARNING: [DPA-102] AXI-Full master interconnect_aximm_host/M01_AXI not found. Profile insertion will continue but may not work.
--- DPA:    Monitor dict: SLR0 {clk clkwiz_kernel_clk_out1 rst slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/interconnect_aresetn fallback true} SLR1 {clk clkwiz_kernel_clk_out1 rst slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/interconnect_aresetn fallback false} SLR2 {clk clkwiz_kernel_clk_out1 rst slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/interconnect_aresetn fallback false}
--- DPA:    Monitor clock: clkwiz_kernel_clk_out1
--- DPA:    Monitor reset: slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/interconnect_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: Writing /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/int/debug_ip_layout.rtd...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/krnl_vadd_1/s_axi_control/Reg' is being assigned into address space '/s_axi_userpf_xdma' at <0x0180_0000 [ 64K ]>.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
INFO: [post_sys_link_tcl_cleanup 1-1] Nothing other than host connected to /memory_subsystem - some cleanup will happen to free logic resources
INFO: [post_sys_link_tcl_cleanup 1-2] Deleting IP slr2/axi_interconnect_0 + associated nets as unused 
INFO: [post_sys_link_tcl_cleanup 1-2] Deleting IP memory_subsystem + associated nets as unused 
INFO: [post_sys_link_tcl_cleanup 1-2] Deleting IP slr1/axi_cdc_xdma + associated nets as unused 
INFO: [post_sys_link_tcl_cleanup 1-2] Deleting IP slr1/sdx_mss_regslice + associated nets as unused 
INFO: [post_sys_link_tcl_cleanup 1-2] Deleting IP regslice_pipe_ctrl_mgntpf + associated nets as unused 
INFO: [post_sys_link_tcl_cleanup 1-2] Deleting IP init_combine_mss + associated nets as unused 
INFO: [post_sys_link_tcl_cleanup 1-2] Deleting IP init_cal_combine_mss + associated nets as unused 
INFO: [post_sys_link_tcl_cleanup 1-3] Profiling port is not enabled on /xdma_smartconnect - /xdma_smartconnect will be removed
INFO: [post_sys_link_tcl_cleanup 1-2] Deleting IP slr2/shutdown_slr2 + associated nets as unused 
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
WARNING: [BD 41-2671] The dangling interface net <Conn1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <Conn2> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_cdc_xdma_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <Conn5> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <Conn7> will not be written out to the BD file.
WARNING: [BD 41-597] NET <shutdown_slr2_Res> has no source
WARNING: [BD 41-2671] The dangling interface net <c0_sys> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <c1_sys> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <ddr_axilite_mgmt> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <ddrmem_0_C0_DDR4> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <ddrmem_1_C0_DDR4> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <hmss_s00_axi> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <slr1_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <slr2_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <xdma_smartconnect_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-597] NET <init_combine_mss_Res> has no source
WARNING: [BD 41-597] NET <memory_subsystem_ddr4_mem_calib_complete> has no source
WARNING: [BD 41-597] NET <memory_subsystem_mem_init_status_vec> has no source
Wrote  : </home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
[00:59:13] Run vpl: Step update_bd: Completed
[00:59:13] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files pfm_dynamic.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/s_axi_control_xdma' to master interface '/slr2/S00_AXI1'. Please either complete or remove this path to resolve.
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3670.457 ; gain = 0.000 ; free physical = 28037 ; free virtual = 482850
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3670.457 ; gain = 0.000 ; free physical = 28055 ; free virtual = 482869
INFO: [hbm_memory_subsystem 3-1] GEN_CONTENTS::Updating cell hbm_inst with config CONFIG.USER_XSDB_INTF_EN false
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3670.457 ; gain = 0.000 ; free physical = 28022 ; free virtual = 482835
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_0/interconnect1_0 is connected to an infrastructure IP (/path_0/slice1_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_0/slice1_0.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_1/interconnect2_1 is connected to an infrastructure IP (/path_1/slice2_1).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_1/slice2_1.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_2/interconnect0_2 is connected to an infrastructure IP (/path_2/slice0_2).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_2/slice0_2.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect0_2_0: SmartConnect bd_5dca_interconnect0_2_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect1_0_0: SmartConnect bd_5dca_interconnect1_0_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect2_1_0: SmartConnect bd_5dca_interconnect2_1_0 is in High-performance Mode.
WARNING: [BD 41-927] Following properties on pin /hbm_inst/HBM_REF_CLK_0 have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_00_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_01_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_02_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/APB_0_PCLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /slr0/expanded_region_resets_slr0/util_and2_hbm IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
WARNING: [BD 41-927] Following properties on pin /krnl_vadd_1/ap_clk have been updated from connected ip, but BD cell '/krnl_vadd_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
Please resolve any mismatches by directly setting properties on BD cell </krnl_vadd_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /slr2/frequency_counters/freq_counter_0/clk have been updated from connected ip, but BD cell '/slr2/frequency_counters/freq_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
Please resolve any mismatches by directly setting properties on BD cell </slr2/frequency_counters/freq_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /slr2/frequency_counters/freq_counter_1/clk have been updated from connected ip, but BD cell '/slr2/frequency_counters/freq_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
Please resolve any mismatches by directly setting properties on BD cell </slr2/frequency_counters/freq_counter_1> to completely resolve these warnings.
WARNING: [BD 41-2671] The dangling interface net <Conn1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <Conn2> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_cdc_xdma_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <Conn5> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <Conn7> will not be written out to the BD file.
WARNING: [BD 41-597] NET <shutdown_slr2_Res> has no source
WARNING: [BD 41-2671] The dangling interface net <c0_sys> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <c1_sys> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <ddr_axilite_mgmt> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <ddrmem_0_C0_DDR4> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <ddrmem_1_C0_DDR4> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <hmss_s00_axi> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <slr1_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <slr2_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <xdma_smartconnect_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-597] NET <init_combine_mss_Res> has no source
WARNING: [BD 41-597] NET <memory_subsystem_ddr4_mem_calib_complete> has no source
WARNING: [BD 41-597] NET <memory_subsystem_mem_init_status_vec> has no source
Wrote  : </home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
WARNING: [BD 41-166] Source port for the net:shutdown_slr2_Res is NULL! Connection will be grounded!
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/krnl_vadd_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_awlock'(1) to pin: '/krnl_vadd_1/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/krnl_vadd_1/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_awlock'(1) to pin: '/krnl_vadd_1/m_axi_gmem1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:init_combine_mss_Res is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:memory_subsystem_ddr4_mem_calib_complete is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:memory_subsystem_mem_init_status_vec is NULL! Connection will be grounded!
VHDL Output written to : /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v
WARNING: [BD 41-166] Source port for the net:shutdown_slr2_Res is NULL! Connection will be grounded!
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/krnl_vadd_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_awlock'(1) to pin: '/krnl_vadd_1/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/krnl_vadd_1/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_awlock'(1) to pin: '/krnl_vadd_1/m_axi_gmem1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:init_combine_mss_Res is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:memory_subsystem_ddr4_mem_calib_complete is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:memory_subsystem_mem_init_status_vec is NULL! Connection will be grounded!
VHDL Output written to : /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/sim/pfm_dynamic.v
VHDL Output written to : /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/hdl/pfm_dynamic_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_ctrl_hbm_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_ctrl_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axilite_user_input_reg .
Exporting to file /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/hw_handoff/pfm_dynamic_debug_bridge_xsdbm_0.hwh
Generated Hardware Definition File /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/synth/pfm_dynamic_debug_bridge_xsdbm_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block debug_bridge_xsdbm .
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '40' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S02_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_00'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_01'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_02'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/hw_handoff/bd_5dca_interconnect1_0_0.hwh
Generated Hardware Definition File /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/synth/bd_5dca_interconnect1_0_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/hw_handoff/bd_5dca_interconnect2_1_0.hwh
Generated Hardware Definition File /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/synth/bd_5dca_interconnect2_1_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '40' do not match.
Exporting to file /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/hw_handoff/bd_5dca_interconnect0_2_0.hwh
Generated Hardware Definition File /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/synth/bd_5dca_interconnect0_2_0.hwdef
Exporting to file /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/hw_handoff/pfm_dynamic_hmss_0_0.hwh
Generated Hardware Definition File /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/pfm_dynamic_hmss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block hmss_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconstant_gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regslice_pipe_ctrl_hbm_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_gpio_null_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/expanded_region_resets_slr0/logic_reset_op .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/expanded_region_resets_slr0/util_and2_hbm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/expanded_region_resets_slr0/util_and2_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_gpio_null_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/expanded_region_resets_slr1/util_and2_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_gpio_null_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/dna_self_check_placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/expanded_region_resets_slr2/logic_reset_op .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user_slr1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_slr0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block krnl_vadd_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice .
Exporting to file /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/hw_handoff/pfm_dynamic.hwh
Generated Hardware Definition File /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXI could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /slr1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXI could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /slr1
WARNING: [BD 41-2265] Clock pin for protocol instance pin M00_AXI could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /slr2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S00_AXI1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /slr2
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:02:17 . Memory (MB): peak = 3670.457 ; gain = 0.000 ; free physical = 27119 ; free virtual = 482072
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_dna_self_check_placeholder_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_interconnect_axilite_user_slr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_interconnect_axilite_user_slr1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_interconnect_axilite_user_slr2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_util_slice_hbm_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_util_slice_slr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_util_slice_slr1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconcat_interrupt_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconcat_interrupt_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconcat_interrupt_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconcat_interrupt_2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconcat_interrupt_3_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconstant_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconstant_gnd_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dca_init_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_763a_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_76a6_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_b62f_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_auto_cc_0, cache-ID = a4cd75fa2cdfd74c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_4, cache-ID = e359136409176ac0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_dataclk_1, cache-ID = e3d1fd6cee3dd2db.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_16, cache-ID = 1ebaff1c61799ee6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_slice2_1_0, cache-ID = 438682dcc0f76d14.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_slr0_0, cache-ID = d4a51314d54f4e13.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_11, cache-ID = 1ebaff1c61799ee6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel_0, cache-ID = a62603063db74226.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_hbm_inst_0, cache-ID = 3b8081f146c581ce.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_ebbe_xsdbm_0, cache-ID = ebc8bb18ef6e9177.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_slr1_0, cache-ID = d4a51314d54f4e13.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_3, cache-ID = e359136409176ac0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_data_2, cache-ID = 3946b1bf93025708.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel2_2, cache-ID = 27be477b6f658c3b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_hbm_reset_sync_SLR2_0, cache-ID = a21d77603cbe9f3c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_interconnect1_0_0, cache-ID = 151b2c5e09742f25.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_slr2_0, cache-ID = d4a51314d54f4e13.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m02_regslice_0, cache-ID = e359136409176ac0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel2_0, cache-ID = 9e37a84b262a10c1.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_17, cache-ID = e359136409176ac0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_axi_apb_bridge_inst_0, cache-ID = f1c34487235de643.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_interconnect2_1_0, cache-ID = 519e6eab1ea67db5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0, cache-ID = 3b0c381a9c9c45ba.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_hmss_0_0, cache-ID = c1032df63cc78b35.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_data_0, cache-ID = 80cf5e8fda4dcbf2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel_1, cache-ID = fae2f49e19108c5b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_xbar_2, cache-ID = 5f6adcf5321b656b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_init_reduce_0, cache-ID = e1e8ee18a4a8ddb1.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S01_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_ctrl_mgntpf_0, cache-ID = 0497eaa7575ec518.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_freq_counter_0_0, cache-ID = 827a2c719802f154.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_control_1, cache-ID = cf88c8a81d5e707e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_ddr_0, cache-ID = dc0ba917feea058f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_15, cache-ID = 1ebaff1c61799ee6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_xbar_4, cache-ID = a17e45706c9a823e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_slice1_0_0, cache-ID = 438682dcc0f76d14.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_ebbe_lut_buffer_0, cache-ID = 1f000f3d147c93fc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_ctrl_userpf_0, cache-ID = 0497eaa7575ec518.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_logic_reset_op_1, cache-ID = 01ee34b5b0800b9d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_data_1, cache-ID = dc0ba917feea058f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel_2, cache-ID = 1fafec3674f8dedc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_util_and2_slr1_0, cache-ID = d197533b7e17d18e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_slice0_2_0, cache-ID = 72b5f33fb148ce98.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_0, cache-ID = 8aa8fe123eb3f649.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_freq_counter_1_0, cache-ID = 827a2c719802f154.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_10, cache-ID = f50c02442bd59153.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_dataclk_2, cache-ID = 069ce5c483d5805c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_util_and2_hbm_0, cache-ID = d197533b7e17d18e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_hbm_reset_sync_SLR0_0, cache-ID = a21d77603cbe9f3c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S02_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axilite_user_input_reg_0, cache-ID = 53b92f307af353bd.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_control_2, cache-ID = 2ac5d00070b622f9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel2_1, cache-ID = c2f35fd3028ddebc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_util_and2_hbm_ctrl_reset_0, cache-ID = d197533b7e17d18e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S00_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_debug_bridge_xsdbm_0, cache-ID = f326f7134443b21c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_logic_reset_op_0, cache-ID = 01cefb7f532fa019.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_control_0, cache-ID = 934c3f3039f9be03.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_dataclk_0, cache-ID = bf150af4ca9a1ca6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0, cache-ID = 83bab30cd8c81a53.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_util_and2_slr0_0, cache-ID = d197533b7e17d18e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_interconnect0_2_0, cache-ID = 732c144906512bec.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 3750.496 ; gain = 80.039 ; free physical = 26363 ; free virtual = 481339
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: read_xdc /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/dont_partition.xdc
[01:01:54] Run vpl: Step generate_target: Completed
[01:01:54] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4254.742 ; gain = 504.246 ; free physical = 26567 ; free virtual = 481531
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[01:02:10] Run vpl: Step config_hw_runs: Completed
[01:02:10] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 8  
[Fri Nov 15 01:02:17 2024] Launched pfm_dynamic_krnl_vadd_1_0_synth_1...
Run output will be captured here: /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vadd_1_0_synth_1/runme.log
[Fri Nov 15 01:02:17 2024] Launched my_rm_synth_1...
Run output will be captured here: /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4254.906 ; gain = 0.164 ; free physical = 26343 ; free virtual = 481205
[Fri Nov 15 01:02:17 2024] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log pfm_dynamic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic.tcl -notrace
INFO: Dispatch client connection id - 35063
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.652 ; gain = 0.023 ; free physical = 25927 ; free virtual = 480550
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_sim_netlist.vhdl' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_sim_netlist.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_stub.vhdl' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_stub.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic.dcp' referenced by design 'pfm_dynamic' could not be found.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2740.652 ; gain = 0.000 ; free physical = 25455 ; free virtual = 480090
Command: synth_design -top pfm_dynamic -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1621433
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3596.973 ; gain = 276.668 ; free physical = 23283 ; free virtual = 477941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1846]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0' (1#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' (2#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_mgntpf_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awaddr' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7071] port 'm_axi_awvalid' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7071] port 'm_axi_wdata' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7071] port 'm_axi_wvalid' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7071] port 'm_axi_bready' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7071] port 'm_axi_araddr' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7071] port 'm_axi_arvalid' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7071] port 'm_axi_rready' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is unconnected for instance 'axi_vip_ctrl_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
WARNING: [Synth 8-7023] instance 'axi_vip_ctrl_mgntpf' of module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' has 40 connections declared, but only 29 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2861]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_ctrl_userpf_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_ctrl_userpf_0' (3#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_data_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_data_0' (4#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axilite_user_input_reg_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axilite_user_input_reg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axilite_user_input_reg_0' (5#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axilite_user_input_reg_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_debug_bridge_xsdbm_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_debug_bridge_xsdbm_0' (6#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_hmss_0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_hmss_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_hmss_0_0' (7#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_hmss_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'interrupt_concat_imp_1SXQM3I' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:598]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0/synth/pfm_dynamic_xlconcat_interrupt_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (8#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0/synth/pfm_dynamic_xlconcat_interrupt_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0_0/synth/pfm_dynamic_xlconcat_interrupt_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_0_0' (10#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0_0/synth/pfm_dynamic_xlconcat_interrupt_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_1_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_1_0/synth/pfm_dynamic_xlconcat_interrupt_1_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_1_0' (11#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_1_0/synth/pfm_dynamic_xlconcat_interrupt_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_2_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_2_0/synth/pfm_dynamic_xlconcat_interrupt_2_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_2_0' (12#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_2_0/synth/pfm_dynamic_xlconcat_interrupt_2_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_3_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_3_0/synth/pfm_dynamic_xlconcat_interrupt_3_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_3_0' (13#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_3_0/synth/pfm_dynamic_xlconcat_interrupt_3_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconstant_gnd_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconstant_gnd_0/synth/pfm_dynamic_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (14#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconstant_gnd_0' (15#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconstant_gnd_0/synth/pfm_dynamic_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_concat_imp_1SXQM3I' (16#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:598]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_krnl_vadd_1_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_krnl_vadd_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_krnl_vadd_1_0' (17#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_krnl_vadd_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_local_block' of module 'pfm_dynamic_krnl_vadd_1_0' is unconnected for instance 'krnl_vadd_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3196]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'pfm_dynamic_krnl_vadd_1_0' is unconnected for instance 'krnl_vadd_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3196]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_ARREGION' of module 'pfm_dynamic_krnl_vadd_1_0' is unconnected for instance 'krnl_vadd_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3196]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWREGION' of module 'pfm_dynamic_krnl_vadd_1_0' is unconnected for instance 'krnl_vadd_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3196]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARREGION' of module 'pfm_dynamic_krnl_vadd_1_0' is unconnected for instance 'krnl_vadd_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3196]
WARNING: [Synth 8-7023] instance 'krnl_vadd_1' of module 'pfm_dynamic_krnl_vadd_1_0' has 91 connections declared, but only 86 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3196]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' (18#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' is unconnected for instance 'regslice_pipe_ctrl_hbm_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3283]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' is unconnected for instance 'regslice_pipe_ctrl_hbm_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3283]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' is unconnected for instance 'regslice_pipe_ctrl_hbm_mgntpf' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3283]
WARNING: [Synth 8-7023] instance 'regslice_pipe_ctrl_hbm_mgntpf' of module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' has 40 connections declared, but only 37 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3283]
INFO: [Synth 8-6157] synthesizing module 'slr0_imp_1Q3M93Z' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5441]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_gpio_null_slr0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_gpio_null_slr0_0' (19#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'pfm_dynamic_axi_gpio_null_slr0_0' is unconnected for instance 'axi_gpio_null_slr0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5670]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'pfm_dynamic_axi_gpio_null_slr0_0' is unconnected for instance 'axi_gpio_null_slr0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5670]
WARNING: [Synth 8-7023] instance 'axi_gpio_null_slr0' of module 'pfm_dynamic_axi_gpio_null_slr0_0' has 22 connections declared, but only 20 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5670]
INFO: [Synth 8-6157] synthesizing module 'expanded_region_resets_slr0_imp_I3VDPV' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:12]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_logic_reset_op_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_logic_reset_op_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_logic_reset_op_0' (20#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_logic_reset_op_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_control_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_control_0' (21#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:91]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:91]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:91]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:91]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'pfm_dynamic_psreset_gate_pr_control_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:91]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_data_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_data_0' (22#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:98]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:98]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:98]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:98]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'pfm_dynamic_psreset_gate_pr_data_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:98]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_0' (23#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_0' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:105]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_0' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:105]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_0' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:105]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_dataclk_0' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:105]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_dataclk' of module 'pfm_dynamic_psreset_gate_pr_dataclk_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:105]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_0' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:112]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:112]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:112]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' has 10 connections declared, but only 7 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:112]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_0' (25#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:120]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:120]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:120]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:120]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:120]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_and2_hbm_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_util_and2_hbm_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_and2_hbm_0' (26#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_util_and2_hbm_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_and2_hbm_ctrl_reset_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_util_and2_hbm_ctrl_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_and2_hbm_ctrl_reset_0' (27#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_util_and2_hbm_ctrl_reset_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_and2_slr0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_util_and2_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_and2_slr0_0' (28#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_util_and2_slr0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_slice_hbm_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_hbm_0/synth/pfm_dynamic_util_slice_hbm_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (29#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_slice_hbm_0' (30#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_hbm_0/synth/pfm_dynamic_util_slice_hbm_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_slice_slr0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_slr0_0/synth/pfm_dynamic_util_slice_slr0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (30#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_slice_slr0_0' (31#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_slr0_0/synth/pfm_dynamic_util_slice_slr0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'expanded_region_resets_slr0_imp_I3VDPV' (32#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:12]
WARNING: [Synth 8-7071] port 'dma_pcie_aresetn_pr' of module 'expanded_region_resets_slr0_imp_I3VDPV' is unconnected for instance 'expanded_region_resets_slr0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5691]
WARNING: [Synth 8-7071] port 'kernel2_aresetn_pr' of module 'expanded_region_resets_slr0_imp_I3VDPV' is unconnected for instance 'expanded_region_resets_slr0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5691]
WARNING: [Synth 8-7071] port 'perst' of module 'expanded_region_resets_slr0_imp_I3VDPV' is unconnected for instance 'expanded_region_resets_slr0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5691]
WARNING: [Synth 8-7023] instance 'expanded_region_resets_slr0' of module 'expanded_region_resets_slr0_imp_I3VDPV' has 20 connections declared, but only 17 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5691]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3527]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_C3A2D6' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:959]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m00_regslice_3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_m00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m00_regslice_3' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_m00_regslice_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1118]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1118]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'pfm_dynamic_m00_regslice_3' has 40 connections declared, but only 38 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1118]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_C3A2D6' (34#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:959]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1E0TSRO' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1159]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_auto_cc_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_auto_cc_0' (35#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m01_regslice_10' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_m01_regslice_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m01_regslice_10' (36#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_m01_regslice_10_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_m01_regslice_10' is unconnected for instance 'm01_regslice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1384]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_m01_regslice_10' is unconnected for instance 'm01_regslice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1384]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'pfm_dynamic_m01_regslice_10' has 40 connections declared, but only 38 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1384]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1E0TSRO' (37#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1159]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1JDGC4Q' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4821]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_15' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_15' (38#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1JDGC4Q' (39#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4821]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xbar_4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xbar_4' (40#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr0_0' (41#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3527]
INFO: [Synth 8-6155] done synthesizing module 'slr0_imp_1Q3M93Z' (42#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5441]
INFO: [Synth 8-6157] synthesizing module 'slr1_imp_IZT2WG' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5773]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_gpio_null_slr1_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_gpio_null_slr1_0' (43#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'pfm_dynamic_axi_gpio_null_slr1_0' is unconnected for instance 'axi_gpio_null_slr1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6089]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'pfm_dynamic_axi_gpio_null_slr1_0' is unconnected for instance 'axi_gpio_null_slr1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6089]
WARNING: [Synth 8-7023] instance 'axi_gpio_null_slr1' of module 'pfm_dynamic_axi_gpio_null_slr1_0' has 22 connections declared, but only 20 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6089]
INFO: [Synth 8-6157] synthesizing module 'expanded_region_resets_slr1_imp_WN1LWB' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:147]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_control_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_control_1' (44#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:217]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:217]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:217]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:217]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'pfm_dynamic_psreset_gate_pr_control_1' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:217]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_data_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_data_1' (45#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:224]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:224]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:224]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:224]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'pfm_dynamic_psreset_gate_pr_data_1' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:224]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_1' (46#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_1' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:231]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_1' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:231]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_1' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:231]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_dataclk_1' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:231]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_dataclk' of module 'pfm_dynamic_psreset_gate_pr_dataclk_1' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:231]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_ddr_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_ddr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_ddr_0' (47#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_ddr_0_stub.v:6]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_ddr_0' is unconnected for instance 'psreset_gate_pr_ddr' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:238]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_ddr_0' is unconnected for instance 'psreset_gate_pr_ddr' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:238]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'pfm_dynamic_psreset_gate_pr_ddr_0' is unconnected for instance 'psreset_gate_pr_ddr' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:238]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_ddr_0' is unconnected for instance 'psreset_gate_pr_ddr' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:238]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_ddr' of module 'pfm_dynamic_psreset_gate_pr_ddr_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:238]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_1' (48#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:245]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:245]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:245]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:245]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:245]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_1' (49#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:252]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:252]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:252]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:252]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:252]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_and2_slr1_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_util_and2_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_and2_slr1_0' (50#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_util_and2_slr1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_slice_slr1_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_slr1_0/synth/pfm_dynamic_util_slice_slr1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (50#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_slice_slr1_0' (51#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_slr1_0/synth/pfm_dynamic_util_slice_slr1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'expanded_region_resets_slr1_imp_WN1LWB' (52#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:147]
WARNING: [Synth 8-7071] port 'kernel2_aresetn_pr' of module 'expanded_region_resets_slr1_imp_WN1LWB' is unconnected for instance 'expanded_region_resets_slr1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6110]
WARNING: [Synth 8-7071] port 's_axi_data_aresetn_pr' of module 'expanded_region_resets_slr1_imp_WN1LWB' is unconnected for instance 'expanded_region_resets_slr1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6110]
WARNING: [Synth 8-7023] instance 'expanded_region_resets_slr1' of module 'expanded_region_resets_slr1_imp_WN1LWB' has 19 connections declared, but only 17 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6110]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr1_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3999]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14XUPPF' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:759]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m00_regslice_4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_m00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m00_regslice_4' (53#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_m00_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_m00_regslice_4' is unconnected for instance 'm00_regslice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:918]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_m00_regslice_4' is unconnected for instance 'm00_regslice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:918]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'pfm_dynamic_m00_regslice_4' has 40 connections declared, but only 38 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:918]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14XUPPF' (54#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:759]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_3FADDP' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1425]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m01_regslice_11' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_m01_regslice_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m01_regslice_11' (55#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_m01_regslice_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_3FADDP' (56#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1425]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_X3IKM6' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1635]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m02_regslice_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m02_regslice_0' (57#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_X3IKM6' (58#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1635]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ZE1UB7' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5231]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_16' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_16' (59#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ZE1UB7' (60#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5231]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xbar_2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xbar_2' (61#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr1_0' (62#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:3999]
INFO: [Synth 8-6155] done synthesizing module 'slr1_imp_IZT2WG' (63#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5773]
INFO: [Synth 8-6157] synthesizing module 'slr2_imp_EEMOLC' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6215]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_gpio_null_slr2_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_gpio_null_slr2_0' (64#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'pfm_dynamic_axi_gpio_null_slr2_0' is unconnected for instance 'axi_gpio_null_slr2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6527]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'pfm_dynamic_axi_gpio_null_slr2_0' is unconnected for instance 'axi_gpio_null_slr2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6527]
WARNING: [Synth 8-7023] instance 'axi_gpio_null_slr2' of module 'pfm_dynamic_axi_gpio_null_slr2_0' has 22 connections declared, but only 20 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6527]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_dna_self_check_placeholder_0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_dna_self_check_placeholder_0_0/synth/pfm_dynamic_dna_self_check_placeholder_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (64#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_dna_self_check_placeholder_0_0' (65#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_dna_self_check_placeholder_0_0/synth/pfm_dynamic_dna_self_check_placeholder_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'expanded_region_resets_slr2_imp_B8LNJ7' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:268]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_logic_reset_op_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_logic_reset_op_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_logic_reset_op_1' (66#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_logic_reset_op_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_control_2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_control_2' (67#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_control_2' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:332]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_control_2' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:332]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_control_2' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:332]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_control_2' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:332]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'pfm_dynamic_psreset_gate_pr_control_2' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:332]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_data_2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_data_2' (68#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_data_2' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:339]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_data_2' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:339]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_data_2' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:339]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_data_2' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:339]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'pfm_dynamic_psreset_gate_pr_data_2' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:339]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_2' (69#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_2' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:346]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_2' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:346]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_2' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:346]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_dataclk_2' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:346]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_dataclk' of module 'pfm_dynamic_psreset_gate_pr_dataclk_2' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:346]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_2' (70#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:353]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:353]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:353]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:353]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:353]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_2' (71#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:360]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:360]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:360]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:360]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' has 10 connections declared, but only 6 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:360]
INFO: [Synth 8-6155] done synthesizing module 'expanded_region_resets_slr2_imp_B8LNJ7' (72#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:268]
WARNING: [Synth 8-7071] port 'kernel2_aresetn_pr' of module 'expanded_region_resets_slr2_imp_B8LNJ7' is unconnected for instance 'expanded_region_resets_slr2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6550]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'expanded_region_resets_slr2' of module 'expanded_region_resets_slr2_imp_B8LNJ7' has 18 connections declared, but only 14 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6550]
INFO: [Synth 8-6157] synthesizing module 'frequency_counters_imp_L6ZI6S' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:369]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_freq_counter_0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_freq_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_freq_counter_0_0' (73#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_freq_counter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_freq_counter_1_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_freq_counter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_freq_counter_1_0' (74#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_freq_counter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frequency_counters_imp_L6ZI6S' (75#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:369]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr2_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4611]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_U7G1P5' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5031]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_17' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_17_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_17' (76#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1621409-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_17_stub.v:6]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'pfm_dynamic_s00_regslice_17' has 40 connections declared, but only 38 given [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5190]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_U7G1P5' (77#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5031]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr2_0' (78#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4611]
WARNING: [Synth 8-3848] Net Res in module/entity slr2_imp_EEMOLC does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6290]
INFO: [Synth 8-6155] done synthesizing module 'slr2_imp_EEMOLC' (79#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6215]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconstant_0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconstant_0_0/synth/pfm_dynamic_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (79#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconstant_0_0' (80#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconstant_0_0/synth/pfm_dynamic_xlconstant_0_0.v:57]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_act_n in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2066]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_adr in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2067]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_ba in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2068]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_bg in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2069]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_ck_c in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2070]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_ck_t in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2071]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_cke in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2072]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_cs_n in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2073]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_odt in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2077]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_par in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2078]
WARNING: [Synth 8-3848] Net ddrmem_0_C0_DDR4_reset_n in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2079]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_act_n in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2080]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_adr in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2081]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_ba in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2082]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_bg in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2083]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_ck_c in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2084]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_ck_t in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2085]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_cke in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2086]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_cs_n in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2087]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_odt in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2091]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_par in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2092]
WARNING: [Synth 8-3848] Net ddrmem_1_C0_DDR4_reset_n in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2093]
WARNING: [Synth 8-3848] Net io_gt_gtyquad_00_gtx_n in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2112]
WARNING: [Synth 8-3848] Net io_gt_gtyquad_00_gtx_p in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2113]
WARNING: [Synth 8-3848] Net io_gt_gtyquad_01_gtx_n in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2116]
WARNING: [Synth 8-3848] Net io_gt_gtyquad_01_gtx_p in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2117]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic' (81#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1846]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_U7G1P5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_U7G1P5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module pfm_dynamic_interconnect_axilite_user_slr2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module pfm_dynamic_interconnect_axilite_user_slr2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[0] in module slr2_imp_EEMOLC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_ZE1UB7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_ZE1UB7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[11] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[10] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[9] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_3FADDP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_3FADDP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3661.879 ; gain = 341.574 ; free physical = 23943 ; free virtual = 478603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3679.691 ; gain = 359.387 ; free physical = 23941 ; free virtual = 478601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3679.691 ; gain = 359.387 ; free physical = 23941 ; free virtual = 478601
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3679.691 ; gain = 0.000 ; free physical = 23950 ; free virtual = 478614
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_control'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_control'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_data'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_data'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/logic_reset_op'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/logic_reset_op'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_util_and2_hbm_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_hbm'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_util_and2_hbm_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_hbm'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_util_and2_hbm_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_util_and2_hbm_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_util_and2_hbm_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_slr0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_util_and2_hbm_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_slr0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/xbar'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/xbar'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr0/axi_gpio_null_slr0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr0/axi_gpio_null_slr0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_control'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_control'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_data'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_data'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_data_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_data_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_util_and2_hbm_0_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/util_and2_slr1'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_util_and2_hbm_0_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/util_and2_slr1'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/xbar'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/xbar'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr1/axi_gpio_null_slr1'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr1/axi_gpio_null_slr1'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_control'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_control'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_data'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_data'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/logic_reset_op'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/logic_reset_op'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0_in_context.xdc] for cell 'slr2/frequency_counters/freq_counter_0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0_in_context.xdc] for cell 'slr2/frequency_counters/freq_counter_0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_0_0_in_context.xdc] for cell 'slr2/frequency_counters/freq_counter_1'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_0_0_in_context.xdc] for cell 'slr2/frequency_counters/freq_counter_1'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr2/axi_gpio_null_slr2'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr2/axi_gpio_null_slr2'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_hbm_mgntpf'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_hbm_mgntpf'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_mgntpf'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_mgntpf'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_userpf'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_in_context.xdc] for cell 'axilite_user_input_reg'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_in_context.xdc] for cell 'axilite_user_input_reg'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_in_context.xdc] for cell 'regslice_pipe_ctrl_hbm_mgntpf'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_in_context.xdc] for cell 'regslice_pipe_ctrl_hbm_mgntpf'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vadd_1_0/pfm_dynamic_krnl_vadd_1_0/pfm_dynamic_krnl_vadd_1_0_in_context.xdc] for cell 'krnl_vadd_1'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vadd_1_0/pfm_dynamic_krnl_vadd_1_0/pfm_dynamic_krnl_vadd_1_0_in_context.xdc] for cell 'krnl_vadd_1'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_ooc.xdc]
WARNING: [Constraints 18-619] A clock with name 'hbm_ref_clk' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_ooc.xdc:14]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_ooc.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_gt_freerun' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'clkwiz_kernel2_clk_out1' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:11]
WARNING: [Constraints 18-619] A clock with name 'clkwiz_kernel_clk_out1' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:12]
WARNING: [Constraints 18-619] A clock with name 'dma_pcie_axi_aclk' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:13]
WARNING: [Constraints 18-619] A clock with name 'hbm_ref_clk' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:14]
WARNING: [Constraints 18-619] A clock with name 's_axi_aclk' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:15]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:16]
WARNING: [Constraints 18-619] A clock with name 'c1_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:17]
WARNING: [Constraints 18-619] A clock with name 'public_debug_hub_drck' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:18]
WARNING: [Constraints 18-619] A clock with name 'public_debug_hub_tck' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:19]
WARNING: [Constraints 18-619] A clock with name 'public_debug_hub_update' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:20]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3721.316 ; gain = 0.000 ; free physical = 23431 ; free virtual = 478100
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3724.285 ; gain = 2.969 ; free physical = 23654 ; free virtual = 478324
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 3724.285 ; gain = 403.980 ; free physical = 23805 ; free virtual = 478477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 3724.285 ; gain = 403.980 ; free physical = 23805 ; free virtual = 478477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconstant_gnd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/psreset_gate_pr_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/psreset_gate_pr_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/util_slice_hbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/util_slice_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/logic_reset_op. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/util_and2_hbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/util_and2_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/axi_gpio_null_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/util_slice_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/util_and2_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_gpio_null_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/psreset_gate_pr_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/psreset_gate_pr_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/logic_reset_op. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/frequency_counters/freq_counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/frequency_counters/freq_counter_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/interconnect_axilite_user_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/axi_gpio_null_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/dna_self_check_placeholder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_ctrl_hbm_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_ctrl_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axilite_user_input_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for debug_bridge_xsdbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hmss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for regslice_pipe_ctrl_hbm_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for krnl_vadd_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 3724.285 ; gain = 403.980 ; free physical = 23820 ; free virtual = 478492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 3724.285 ; gain = 403.980 ; free physical = 23890 ; free virtual = 478563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3724.285 ; gain = 403.980 ; free physical = 23941 ; free virtual = 478621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'hbm_ref_clk'
WARNING: [Synth 8-565] redefining clock 'clk_gt_freerun'
WARNING: [Synth 8-565] redefining clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0'
WARNING: [Synth 8-565] redefining clock 'clkwiz_kernel2_clk_out1'
WARNING: [Synth 8-565] redefining clock 'clkwiz_kernel_clk_out1'
WARNING: [Synth 8-565] redefining clock 'dma_pcie_axi_aclk'
WARNING: [Synth 8-565] redefining clock 'hbm_ref_clk'
WARNING: [Synth 8-565] redefining clock 's_axi_aclk'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'public_debug_hub_drck'
WARNING: [Synth 8-565] redefining clock 'public_debug_hub_tck'
WARNING: [Synth 8-565] redefining clock 'public_debug_hub_update'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 4092.262 ; gain = 771.957 ; free physical = 23075 ; free virtual = 477758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 4093.262 ; gain = 772.957 ; free physical = 23072 ; free virtual = 477755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 4113.301 ; gain = 792.996 ; free physical = 23061 ; free virtual = 477743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 4120.238 ; gain = 799.934 ; free physical = 23142 ; free virtual = 477826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 4120.238 ; gain = 799.934 ; free physical = 23140 ; free virtual = 477825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 4120.238 ; gain = 799.934 ; free physical = 23135 ; free virtual = 477819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 4120.238 ; gain = 799.934 ; free physical = 23133 ; free virtual = 477818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 4120.238 ; gain = 799.934 ; free physical = 23133 ; free virtual = 477817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 4120.238 ; gain = 799.934 ; free physical = 23131 ; free virtual = 477815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------+----------+
|      |BlackBox name                               |Instances |
+------+--------------------------------------------+----------+
|1     |pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0       |         1|
|2     |pfm_dynamic_axi_vip_ctrl_mgntpf_0           |         1|
|3     |pfm_dynamic_axi_vip_ctrl_userpf_0           |         1|
|4     |pfm_dynamic_axi_vip_data_0                  |         1|
|5     |pfm_dynamic_axilite_user_input_reg_0        |         1|
|6     |pfm_dynamic_debug_bridge_xsdbm_0            |         1|
|7     |pfm_dynamic_hmss_0_0                        |         1|
|8     |pfm_dynamic_krnl_vadd_1_0                   |         1|
|9     |pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0 |         1|
|10    |pfm_dynamic_xbar_4                          |         1|
|11    |pfm_dynamic_m00_regslice_3                  |         1|
|12    |pfm_dynamic_auto_cc_0                       |         1|
|13    |pfm_dynamic_m01_regslice_10                 |         1|
|14    |pfm_dynamic_s00_regslice_15                 |         1|
|15    |pfm_dynamic_axi_gpio_null_slr0_0            |         1|
|16    |pfm_dynamic_logic_reset_op_0                |         1|
|17    |pfm_dynamic_psreset_gate_pr_control_0       |         1|
|18    |pfm_dynamic_psreset_gate_pr_data_0          |         1|
|19    |pfm_dynamic_psreset_gate_pr_dataclk_0       |         1|
|20    |pfm_dynamic_psreset_gate_pr_kernel_0        |         1|
|21    |pfm_dynamic_psreset_gate_pr_kernel2_0       |         1|
|22    |pfm_dynamic_util_and2_hbm_0                 |         1|
|23    |pfm_dynamic_util_and2_hbm_ctrl_reset_0      |         1|
|24    |pfm_dynamic_util_and2_slr0_0                |         1|
|25    |pfm_dynamic_xbar_2                          |         1|
|26    |pfm_dynamic_m00_regslice_4                  |         1|
|27    |pfm_dynamic_m01_regslice_11                 |         1|
|28    |pfm_dynamic_m02_regslice_0                  |         1|
|29    |pfm_dynamic_s00_regslice_16                 |         1|
|30    |pfm_dynamic_axi_gpio_null_slr1_0            |         1|
|31    |pfm_dynamic_psreset_gate_pr_control_1       |         1|
|32    |pfm_dynamic_psreset_gate_pr_data_1          |         1|
|33    |pfm_dynamic_psreset_gate_pr_dataclk_1       |         1|
|34    |pfm_dynamic_psreset_gate_pr_ddr_0           |         1|
|35    |pfm_dynamic_psreset_gate_pr_kernel_1        |         1|
|36    |pfm_dynamic_psreset_gate_pr_kernel2_1       |         1|
|37    |pfm_dynamic_util_and2_slr1_0                |         1|
|38    |pfm_dynamic_s00_regslice_17                 |         1|
|39    |pfm_dynamic_axi_gpio_null_slr2_0            |         1|
|40    |pfm_dynamic_logic_reset_op_1                |         1|
|41    |pfm_dynamic_psreset_gate_pr_control_2       |         1|
|42    |pfm_dynamic_psreset_gate_pr_data_2          |         1|
|43    |pfm_dynamic_psreset_gate_pr_dataclk_2       |         1|
|44    |pfm_dynamic_psreset_gate_pr_kernel_2        |         1|
|45    |pfm_dynamic_psreset_gate_pr_kernel2_2       |         1|
|46    |pfm_dynamic_freq_counter_0_0                |         1|
|47    |pfm_dynamic_freq_counter_1_0                |         1|
+------+--------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |pfm_dynamic_auto_cc                       |     1|
|2     |pfm_dynamic_axi_gpio_null_slr0            |     1|
|3     |pfm_dynamic_axi_gpio_null_slr1            |     1|
|4     |pfm_dynamic_axi_gpio_null_slr2            |     1|
|5     |pfm_dynamic_axi_vip_ctrl_hbm_mgntpf       |     1|
|6     |pfm_dynamic_axi_vip_ctrl_mgntpf           |     1|
|7     |pfm_dynamic_axi_vip_ctrl_userpf           |     1|
|8     |pfm_dynamic_axi_vip_data                  |     1|
|9     |pfm_dynamic_axilite_user_input_reg        |     1|
|10    |pfm_dynamic_debug_bridge_xsdbm            |     1|
|11    |pfm_dynamic_freq_counter_0                |     1|
|12    |pfm_dynamic_freq_counter_1                |     1|
|13    |pfm_dynamic_hmss_0                        |     1|
|14    |pfm_dynamic_krnl_vadd_1                   |     1|
|15    |pfm_dynamic_logic_reset_op                |     2|
|17    |pfm_dynamic_m00_regslice                  |     2|
|19    |pfm_dynamic_m01_regslice                  |     2|
|21    |pfm_dynamic_m02_regslice                  |     1|
|22    |pfm_dynamic_psreset_gate_pr_control       |     3|
|25    |pfm_dynamic_psreset_gate_pr_data          |     3|
|28    |pfm_dynamic_psreset_gate_pr_dataclk       |     3|
|31    |pfm_dynamic_psreset_gate_pr_ddr           |     1|
|32    |pfm_dynamic_psreset_gate_pr_kernel2       |     3|
|35    |pfm_dynamic_psreset_gate_pr_kernel        |     3|
|38    |pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf |     1|
|39    |pfm_dynamic_s00_regslice                  |     3|
|42    |pfm_dynamic_util_and2_hbm                 |     1|
|43    |pfm_dynamic_util_and2_hbm_ctrl_reset      |     1|
|44    |pfm_dynamic_util_and2_slr0                |     1|
|45    |pfm_dynamic_util_and2_slr1                |     1|
|46    |pfm_dynamic_xbar                          |     2|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 4120.238 ; gain = 799.934 ; free physical = 23129 ; free virtual = 477814
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 366 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 4120.238 ; gain = 755.340 ; free physical = 23161 ; free virtual = 477845
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 4120.246 ; gain = 799.934 ; free physical = 23251 ; free virtual = 477935
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4120.246 ; gain = 0.000 ; free physical = 23322 ; free virtual = 478006
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4207.832 ; gain = 0.000 ; free physical = 23216 ; free virtual = 477901
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f3a44f5f
INFO: [Common 17-83] Releasing license: Synthesis
194 Infos, 290 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:02 . Memory (MB): peak = 4219.801 ; gain = 1479.148 ; free physical = 23412 ; free virtual = 478096
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 01:07:16 2024...
[Fri Nov 15 01:07:21 2024] my_rm_synth_1 finished
wait_on_runs: Time (s): cpu = 00:03:51 ; elapsed = 00:05:03 . Memory (MB): peak = 4254.906 ; gain = 0.000 ; free physical = 26130 ; free virtual = 480811
INFO: [OCL_UTIL] internal step: generating resource usage report '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_krnl_vadd_1_0_synth_1
[01:07:21] Run vpl: Step synth: Completed
[01:07:21] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Fri Nov 15 01:07:24 2024] Launched impl_1...
Run output will be captured here: /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Fri Nov 15 01:07:24 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log pfm_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pfm_top_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_top_wrapper.tcl -notrace
INFO: Dispatch client connection id - 35063
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2750.312 ; gain = 0.023 ; free physical = 25682 ; free virtual = 480369
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions pfm_top_i/dynamic_region
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: pfm_top_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' for cell 'pfm_top_i/dynamic_region'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_hbm_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0.dcp' for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vadd_1_0/pfm_dynamic_krnl_vadd_1_0.dcp' for cell 'pfm_top_i/dynamic_region/krnl_vadd_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_util_and2_hbm_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_util_and2_hbm_ctrl_reset_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_util_and2_slr0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_util_and2_slr1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/util_and2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/frequency_counters/freq_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/frequency_counters/freq_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17.dcp' for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_1/bd_ebbe_lut_buffer_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/lut_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_ebbe_xsdbm_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_12/bd_5dca_axi_apb_bridge_inst_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/bd_5dca_hbm_inst_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_11/bd_5dca_vip_S00_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_5/bd_5dca_vip_S01_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_8/bd_5dca_vip_S02_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_14/bd_5dca_init_reduce_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_3/bd_5dca_interconnect1_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_6/bd_5dca_interconnect2_1_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_9/bd_5dca_interconnect0_2_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice0_2_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice0_2'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4248.789 ; gain = 14.000 ; free physical = 23339 ; free virtual = 478075
INFO: [Netlist 29-17] Analyzing 5574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_kernel2/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_pcie/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_scheduler/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_sysclks/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/xmc_clk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/iob_static/perst_n_out' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76a6_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76a6_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76a6_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76a6_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76a6_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76a6_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76a6_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76a6_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76a6_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76a6_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76a6_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76a6_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_board.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_board.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [static_impl_early.xdc:183]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [static_impl_early.xdc:183]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X0Y183:IOB_X0Y207 [static_impl_early.xdc:183]
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5037.527 ; gain = 110.523 ; free physical = 22522 ; free virtual = 477305
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
INFO: [Timing 38-35] Done setting XDC timing constraints. [pfm_top_clkwiz_hbm_aclk_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_hbm_aclk_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 5846.723 ; gain = 687.125 ; free physical = 21631 ; free virtual = 476530
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_kernel_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_kernel2_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_pcie_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_scheduler_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_sysclks_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5911.613 ; gain = 1.000 ; free physical = 21577 ; free virtual = 476614
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [bd_d216_ddr4_mem00_0.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'c1_sys_clk_p' already exists, overwriting the previous clock with the same name. [bd_d216_ddr4_mem01_0.xdc:7]
INFO: [Timing 38-2] Deriving generated clocks
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 5939.613 ; gain = 28.000 ; free physical = 21438 ; free virtual = 476490
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X0Y182:IOB_X0Y182
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_pcie_0_gt.xdc:373]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:203]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:177]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:206]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:180]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:209]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [pfm_top_microblaze_board_control_0.xdc:212]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:183]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:186]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:215]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:189]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_early.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *xdma_smartconnect/inst/s00_entry_pipeline}'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc:97]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc:101]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc:107]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/dont_partition.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
INFO: [Timing 38-2] Deriving generated clocks [static_impl_normal.xdc:68]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5978.613 ; gain = 0.000 ; free physical = 19317 ; free virtual = 474376
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:68]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:69]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:72]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5978.613 ; gain = 0.000 ; free physical = 18892 ; free virtual = 473952
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_'. [bsip.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0'. [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0'. [bs_mux.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_mux.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0'. [bs_mux.xdc:16]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_mux.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_'. [bsip.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0'. [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:17]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:17]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [axi_jtag.xdc:18]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [axi_jtag.xdc:18]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 6128.973 ; gain = 142.359 ; free physical = 18096 ; free virtual = 473202
Restored from archive | CPU: 13.660000 secs | Memory: 217.385612 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 6128.973 ; gain = 142.359 ; free physical = 18054 ; free virtual = 473160
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y265'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y194'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y273'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y243'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U' is LOCed to site 'BUFGCE_X0Y280'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y198'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y202'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y75'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y82'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y47'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y10'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y61'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y70'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y91'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y22'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y21'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y43'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y35'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y53'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y59'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y84'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y196'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, VCC, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op/inst'
INFO: [Vivado 12-3520] Assignment of 'Res[0]_INST_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'GND, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, SEQ, VCC, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, and EXT_LPF' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_ddr' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_ddr'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice/inst'
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op/inst'
INFO: [Vivado 12-3520] Assignment of 'Res[0]_INST_0' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/axi_vip_data/inst'
INFO: [Vivado 12-3520] Assignment of 'GND' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/axi_vip_data/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice0_2_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice0_2/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice0_2_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice0_2/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:62]
INFO: [Vivado 12-3520] Assignment of 'interconnect2_1' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_1' are in the pblock. Changing the pblock assignment to 'path_1'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:66]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 663 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 101 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6557.434 ; gain = 0.000 ; free physical = 16776 ; free virtual = 471976
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1537 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 36 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 354 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 821 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 61 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 34 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

117 Infos, 497 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:06:20 ; elapsed = 00:05:30 . Memory (MB): peak = 6557.434 ; gain = 3807.121 ; free physical = 16775 ; free virtual = 471975
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1209440
   registers : 2476694
   brams     : 1816
   dsps      : 9020
required resources:
   luts      : 21078
   registers : 45734
   brams     : 25
   dsps      : 32
report_accelerator_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6557.434 ; gain = 0.000 ; free physical = 16755 ; free virtual = 471947
report_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 6557.434 ; gain = 0.000 ; free physical = 16739 ; free virtual = 471918
INFO: System Diagram: Run step: synthed

WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[68] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[69] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[70] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[71] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 6621.465 ; gain = 64.031 ; free physical = 16621 ; free virtual = 471793

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 127d3fa7c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 6698.566 ; gain = 77.102 ; free physical = 15688 ; free virtual = 470903

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[70]_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vadd_1/inst/gmem0_m_axi_U/bus_read/fifo_rctl/sect_addr_buf[63]_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vadd_1/inst/gmem0_m_axi_U/bus_read/fifo_rctl/q[92]_i_4, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vadd_1/inst/gmem1_m_axi_U/bus_read/fifo_rctl/sect_addr_buf[63]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vadd_1/inst/gmem1_m_axi_U/bus_read/fifo_rctl/q[92]_i_4__0, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 into driver instance pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset/Res[0]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 163 inverter(s) to 1648 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16149aa0f

Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 7289.348 ; gain = 360.734 ; free physical = 14072 ; free virtual = 469336
INFO: [Opt 31-389] Phase Retarget created 523 cells and removed 732 cells
INFO: [Opt 31-1021] In phase Retarget, 8901 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 15 inverter(s) to 16 load pin(s).
Phase 2 Constant propagation | Checksum: 1d33a4371

Time (s): cpu = 00:01:23 ; elapsed = 00:01:02 . Memory (MB): peak = 7289.348 ; gain = 360.734 ; free physical = 14819 ; free virtual = 470048
INFO: [Opt 31-389] Phase Constant propagation created 91 cells and removed 838 cells
INFO: [Opt 31-1021] In phase Constant propagation, 741 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect2_1_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect2_1_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 3 Sweep | Checksum: 1ffee0a02

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 7289.348 ; gain = 360.734 ; free physical = 14470 ; free virtual = 469784
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3128 cells
INFO: [Opt 31-1021] In phase Sweep, 1259182 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1ffee0a02

Time (s): cpu = 00:01:55 ; elapsed = 00:01:35 . Memory (MB): peak = 7289.348 ; gain = 360.734 ; free physical = 14625 ; free virtual = 469939
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ffee0a02

Time (s): cpu = 00:02:01 ; elapsed = 00:01:40 . Memory (MB): peak = 7289.348 ; gain = 360.734 ; free physical = 14518 ; free virtual = 469832
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ffee0a02

Time (s): cpu = 00:02:09 ; elapsed = 00:01:48 . Memory (MB): peak = 7289.348 ; gain = 360.734 ; free physical = 14621 ; free virtual = 469935
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1215 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             523  |             732  |                                           8901  |
|  Constant propagation         |              91  |             838  |                                            741  |
|  Sweep                        |               0  |            3128  |                                        1259182  |
|  BUFG optimization            |               0  |               0  |                                             85  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1215  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 7289.348 ; gain = 0.000 ; free physical = 14631 ; free virtual = 469945
Ending Logic Optimization Task | Checksum: 1e10710e5

Time (s): cpu = 00:02:12 ; elapsed = 00:01:52 . Memory (MB): peak = 7289.348 ; gain = 360.734 ; free physical = 14595 ; free virtual = 469909

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 230 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1e10710e5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7609.348 ; gain = 320.000 ; free physical = 14921 ; free virtual = 470236

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e10710e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7609.348 ; gain = 0.000 ; free physical = 17377 ; free virtual = 472680

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7609.348 ; gain = 0.000 ; free physical = 17377 ; free virtual = 472680
Ending Netlist Obfuscation Task | Checksum: 1e10710e5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7609.348 ; gain = 0.000 ; free physical = 17260 ; free virtual = 472563
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 630 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:34 ; elapsed = 00:02:52 . Memory (MB): peak = 7609.348 ; gain = 1051.914 ; free physical = 17264 ; free virtual = 472567
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[68] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[69] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[70] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[71] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC UTLZ-3] Resource utilization: Slice LUTs over-utilized in Pblock SLR1 (Pblock SLR1 has 51089 Slice LUTs(s) assigned to it, but only 49920 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 217 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8625.695 ; gain = 0.000 ; free physical = 15518 ; free virtual = 471119
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 141a00d60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8625.695 ; gain = 0.000 ; free physical = 15486 ; free virtual = 471093
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8625.695 ; gain = 0.000 ; free physical = 15465 ; free virtual = 471081

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-640] Place Check : Pblock SLR1 has 51035 Slice LUTs(s) assigned to it, but only 49920 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 32c4203d

Time (s): cpu = 00:04:54 ; elapsed = 00:04:48 . Memory (MB): peak = 8909.656 ; gain = 283.961 ; free physical = 15162 ; free virtual = 471351

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: microblaze_0_Clk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: microblaze_0_Clk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
Phase 1.3 Build Placer Netlist Model | Checksum: f8e73259

Time (s): cpu = 00:07:40 ; elapsed = 00:06:21 . Memory (MB): peak = 9461.594 ; gain = 835.898 ; free physical = 13186 ; free virtual = 469375

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f8e73259

Time (s): cpu = 00:07:45 ; elapsed = 00:06:26 . Memory (MB): peak = 9461.594 ; gain = 835.898 ; free physical = 13244 ; free virtual = 469434
Phase 1 Placer Initialization | Checksum: f8e73259

Time (s): cpu = 00:07:47 ; elapsed = 00:06:29 . Memory (MB): peak = 9461.594 ; gain = 835.898 ; free physical = 13250 ; free virtual = 469439

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 7c4b4a39

Time (s): cpu = 00:09:22 ; elapsed = 00:07:20 . Memory (MB): peak = 9541.633 ; gain = 915.938 ; free physical = 11418 ; free virtual = 467608

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: f4f7d8e2

Time (s): cpu = 00:09:50 ; elapsed = 00:07:49 . Memory (MB): peak = 9662.836 ; gain = 1037.141 ; free physical = 11436 ; free virtual = 467626

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: f4f7d8e2

Time (s): cpu = 00:10:04 ; elapsed = 00:08:01 . Memory (MB): peak = 10182.277 ; gain = 1556.582 ; free physical = 11272 ; free virtual = 467462

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 927dc497

Time (s): cpu = 00:10:59 ; elapsed = 00:08:24 . Memory (MB): peak = 10214.293 ; gain = 1588.598 ; free physical = 11228 ; free virtual = 467418

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 927dc497

Time (s): cpu = 00:11:03 ; elapsed = 00:08:28 . Memory (MB): peak = 10214.293 ; gain = 1588.598 ; free physical = 11259 ; free virtual = 467449
Phase 2.1.1 Partition Driven Placement | Checksum: 927dc497

Time (s): cpu = 00:11:04 ; elapsed = 00:08:29 . Memory (MB): peak = 10214.293 ; gain = 1588.598 ; free physical = 11323 ; free virtual = 467514
Phase 2.1 Floorplanning | Checksum: 927dc497

Time (s): cpu = 00:11:05 ; elapsed = 00:08:30 . Memory (MB): peak = 10214.293 ; gain = 1588.598 ; free physical = 11304 ; free virtual = 467495

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10214.293 ; gain = 0.000 ; free physical = 11230 ; free virtual = 467420

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 927dc497

Time (s): cpu = 00:11:10 ; elapsed = 00:08:35 . Memory (MB): peak = 10214.293 ; gain = 1588.598 ; free physical = 11107 ; free virtual = 467297

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 800535ea

Time (s): cpu = 00:11:13 ; elapsed = 00:08:37 . Memory (MB): peak = 10214.293 ; gain = 1588.598 ; free physical = 11113 ; free virtual = 467303

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 684af8f0

Time (s): cpu = 00:11:15 ; elapsed = 00:08:39 . Memory (MB): peak = 10214.293 ; gain = 1588.598 ; free physical = 11166 ; free virtual = 467356

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 25 LUTNM shape to break, 1873 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 19, two critical 6, total 25, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 879 nets or LUTs. Breaked 25 LUTs, combined 854 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 34 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 61 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 61 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 11181.949 ; gain = 0.000 ; free physical = 8577 ; free virtual = 464817
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vadd_1/inst/ap_rst_n_inv. Replicated 35 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/ce_r. Replicated 28 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 63 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 63 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 11181.949 ; gain = 0.000 ; free physical = 8460 ; free virtual = 464700
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 11181.949 ; gain = 0.000 ; free physical = 8505 ; free virtual = 464745
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 11181.949 ; gain = 0.000 ; free physical = 8423 ; free virtual = 464663

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           25  |            854  |                   879  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              2  |                    22  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |           63  |              0  |                     2  |           0  |           1  |  00:00:05  |
|  DSP Register                                     |            0  |              0  |                     0  |           4  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            7  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |         204  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           95  |            856  |                   904  |         208  |          10  |  00:00:12  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 25c0c1729

Time (s): cpu = 00:27:08 ; elapsed = 00:19:56 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 7684 ; free virtual = 463924
Phase 2.5 Global Placement Core | Checksum: 1f9ea925f

Time (s): cpu = 00:28:35 ; elapsed = 00:21:14 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 9097 ; free virtual = 465337
Phase 2 Global Placement | Checksum: 1f9ea925f

Time (s): cpu = 00:28:36 ; elapsed = 00:21:15 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 9227 ; free virtual = 465468

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2043cc589

Time (s): cpu = 00:29:07 ; elapsed = 00:21:37 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8906 ; free virtual = 465146

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e7db6c98

Time (s): cpu = 00:29:31 ; elapsed = 00:21:53 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8997 ; free virtual = 465237

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 216d7cee5

Time (s): cpu = 00:30:52 ; elapsed = 00:22:35 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8779 ; free virtual = 465020

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 20a5c8044

Time (s): cpu = 00:30:59 ; elapsed = 00:22:40 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8733 ; free virtual = 464973

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 2188245e7

Time (s): cpu = 00:31:14 ; elapsed = 00:22:53 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8721 ; free virtual = 464961
Phase 3.3 Small Shape DP | Checksum: 1daefae37

Time (s): cpu = 00:31:35 ; elapsed = 00:23:08 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8771 ; free virtual = 465012

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 1daefae37

Time (s): cpu = 00:31:37 ; elapsed = 00:23:10 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8618 ; free virtual = 464858

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1c303c096

Time (s): cpu = 00:31:44 ; elapsed = 00:23:16 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8569 ; free virtual = 464809

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1c303c096

Time (s): cpu = 00:31:53 ; elapsed = 00:23:24 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8631 ; free virtual = 464871

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1efd48363

Time (s): cpu = 00:33:27 ; elapsed = 00:24:01 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8479 ; free virtual = 464719
Phase 3 Detail Placement | Checksum: 1efd48363

Time (s): cpu = 00:33:28 ; elapsed = 00:24:02 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8489 ; free virtual = 464730

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 156b0890a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.086 |
Phase 1 Physical Synthesis Initialization | Checksum: fdc35c5e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 11181.949 ; gain = 0.000 ; free physical = 8954 ; free virtual = 465195
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/trunc_ln54_10_reg_9370, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 2, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2004bde15

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 11181.949 ; gain = 0.000 ; free physical = 8942 ; free virtual = 465183
Phase 4.1.1.1 BUFG Insertion | Checksum: 156b0890a

Time (s): cpu = 00:36:46 ; elapsed = 00:25:51 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8967 ; free virtual = 465208

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 156b0890a

Time (s): cpu = 00:36:48 ; elapsed = 00:25:52 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 8883 ; free virtual = 465123

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.019. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: dba4fa2e

Time (s): cpu = 00:39:47 ; elapsed = 00:28:53 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 7116 ; free virtual = 463357

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.019. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: dba4fa2e

Time (s): cpu = 00:39:50 ; elapsed = 00:28:57 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 7087 ; free virtual = 463328

Time (s): cpu = 00:39:50 ; elapsed = 00:28:57 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 7093 ; free virtual = 463334
Phase 4.1 Post Commit Optimization | Checksum: dba4fa2e

Time (s): cpu = 00:39:51 ; elapsed = 00:28:58 . Memory (MB): peak = 11181.949 ; gain = 2556.254 ; free physical = 7090 ; free virtual = 463331
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 5939 ; free virtual = 462180

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f1a837c4

Time (s): cpu = 00:41:22 ; elapsed = 00:30:13 . Memory (MB): peak = 11269.828 ; gain = 2644.133 ; free physical = 5789 ; free virtual = 462030

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|              16x16|                2x2|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f1a837c4

Time (s): cpu = 00:41:28 ; elapsed = 00:30:19 . Memory (MB): peak = 11269.828 ; gain = 2644.133 ; free physical = 5991 ; free virtual = 462231
Phase 4.3 Placer Reporting | Checksum: f1a837c4

Time (s): cpu = 00:41:33 ; elapsed = 00:30:24 . Memory (MB): peak = 11269.828 ; gain = 2644.133 ; free physical = 6017 ; free virtual = 462258

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6020 ; free virtual = 462261

Time (s): cpu = 00:41:33 ; elapsed = 00:30:24 . Memory (MB): peak = 11269.828 ; gain = 2644.133 ; free physical = 6020 ; free virtual = 462261
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13095cbb9

Time (s): cpu = 00:41:39 ; elapsed = 00:30:30 . Memory (MB): peak = 11269.828 ; gain = 2644.133 ; free physical = 6064 ; free virtual = 462305
Ending Placer Task | Checksum: 11f69e2b8

Time (s): cpu = 00:41:39 ; elapsed = 00:30:30 . Memory (MB): peak = 11269.828 ; gain = 2644.133 ; free physical = 6074 ; free virtual = 462315
INFO: [Common 17-83] Releasing license: Implementation
210 Infos, 767 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:45:32 ; elapsed = 00:32:43 . Memory (MB): peak = 11269.828 ; gain = 3660.480 ; free physical = 7247 ; free virtual = 463488
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 7194 ; free virtual = 463435
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 7397 ; free virtual = 463638
report_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6671 ; free virtual = 462912
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
214 Infos, 767 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:13 ; elapsed = 00:00:57 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6906 ; free virtual = 463147
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5bf308f5 ConstDB: 0 ShapeSum: ad739c2d RouteDB: 16033d96
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6318 ; free virtual = 462559
Post Restoration Checksum: NetGraph: 80e8eb77 NumContArr: fc7c1756 Constraints: dfdb00ee Timing: 0
Phase 1 Build RT Design | Checksum: 25d4003bb

Time (s): cpu = 00:02:52 ; elapsed = 00:01:38 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6941 ; free virtual = 463182

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25d4003bb

Time (s): cpu = 00:02:57 ; elapsed = 00:01:43 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6607 ; free virtual = 462848

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25d4003bb

Time (s): cpu = 00:03:01 ; elapsed = 00:01:47 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6518 ; free virtual = 462759

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1ba81f9f1

Time (s): cpu = 00:03:20 ; elapsed = 00:02:01 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6478 ; free virtual = 462719

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24a4f382c

Time (s): cpu = 00:04:56 ; elapsed = 00:02:53 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6203 ; free virtual = 462444
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=-0.298 | THS=-97.755|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1bf4fe2cc

Time (s): cpu = 00:07:58 ; elapsed = 00:04:16 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 5563 ; free virtual = 461804
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1d9a342dd

Time (s): cpu = 00:08:14 ; elapsed = 00:04:29 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6084 ; free virtual = 462325

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 60494
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 57046
  Number of Partially Routed Nets     = 3448
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2943bbedf

Time (s): cpu = 00:08:27 ; elapsed = 00:04:37 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6213 ; free virtual = 462455

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2943bbedf

Time (s): cpu = 00:08:31 ; elapsed = 00:04:41 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6196 ; free virtual = 462437
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 120efb050

Time (s): cpu = 00:09:35 ; elapsed = 00:05:14 . Memory (MB): peak = 11269.828 ; gain = 0.000 ; free physical = 6140 ; free virtual = 462381
INFO: [Route 35-580] Design has 9 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=================================================================================================================================================================================================================================================================================================================================================================================+=================================================================================================================================================================================================================================================================================================================================================================================+======================================================================================================+
| Launch Clock                                                                                                                                                                                                                                                                                                                                                                    | Capture Clock                                                                                                                                                                                                                                                                                                                                                                   | Pin                                                                                                  |
+=================================================================================================================================================================================================================================================================================================================================================================================+=================================================================================================================================================================================================================================================================================================================================================================================+======================================================================================================+
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[98] |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[82] |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[80] |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[90] |
| microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CFGEXTREADDATA[4]              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7374
 Number of Nodes with overlaps = 742
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=-0.157 | THS=-101.292|

INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=-0.212 | THS=-22.766|

Phase 4.1 Global Iteration 0 | Checksum: a991c0dc

Time (s): cpu = 00:17:36 ; elapsed = 00:11:08 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 5183 ; free virtual = 460647

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1734864d4

Time (s): cpu = 00:18:49 ; elapsed = 00:11:58 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4943 ; free virtual = 460407

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 157262e72

Time (s): cpu = 00:20:08 ; elapsed = 00:13:12 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4966 ; free virtual = 460430
Phase 4 Rip-up And Reroute | Checksum: 157262e72

Time (s): cpu = 00:20:11 ; elapsed = 00:13:15 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4962 ; free virtual = 460426

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1673495bf

Time (s): cpu = 00:21:36 ; elapsed = 00:14:02 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4925 ; free virtual = 460389
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.000  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 17bd3512e

Time (s): cpu = 00:21:46 ; elapsed = 00:14:08 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4960 ; free virtual = 460424

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17bd3512e

Time (s): cpu = 00:21:50 ; elapsed = 00:14:11 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 5186 ; free virtual = 460651
Phase 5 Delay and Skew Optimization | Checksum: 17bd3512e

Time (s): cpu = 00:21:53 ; elapsed = 00:14:15 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 5131 ; free virtual = 460596

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2091ed7db

Time (s): cpu = 00:22:56 ; elapsed = 00:14:47 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4944 ; free virtual = 460409
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.000  | THS=0.000  |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 9f59e387

Time (s): cpu = 00:23:17 ; elapsed = 00:15:05 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4810 ; free virtual = 460275
Phase 6.1 Hold Fix Iter | Checksum: 9f59e387

Time (s): cpu = 00:23:20 ; elapsed = 00:15:08 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4805 ; free virtual = 460270

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.000  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1011ad8d7

Time (s): cpu = 00:24:29 ; elapsed = 00:15:44 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4706 ; free virtual = 460172
Phase 6 Post Hold Fix | Checksum: b4446dad

Time (s): cpu = 00:25:36 ; elapsed = 00:16:17 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4656 ; free virtual = 460122

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 728b7758

Time (s): cpu = 00:27:06 ; elapsed = 00:17:06 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4672 ; free virtual = 460138

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.27303 %
  Global Horizontal Routing Utilization  = 1.10579 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 3443860b

Time (s): cpu = 00:27:16 ; elapsed = 00:17:12 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4659 ; free virtual = 460125

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 3443860b

Time (s): cpu = 00:27:20 ; elapsed = 00:17:16 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4651 ; free virtual = 460117

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 3443860b

Time (s): cpu = 00:27:53 ; elapsed = 00:17:43 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4648 ; free virtual = 460114

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 3443860b

Time (s): cpu = 00:27:57 ; elapsed = 00:17:47 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4662 ; free virtual = 460128

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.000  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 3443860b

Time (s): cpu = 00:28:33 ; elapsed = 00:18:02 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4892 ; free virtual = 460358
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:29:19 ; elapsed = 00:18:36 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4001 ; free virtual = 459468

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
233 Infos, 768 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:31:28 ; elapsed = 00:19:41 . Memory (MB): peak = 11333.859 ; gain = 64.031 ; free physical = 4001 ; free virtual = 459468
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 11333.859 ; gain = 0.000 ; free physical = 3869 ; free virtual = 459336
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 11333.859 ; gain = 0.000 ; free physical = 4929 ; free virtual = 460395
report_utilization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 11333.859 ; gain = 0.000 ; free physical = 5196 ; free virtual = 460662
get_cells: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 11333.859 ; gain = 0.000 ; free physical = 3653 ; free virtual = 459119
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 11333.859 ; gain = 0.000 ; free physical = 4422 ; free virtual = 460451
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:56 ; elapsed = 00:01:24 . Memory (MB): peak = 11333.859 ; gain = 0.000 ; free physical = 5097 ; free virtual = 460713
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt -pb xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.pb -rpx xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:02:03 ; elapsed = 00:00:52 . Memory (MB): peak = 11333.859 ; gain = 0.000 ; free physical = 4799 ; free virtual = 460442
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'clkwiz_kernel2_clk_out1':
   clock pin path     : pfm_top_i/dynamic_region/clkwiz_kernel2_clk_out1
   original frequency : 500.0 MHz
kernel clock 'clkwiz_kernel_clk_out1':
   clock pin path     : pfm_top_i/dynamic_region/clkwiz_kernel_clk_out1
   original frequency : 300.0 MHz

system clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0':
   clock pin path     : pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' for pin 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_kernel_0' for pin 'pfm_top_i/dynamic_region/clkwiz_kernel_clk_out1'
INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_kernel2_0' for pin 'pfm_top_i/dynamic_region/clkwiz_kernel2_clk_out1'
Auto-frequency scaling completed
kernel clock 'clkwiz_kernel_clk_out1':
   original frequency : 300.0 MHz
   scaled frequency   : 323.5 MHz
WARNING: The auto scaled frequency '323.5 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '300.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 11333.859 ; gain = 0.000 ; free physical = 4800 ; free virtual = 460443
kernel clock 'clkwiz_kernel2_clk_out1':
   original frequency : 500.0 MHz
   scaled frequency   : 972.7 MHz
INFO: The maximum frequency supported by the runtime is 650 MHz, which this design achieved. The compiler will not select a frequency value higher than the runtime maximum.
WARNING: The auto scaled frequency '650 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '500.0' MHz.
system clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0':
   original frequency : 450.0 MHz
   scaled frequency   : 472.5 MHz
WARNING: The auto scaled frequency '472.5 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '450.0' MHz.
Command: write_bitstream -force -cell pfm_top_i/dynamic_region pfm_top_i_dynamic_region_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC FLBO-1] Pblock overlap: SLR0 overlaps with pblock_dynamic_SLR0:11.77%.
WARNING: [DRC FLBO-1] Pblock overlap: base_region overlaps with pblock_dynamic_region: 1.37%, pblock_dynamic_SLR2: 8.43%, pblock_dynamic_SLR0: 4.69%, pblock_ddr4_mem00: 1.37%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_ddr4_mem00 overlaps with pblock_dynamic_region:99.60%, base_region: 4.00%, pblock_dynamic_SLR0:99.60%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_dynamic_region:97.55%, base_region: 2.57%, SLR0: 1.82%, pblock_dynamic_SLR2: 0.43%, pblock_dynamic_SLR1: 0.43%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR1 overlaps with pblock_dynamic_SLR2: 0.45%, pblock_dynamic_SLR0: 0.45%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR2 overlaps with pblock_dynamic_region:93.23%, base_region: 4.84%, pblock_dynamic_SLR1: 0.45%, pblock_dynamic_SLR0: 0.45%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with base_region: 0.27%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock SLR0's ranges fail to contain LOC constraints on assigned instance pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2, and pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock base_region's ranges fail to contain LOC constraints on assigned instance pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2, and pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell pfm_top_i/static_region/brd_mgmt_scheduler/board_management/register_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell pfm_top_i/static_region/brd_mgmt_scheduler/board_management/register_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 617 net(s) have no routable loads. The problem bus(es) and/or net(s) are pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i... and (the first 15 of 248 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U1/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U10/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U11/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U12/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U13/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U14/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U15/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U16/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U2/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U3/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U4/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U5/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U6/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U7/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U8/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pfm_top_i/dynamic_region/krnl_vadd_1/inst/grp_krnl_vadd_Pipeline_vadd1_fu_137/fsub_32ns_32ns_32_7_full_dsp_1_U9/krnl_vadd_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 188 Warnings, 16 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "pfm_top_i/dynamic_region"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 347352896 bits.
Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
263 Infos, 961 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:21:47 ; elapsed = 00:10:59 . Memory (MB): peak = 12589.812 ; gain = 1255.953 ; free physical = 5480 ; free virtual = 456163
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 02:26:29 2024...
[Fri Nov 15 02:26:35 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 01:19:10 . Memory (MB): peak = 4254.906 ; gain = 0.000 ; free physical = 12932 ; free virtual = 463612
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/home/ziyuanwang/hbm/Vitis_Accel_Examples/host_xrt/hbm_simple_xrt/_x_floatmin_16.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
[02:26:36] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 02:26:36 2024...
