# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
# Date created = 18:46:30  May 08, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		nerrv32_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE EP4CGX150DF31C7
set_global_assignment -name TOP_LEVEL_ENTITY neorv32_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:46:30  MAY 08, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "22.1std.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_T23 -to ~ALTERA_DCLK~
set_location_assignment PIN_T23 -to gpio_o[0]
set_location_assignment PIN_T24 -to gpio_o[1]
set_location_assignment PIN_V27 -to gpio_o[2]
set_location_assignment PIN_W25 -to gpio_o[3]
set_location_assignment PIN_T21 -to gpio_o[4]
set_location_assignment PIN_T26 -to gpio_o[5]
set_location_assignment PIN_R25 -to gpio_o[6]
set_location_assignment PIN_T27 -to gpio_o[7]
set_location_assignment PIN_AJ16 -to clk_i
set_location_assignment PIN_AA26 -to rstn_i
set_global_assignment -name VHDL_FILE mem/neorv32_imem.default.vhd
set_global_assignment -name VHDL_FILE mem/neorv32_dmem.default.vhd
set_global_assignment -name VHDL_FILE neorv32_top0.vhd
set_global_assignment -name VHDL_FILE neorv32_top1.vhd
set_global_assignment -name VHDL_FILE neorv32_xirq.vhd
set_global_assignment -name VHDL_FILE neorv32_xip.vhd
set_global_assignment -name VHDL_FILE neorv32_wishbone.vhd
set_global_assignment -name VHDL_FILE neorv32_wdt.vhd
set_global_assignment -name VHDL_FILE neorv32_uart.vhd
set_global_assignment -name VHDL_FILE neorv32_twi.vhd
set_global_assignment -name VHDL_FILE neorv32_trng.vhd
set_global_assignment -name VHDL_FILE neorv32_sysinfo.vhd
set_global_assignment -name VHDL_FILE neorv32_spi.vhd
set_global_assignment -name VHDL_FILE neorv32_sdi.vhd
set_global_assignment -name VHDL_FILE neorv32_pwm.vhd
set_global_assignment -name VHDL_FILE neorv32_package.vhd
set_global_assignment -name VHDL_FILE neorv32_onewire.vhd
set_global_assignment -name VHDL_FILE neorv32_neoled.vhd
set_global_assignment -name VHDL_FILE neorv32_mtime.vhd
set_global_assignment -name VHDL_FILE neorv32_imem.entity.vhd
set_global_assignment -name VHDL_FILE neorv32_icache.vhd
set_global_assignment -name VHDL_FILE neorv32_gptmr.vhd
set_global_assignment -name VHDL_FILE neorv32_gpio.vhd
set_global_assignment -name VHDL_FILE neorv32_fifo.vhd
set_global_assignment -name VHDL_FILE neorv32_dmem.entity.vhd
set_global_assignment -name VHDL_FILE neorv32_dma.vhd
set_global_assignment -name VHDL_FILE neorv32_debug_dtm.vhd
set_global_assignment -name VHDL_FILE neorv32_debug_dm.vhd
set_global_assignment -name VHDL_FILE neorv32_dcache.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_regfile.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_decompressor.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_cp_shifter.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_cp_muldiv.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_cp_fpu.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_cp_cond.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_cp_cfu.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_cp_bitmanip.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_control.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_bus.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu_alu.vhd
set_global_assignment -name VHDL_FILE neorv32_cpu.vhd
set_global_assignment -name VHDL_FILE neorv32_cfs.vhd
set_global_assignment -name VHDL_FILE neorv32_bus_keeper.vhd
set_global_assignment -name VHDL_FILE neorv32_busswitch.vhd
set_global_assignment -name VHDL_FILE neorv32_boot_rom.vhd
set_global_assignment -name VHDL_FILE neorv32_bootloader_image.vhd
set_global_assignment -name VHDL_FILE neorv32_application_image.vhd
set_global_assignment -name VHDL_FILE neorv32_top.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top