<stg><name>relu<array<ap_fixed,4u>,array<ap_ufixed<24,8,4,0,0>,4u>,relu_config15></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %layer15_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer13_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:2 %layer13_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer13_out

]]></Node>
<StgValue><ssdm name="layer13_out_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:3 %in_data = trunc i64 %layer13_out_read

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4 %in_data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer13_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="in_data_5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5 %in_data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer13_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="in_data_6"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6 %in_data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer13_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="in_data_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %icmp_ln51 = icmp_sgt  i16 %in_data, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="64">
<![CDATA[
entry_ifconv:8 %trunc_ln52 = trunc i64 %layer13_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="21" op_0_bw="21" op_1_bw="15" op_2_bw="6">
<![CDATA[
entry_ifconv:9 %out_data = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %trunc_ln52, i6 0

]]></Node>
<StgValue><ssdm name="out_data"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
entry_ifconv:10 %select_ln51 = select i1 %icmp_ln51, i21 %out_data, i21 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="21">
<![CDATA[
entry_ifconv:11 %zext_ln51 = zext i21 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:12 %icmp_ln51_4 = icmp_sgt  i16 %in_data_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:13 %tmp_4 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer13_out_read, i32 16, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="21" op_0_bw="21" op_1_bw="15" op_2_bw="6">
<![CDATA[
entry_ifconv:14 %out_data_4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %tmp_4, i6 0

]]></Node>
<StgValue><ssdm name="out_data_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
entry_ifconv:15 %select_ln51_2 = select i1 %icmp_ln51_4, i21 %out_data_4, i21 0

]]></Node>
<StgValue><ssdm name="select_ln51_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="21">
<![CDATA[
entry_ifconv:16 %zext_ln51_1 = zext i21 %select_ln51_2

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:17 %icmp_ln51_5 = icmp_sgt  i16 %in_data_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer13_out_read, i32 32, i32 46

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="21" op_0_bw="21" op_1_bw="15" op_2_bw="6">
<![CDATA[
entry_ifconv:19 %shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %tmp_5, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
entry_ifconv:20 %select_ln51_3 = select i1 %icmp_ln51_5, i21 %shl_ln, i21 0

]]></Node>
<StgValue><ssdm name="select_ln51_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="21">
<![CDATA[
entry_ifconv:21 %zext_ln51_2 = zext i21 %select_ln51_3

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:22 %icmp_ln51_6 = icmp_sgt  i16 %in_data_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:23 %tmp_6 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer13_out_read, i32 48, i32 62

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="21" op_0_bw="21" op_1_bw="15" op_2_bw="6">
<![CDATA[
entry_ifconv:24 %shl_ln52_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %tmp_6, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln52_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
entry_ifconv:25 %select_ln51_4 = select i1 %icmp_ln51_6, i21 %shl_ln52_2, i21 0

]]></Node>
<StgValue><ssdm name="select_ln51_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="93" op_0_bw="93" op_1_bw="21" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
entry_ifconv:26 %or_ln57_s = bitconcatenate i93 @_ssdm_op_BitConcatenate.i93.i21.i24.i24.i24, i21 %select_ln51_4, i24 %zext_ln51_2, i24 %zext_ln51_1, i24 %zext_ln51

]]></Node>
<StgValue><ssdm name="or_ln57_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="96" op_0_bw="93">
<![CDATA[
entry_ifconv:27 %zext_ln57 = zext i93 %or_ln57_s

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
entry_ifconv:28 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %layer15_out, i96 %zext_ln57

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
entry_ifconv:29 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
