<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
  <head>
    <meta http-equiv="CONTENT-TYPE" content="text/html; charset=UTF-8">
    <title>Design Database Management</title>
    <meta name="GENERATOR" content="LibreOffice 3.4 (Linux)">
    <meta name="CREATED" content="0;0">
    <meta name="CHANGEDBY" content="Ouabache Designworks">
    <meta name="CHANGED" content="20120210;15485000">
    <meta name="KEYWORDS" content="start">
    <meta name="Info 3" content="">
    <meta name="Info 4" content="">
    <meta name="date" content="2008-01-08T12:01:41-0500">
    <meta name="robots" content="index,follow">
    <style type="text/css">
	<!--
		H2.cjk { font-family: "WenQuanYi Micro Hei" }
		H2.ctl { font-family: "Lohit Hindi" }
	-->
	</style>
  </head>
  <body dir="LTR" lang="en-US">
    <h1><a name="socgen_project"></a>
      <meta name="CHANGEDBY" content="Ouabache Designworks">
      <meta name="CHANGEDBY" content="Ouabache Designworks">
      <meta name="CHANGEDBY" content="Ouabache Designworks">
      <meta name="CHANGEDBY" content="Ouabache Designworks">
      <font size="6">SOCGEN Design Environment&nbsp; </font> </h1>
    <p><br>
      <br>
    </p>
    <p>SOCGEN is&nbsp; a complete EDA design environment that simplifies
      the creation of component IP and makes it easy to integrate it
      into a System-on-Chip (SOC). Its tool set uses IP-xact files to
      build and re-target a complete SOC. It is designed to create
      complex designs from components sourced from a variety of
      different designers.&nbsp; It is free ,open sourced and available
      from opencores.org.<br>
      <br>
      <br>
    </p>
    <h2 class="western"><a name="manifesto"></a>Installation</h2>
    <p><br>
      &nbsp; %&gt;&nbsp; svn co -user &lt;UserName&gt; -passwd
      &lt;Password&gt;&nbsp; opencores.org/ocsvn/socgen/socgen/trunk
      &nbsp;&nbsp; socgen<br>
      <br>
      <br>
      Install tools from&nbsp; socgen/tools/install&nbsp; and Xilinx
      webpack</p>
    <p><br>
      &nbsp;&nbsp; %&gt;make workspace&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
      &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp; Creates&nbsp;
      temporary work area isolated from repositories<br>
      &nbsp;&nbsp; %&gt;make
      build_hw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
Builds


      all verilog code, filelists and tool setups<br>
      &nbsp;&nbsp; %&gt;make
      build_obj&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;

      Builds obj code for all firmware <br>
      &nbsp;&nbsp; %&gt;make
      build_sw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;

      Links all firmware code <br>
      &nbsp;&nbsp; %&gt;make
      run_sims&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;



      &nbsp; &nbsp;&nbsp; Runs lint checks , verilog test suites and
      code coverage<br>
      &nbsp;&nbsp; %&gt;make build
      fpgas&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;

      &nbsp; Synthesizes Xilinx fpgas<br>
      &nbsp;&nbsp; %&gt;make
      check_sims&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;

      &nbsp; Report sims results<br>
      &nbsp;&nbsp; %&gt;make
      check_fpgas&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;

      &nbsp; Report synth results<br>
      <br>
      <br>
      <br>
    </p>
    <h2 class="western"><a name="manifesto1"></a>Features</h2>
    <p style="margin-bottom: 0in">Separate workspace keeps generated
      files out of source repositories<br>
      IP-Xact based tool flow promoting easy exchange of ip<br>
      Correct by construction design methodology<br>
      Separate design view for each tool flow<br>
      Easy to re-target designs into different processes<br>
      Builds verilog files from ip-xact descriptions<br>
      Prevents name collisions from modules and&nbsp; `macros<br>
      Packages each component into a single library file<br>
      Eliminates search paths<br>
      Supports IP-Xact&nbsp; bus definitions<br>
      Builds testbenches from ip-xact descriptions<br>
    </p>
    <p style="margin-bottom: 0in"><br>
    </p>
    <p style="margin-bottom: 0in"></p>
    <p style="margin-bottom: 0in"><br>
    </p>
    <p style="margin-bottom: 0in"><br>
    </p>
    <h2 class="western"><br>
      <br>
    </h2>
    <h2 class="western"><a name="manifesto2"></a>Tool flows</h2>
    <p><br>
      <br>
    </p>
    <p>Icarus verilog simulations<br>
      Code coverage using covered<br>
      Rtl checking using verilator<br>
      Synthesys using Xilinx webpack<br>
      Waveform viewing using gtkwave<br>
      Finite state machines with fizzim<br>
      Control and status register generator</p>
    <p><br>
      <br>
    </p>
    <p><br>
      <br>
    </p>
    <h2 class="western"><a name="manifesto3"></a>Projects and Libraries</h2>
    <p><br>
      RTL code examples from opencores&nbsp;
      projects&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;


      ( Three embedded microcomputers with led,switch,uart ,video and
      ps2 interfaces)<br>
      Sample library for non-synthesizable macros &nbsp; &nbsp; &nbsp;
      &nbsp; &nbsp; &nbsp; &nbsp;&nbsp; ( pads,srams,pll's etc)<br>
      Basic Testbench&nbsp; bus functional
      models&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;
      &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp; ( clock and reset gen,
      uart etc)<br>
      IP-xact busDefinition
      examples&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;


      ( clock,reset,microbus,pads)<br>
      Sample fpgas for digilent Nexys2 and Basys boards<br>
    </p>
    <p><br>
      <br>
    </p>
    <p><br>
      <br>
    </p>
    <h2 class="western">Further Information</h2>
    <p><br>
      John Eaton</p>
    <p>Ouabache Designworks<br>
      11500 NE 76<sup>th</sup> st<br>
      PMB A3-19</p>
    <p>Vancouver, Wa 98662</p>
    <p><a href="mailto:z3qmtr45@gmail.com">z3qmtr45@gmail.com</a></p>
    <p>(360) 896-4929</p>
    <p><br>
      <br>
    </p>
  </body>
</html>
