// Seed: 2061309894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  input id_12;
  input id_11;
  output id_10;
  input id_9;
  input id_8;
  inout id_7;
  output id_6;
  input id_5;
  output id_4;
  inout id_3;
  output id_2;
  inout id_1;
  logic id_13;
  logic id_14;
  type_17(
      id_5, 'b0, 1, 1 - id_1 == 1, 1
  );
  assign id_4 = 1;
endmodule
