verilog xil_defaultlib --include "../../../../../base/ipshared/8713/hdl" --include "../../../../../base/ipshared/ec67/hdl" --include "../../../../../base/ipshared/8c62/hdl" --include "../../../../../base/ip/base_ps7_0" \
"../../../bd/base/ip/base_axis_switch_0_0/sim/base_axis_switch_0_0.v" \
"../../../bd/base/ip/base_ps7_0/sim/base_ps7_0.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/AXI_DMA_MASTER.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/AXI_DMA_SLAVE.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/cifar_10_mac_mula3i2.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/cifar_10_mul_32s_6jw.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/cifar_10_mul_32s_bkb.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/cifar_10_mul_32s_bXr.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/cifar_10_mul_32s_cud.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/cifar_10_mul_mul_2iS.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/cifar_10_urem_7ns1iI.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/FC_1u_64u_10u_s.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/FC_1u_64u_10u_s_AdQK.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/FC_1u_64u_10u_s_BdRK.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/FC_1u_1024u_64u_s.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/fifo_w32_d2_A.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/fifo_w32_d50_A.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/pool_2u_32u_16u_s.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/pool_2u_32u_16u_sbVr.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/pool_2u_32u_32u_s.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/pool_2u_32u_32u_s4jc.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/pool_2u_32u_32u_s5jm.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/pool_2u_64u_8u_s.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/pool_2u_64u_8u_s_cNA.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SCIG.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SCIG_1.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SCIG_2.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SCIG_2_inputBuf_V.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SCIG_inElem_V.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SCIG_inputBuf_V.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SMM_1u_75u_32u_s.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SMM_1u_75u_32u_s_dEe.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SMM_1u_75u_32u_s_eOg.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SMM_1u_800u_32u_s.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SMM_1u_800u_32u_s7jG.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SMM_1u_800u_32u_s8jQ.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SMM_1u_800u_64u_s.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/SMM_1u_800u_64u_sbZs.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_AXI_DMAeuR.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_FC_1u_1esQ.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_FC_1u_6etR.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_pool_2uenQ.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_pool_2uepQ.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_pool_2uerQ.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_SCIG_1_U0.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_SCIG_2_U0.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_SCIG_U0.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_SMM_1u_emP.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_SMM_1u_eoQ.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/start_for_SMM_1u_eqQ.v" \
"../../../../../base/ipshared/2e58/hdl/verilog/cifar_10.v" \
"../../../bd/base/ip/base_cifar_10_0_0/sim/base_cifar_10_0_0.v" \
"../../../bd/base/ip/base_xbar_0/sim/base_xbar_0.v" \
"../../../bd/base/ip/base_xbar_1/sim/base_xbar_1.v" \
"../../../../../base/ipshared/838b/hdl/verilog/simple_sum.v" \
"../../../bd/base/ip/base_simple_sum_0_1/sim/base_simple_sum_0_1.v" \
"../../../../../base/ipshared/a565/hdl/verilog/stream_mult.v" \
"../../../../../base/ipshared/a565/hdl/verilog/stream_mult_mul_32s_32s_32_6.v" \
"../../../bd/base/ip/base_stream_mult_0_1/sim/base_stream_mult_0_1.v" \
"../../../../../base/ipshared/dc6c/hdl/verilog/mult_constant.v" \
"../../../../../base/ipshared/dc6c/hdl/verilog/mult_constant_AXILiteS_s_axi.v" \
"../../../../../base/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v" \
"../../../bd/base/ip/base_mult_constant_0_1/sim/base_mult_constant_0_1.v" \
"../../../bd/base/ip/base_auto_us_0/sim/base_auto_us_0.v" \
"../../../bd/base/ip/base_auto_us_1/sim/base_auto_us_1.v" \
"../../../bd/base/ip/base_auto_us_2/sim/base_auto_us_2.v" \
"../../../bd/base/ip/base_auto_us_3/sim/base_auto_us_3.v" \
"../../../bd/base/ip/base_auto_pc_0/sim/base_auto_pc_0.v" \
"../../../bd/base/ip/base_auto_pc_1/sim/base_auto_pc_1.v" \
"../../../bd/base/ip/base_s00_mmu_0/sim/base_s00_mmu_0.v" \
"../../../bd/base/sim/base.v" \

verilog xil_defaultlib "glbl.v"

nosort
