INFO: [VRFC 10-163] Analyzing VHDL file "/home/dimitris/gits/vhdl_2022/simple_arm/simple_arm.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
