$date
	Sun Oct 23 04:29:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#467178
b10100 &
b10100 %
1$
b10100 !
1"
#467179
0"
#467182
b1010 &
b1010 %
#467186
b101 &
b101 %
#467190
b10000 &
b10000 %
#467194
b1000 &
b1000 %
#467198
b100 &
b100 %
#467202
b10 &
b10 %
#467206
b1 &
1#
b1 %
#467210
b0 &
b0 %
0#
0$
#1448689
b10101 !
1"
#1448690
b10101 &
b10101 %
1$
#1448691
0"
#1448694
b1000000 &
b1000000 %
#1448698
b100000 &
b100000 %
#1448702
b10000 &
b10000 %
#1448706
b1000 &
b1000 %
#1448710
b100 &
b100 %
#1448714
b10 &
b10 %
#1448718
b1 &
1#
b1 %
#1448722
b0 &
b0 %
0#
0$
#2481264
b11110 !
1"
#2481266
b11110 &
b11110 %
1$
#2481267
0"
#2481270
b1111 &
b1111 %
#2481274
b101110 &
b101110 %
#2481278
b10111 &
b10111 %
#2481282
b1000110 &
b1000110 %
#2481286
b100011 &
b100011 %
#2481290
b1101010 &
b1101010 %
#2481294
b110101 &
b110101 %
#2481298
b10100000 &
b10100000 %
#2481302
b1010000 &
b1010000 %
#2481306
b101000 &
b101000 %
#2481310
b10100 &
b10100 %
#2481314
b1010 &
b1010 %
#2481318
b101 &
b101 %
#2481322
b10000 &
b10000 %
#2481326
b1000 &
b1000 %
#2481330
b100 &
b100 %
#2481334
b10 &
b10 %
#2481338
b1 &
b1 %
1#
#2481342
b0 &
0#
b0 %
0$
#4500012
