[1] David A Patterson. Computer Architecture: A Quantitative Approach. Elsevier,
2011.
[2] William J. Dally. Moving the Needle, Computer Architecture Research in
Academe and Industry. In 37th Annual International Symposium on Computer
Architecture, ISCA. ACM, 2010.
[3] S Keckler. Life after Dennard and how I learned to love the picojoule. Keynote at
MICRO, 2011.
[4] Keren Bergman, Shekhar Borkar, Dan Campbell, William Carlson, William Dally,
Monty Denneau, Paul Franzon, William Harrod, Kerry Hill, Jon Hiller, et al.
Exascale computing study: Technology challenges in achieving exascale systems.
Defense Advanced Research Projects Agency Information Processing Techniques
Office (DARPA IPTO), Tech. Rep, 15, 2008.
[5] Peter M Kogge and Timothy J Dysart. Using the TOP500 to trace and project technology and architecture trends. In International Conference for High Performance
Computing, Networking, Storage and Analysis, SC. ACM, 2011.
[6] Andy White. Exascale challenges: Applications, technologies, and co-design. In
From Petascale to Exascale: R&D Challenges for HPC Simulation Environments
ASC Exascale Workshop, 2011.
[7] Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P Jouppi. CACTI
6.0: A tool to model large caches. HP Laboratories, pages 22–31, 2009.
[8] Chris Wilkerson, Hongliang Gao, Alaa R Alameldeen, Zeshan Chishti, Muhammad Khellah, and Shih-Lien Lu. Trading off cache capacity for reliability to
enable low voltage operation. In 35th International Symposium on Computer
Architecture, ISCA. IEEE, 2008.
[9] Anys Bacha and Radu Teodorescu. Dynamic reduction of voltage margins by
leveraging on-chip ECC in Itanium II processors. In 40th International Symposium
on Computer Architecture, ISCA. ACM, 2013.
[10] Anys Bacha and Radu Teodorescu. Using ECC feedback to guide voltage speculation in low-voltage processors. In 47th Annual IEEE/ACM International
Symposium on Microarchitecture, MICRO. IEEE, 2014.
[11] Juan-Antonio Carballo, Wei-Ting Jonas Chan, Paolo A Gargini, Andrew B Kahng,
and Siddhartha Nath. ITRS 2.0: Toward a re-framing of the Semiconductor
Technology Roadmap. In IEEE 32nd International Conference on Computer
Design, ICCD. IEEE, 2014.
[12] Jingweijia Tan, Shuaiwen Leon Song, Kaige Yan, Xin Fu, Andres Marquez, and
Darren Kerbyson. Combating the reliability challenge of GPU register file at
low supply voltage. In International Conference on Parallel Architecture and
Compilation Techniques, PACT. IEEE, 2016.
[13] David J Palframan, Nam Sung Kim, and Mikko H Lipasti. iPatch: Intelligent fault
patching to improve energy efficiency. In 21st International Symposium on High
Performance Computer Architecture, HPCA. IEEE, 2015.
[14] Leland Chang, Robert K Montoye, Yutaka Nakamura, Kevin A Batson, Richard J
Eickemeyer, Robert H Dennard, Wilfried Haensch, and Damir Jamsek. An 8TSRAM for variability tolerance and low-voltage operation in high-performance
caches. IEEE Journal of Solid-State Circuits, 2008.
[15] Alireza Shafaei, Yanzhi Wang, Xue Lin, and Massoud Pedram. Fincacti: Architectural analysis and modeling of caches with deeply-scaled finfet devices. In IEEE
Computer Society Annual Symposium on VLSI. IEEE, 2014.
[16] Azeez J Bhavnagarwala, Xinghai Tang, and James D Meindl. The impact of
intrinsic device fluctuations on CMOS SRAM cell stability. IEEE Journal of
Solid-State Circuits, 2001.
[17] Naoki Tega, Hiroshi Miki, Masanao Yamaoka, Hitoshi Kume, Toshiyuki Mine,
Takeshi Ishida, Yuki Mori, Renichi Yamada, and Kazuyoshi Torii. Impact of
threshold voltage fluctuation due to random telegraph noise on scaled-down
SRAM. In IEEE International Reliability Physics Symposium. IEEE, 2008.
[18] J. Yang, H.K. Lin, J. Shen, Y. Li, and H. Chen. Eight transistor (8T) write assist
static random access memory (SRAM) cell, 2015. US Patent 9,183,922.
[19] J.J. Wuu, D.R. Weiss, K.E. WILCOX, A.W. SCHAEFER, and K.V. UNDERHILL.
Alternating wordline connection in 8t cells for improving resiliency to multi-bit
ser upsets, 2013. WO Patent App. PCT/US2012/050,542.
[20] Leland Chang, David M Fried, Jack Hergenrother, Jeffrey W Sleight, Robert H
Dennard, Robert K Montoye, Lidija Sekaric, Sharee J McNab, Anna W Topol,
Charlotte D Adams, et al. Stable SRAM cell design for the 32 nm node and
beyond. In Symposium on VLSI Technology Digest of Technical Papers. IEEE,
2005.
[21] Mark Gebhart, Daniel R Johnson, David Tarjan, Stephen W Keckler, William J
Dally, Erik Lindholm, and Kevin Skadron. Energy-efficient mechanisms for managing thread context in throughput processors. In 38th International Symposium
on Computer Architecture, ISCA. ACM, 2011.
[22] Sangpil Lee, Keunsoo Kim, Gunjae Koo, Hyeran Jeon, Won Woo Ro, and Murali
Annavaram. Warped-compression: enabling power efficient GPUs through register
compression. In 42nd International Symposium on Computer Architecture, ISCA.
ACM, 2015.
[23] Zhe Zhang, Michael A Turi, and José G Delgado-Frias. SRAM leakage in CMOS,
FinFET and CNTFET technologies: Leakage in 8T and 6T SRAM cells. In
Proceedings of the Great Lakes Symposium on VLSI. ACM, 2012.
[24] Haruki Mori, T Nakagawa, Y Kitahara, Y Kawamoto, K Takagi, S Yoshimoto,
S Izumi, K Nii, H Kawaguchi, and M Yoshimoto. A 298-fJ/writecycle 650fJ/readcycle 8T three-port SRAM in 28-nm FD-SOI process technology for image
processor. In IEEE Custom Integrated Circuits Conference, CICC. IEEE, 2015.
[25] Jonathan Dama and Andrew Lines. Pseudo dual-port SRAM and a shared memory
switch using multiple memory banks and a sideband memory, 2013. US Patent
8,370,557.
[26] Sheng Li, Jung Ho Ahn, Richard D Strong, Jay B Brockman, Dean M Tullsen,
and Norman P Jouppi. McPAT: an integrated power, area, and timing modeling
framework for multicore and manycore architectures. In 42nd Annual IEEE/ACM
International Symposium on Microarchitecture, MICRO. ACM, 2009.
[27] Mahmut E Sinangil and Anantha P Chandrakasan. Application-Specific SRAM
Design Using Output Prediction to Reduce Bit-Line Switching Activity and Statistically Gated Sense Amplifiers for Up to 1.9⇥ Lower Energy/Access. IEEE
Journal of Solid-State Circuits, 2014.
[28] Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P
Jouppi. CACTI 5.1. Technical report, HPL-2008-20, HP Labs, 2008.
[29] Subhasis Bhattacharjee and Dhiraj K Pradhan. LPRAM: a novel low-power highperformance RAM design with testability and scalability. IEEE Transactions on
Computer-Aided Design of Integrated Circuits and Systems, 2004.
[30] Jingwen Leng, Tayler Hetherington, Ahmed ElTantawy, Syed Gilani, Nam Sung
Kim, Tor M Aamodt, and Vijay Janapa Reddi. GPUWattch: enabling energy
optimizations in GPGPUs. In 40th Annual International Symposium on Computer
Architecture, ISCA. ACM, 2013.
[31] Ali Bakhoda, John Kim, and Tor M Aamodt. Throughput-effective on-chip
networks for manycore accelerators. In 43rd Annual IEEE/ACM International
Symposium on Microarchitecture, MICRO. IEEE, 2010.
[32] Vignesh Adhinarayanan, Indrani Paul, Joseph L. Greathouse, Wei Huang,
Ashutosh Pattnaik, and Wu-chun Feng. Measuring and Modeling On-Chip Interconnect Power on Real Hardware. In International Symposium on Workload
Characterization, IISWC. IEEE, 2016.
[33] Bradford M Beckmann and David A Wood. TLC: Transmission line caches. In
36th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO.
IEEE, 2003.
[34] Mahdi Nazm Bojnordi and Engin Ipek. DESC: energy-efficient data exchange
using synchronized counters. In 46th Annual IEEE/ACM International Symposium
on Microarchitecture, MICRO. ACM, 2013.
[35] Gennady Pekhimenko, Evgeny Bolotin, Nandita Vijaykumar, Onur Mutlu, Todd C
Mowry, and Stephen W Keckler. A case for toggle-aware compression for GPU
systems. In International Symposium on High Performance Computer Architecture,
HPCA. IEEE, 2016.
[36] Mircea R Stan and Wayne P Burleson. Bus-invert coding for low-power I/O. IEEE
Transactions on Very Large Scale Integration (VLSI) Systems, 1995.
[37] Ji Gu and Hui Guo. A segmental bus-invert coding method for instruction memory
data bus power efficiency. In IEEE International Symposium on Circuits and
Systems, ISCAS. IEEE, 2009.
[38] Mark Gebhart, Stephen W Keckler, Brucek Khailany, Ronny Krashinsky, and
William J Dally. Unifying primary cache, scratch, and register file memories in a
throughput processor. In 45th Annual IEEE/ACM International Symposium on
Microarchitecture, MICRO. IEEE, 2012.
[39] Ji Kim, Christopher Torng, Shreesha Srinath, Derek Lockhart, and Christopher
Batten. Microarchitectural mechanisms to exploit value structure in SIMT architectures. In 40th Annual International Symposium on Computer Architecture,
ISCA. ACM, 2013.
[40] Daniel Wong, Nam Sung Kim, and Murali Annavaram. Approximating warps
with intra-warp operand value similarity. In International Symposium on High
Performance Computer Architecture, HPCA. IEEE, 2016.
[41] Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu, Phillip B Gibbons, Michael A
Kozuch, and Todd C Mowry. Base-delta-immediate compression: practical data
compression for on-chip caches. In 21st International Conference on Parallel
Architectures and Compilation Techniques, PACT. ACM, 2012.
[42] NVIDIA. CUDA SDK Code Samples, 2015.
[43] William Kahan. IEEE standard 754 for binary floating-point arithmetic. Lecture
Notes on the Status of IEEE, 754(94720-1776):11, 1996.
[44] Marcel Gort and Jason H Anderson. Range and bitmask analysis for hardware
optimization in high-level synthesis. In 18th Asia and South Pacific Design
Automation Conference, ASP-DAC. IEEE, 2013.
[45] Victor Hugo Sperle Campos, Raphael Ernani Rodrigues, Igor Rafael de Assis Costa, and Fernando Magno Quintao Pereira. Speed and precision in range
analysis. In Brazilian Symposium on Programming Languages, pages 42–56.
Springer, 2012.
[46] Alaa R Alameldeen and David A Wood. Frequent pattern compression: A
significance-based compression scheme for L2 caches. Technical Report, 2004.
[47] Daniel Citron and Larry Rudolph. Creating a wider bus using caching techniques.
In First IEEE Symposium on High-Performance Computer Architecture, HPCA.
IEEE, 1995.
[48] Yuho Jin, Ki Hwan Yum, and Eun Jung Kim. Adaptive data compression for
high-performance low-power on-chip networks. In 41st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO. IEEE, 2008.
[49] NVIDIA. NVIDIA Tesla P100: The Most Advanced Datacenter Accelerator Ever
Built Featuring Pascal GP100 the World’s Fastest GPU. http://images.nvidia.com/
content/pdf/tesla/whitepaper/pascal-architecture-whitepaper.pdf, 2016.
[50] NVIDIA. Parallel Thread Execution ISA. http://docs.nvidia.com/cuda/
parallel-thread-execution.
[51] Jun Yang, Youtao Zhang, and Rajiv Gupta. Frequent value compression in data
caches. In 33rd Annual ACM/IEEE International Symposium on Microarchitecture,
MICRO. ACM, 2000.
[52] Saisanthosh Balakrishnan and Gurindar S Sohi. Exploiting value locality in
physical register files. In 36th Annual IEEE/ACM International Symposium on
Microarchitecture, MICRO. IEEE, 2003.
[53] Magnus Ekman and Per Stenstrom. A robust main-memory compression scheme.
In 32nd Annual International Symposium on Computer Architecture, ISCA. IEEE,
2005.
[54] Mafijul Md Islam and Per Stenstrom. Zero-value caches: Cancelling loads that
return zero. In 18th International Conference on Parallel Architectures and
Compilation Techniques, PACT. IEEE, 2009.
[55] Minsoo Rhu, Mike O’Connor, Niladrish Chatterjee, Jeff Pool, and Stephen W
Keckler. Compressing DMA Engine: Leveraging Activation Sparsity for Training
Deep Neural Networks. arXiv preprint arXiv:1705.01626, 2017.
[56] Ping Xiang, Yi Yang, Mike Mantor, Norm Rubin, Lisa R Hsu, and Huiyang Zhou.
Exploiting uniform vector instructions for GPGPU performance, energy efficiency,
and opportunistic reliability enhancement. In 27th International ACM conference
on International Conference on Supercomputing, ICS. ACM, 2013.
[57] Syed Zohaib Gilani, Nam Sung Kim, and Michael J Schulte. Power-efficient
computing for compute-intensive GPGPU applications. In 19th International
Symposium on High Performance Computer Architecture, HPCA. IEEE, 2013.
[58] Vijay Sathish, Michael J Schulte, and Nam Sung Kim. Lossless and lossy memory
I/O link compression for improving performance of GPGPU workloads. In 21st
International Conference on Parallel Architectures and Compilation Techniques,
PACT. ACM, 2012.
[59] Nandita Vijaykumar, Gennady Pekhimenko, Adwait Jog, Abhishek Bhowmick,
Rachata Ausavarungnirun, Chita Das, Mahmut Kandemir, Todd C Mowry, and
Onur Mutlu. A case for core-assisted bottleneck acceleration in GPUs: enabling
flexible data compression with assist warps. In 42nd Annual International Symposium on Computer Architecture, ISCA. ACM, 2015.
[60] Richard W Hamming. Error detecting and error correcting codes. Bell System
Technical Journal, 1950.
[61] Ang Li, Shuaiwen Leon Song, Weifeng Liu, Xu Liu, Akash Kumar, and Henk
Corporaal. Locality-aware cta clustering for modern gpus. In Proceedings of
the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS, pages 297–311. ACM,
2017.
[62] Ang Li, Gert-Jan van den Braak, Akash Kumar, and Henk Corporaal. Adaptive
and transparent cache bypassing for gpus. In High Performance Computing,
Networking, Storage and Analysis, 2015 SC-International Conference for, SC,
pages 1–12. IEEE, 2015.
[63] Cadence. Virtuoso Analog Design Environment.
[64] Cadence. Virtuoso Multi-Mode Simulation with Spectre Platform.
[65] Ali Bakhoda, George L Yuan, Wilson WL Fung, Henry Wong, and Tor M Aamodt.
Analyzing CUDA workloads using a detailed GPU simulator. In IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS.
IEEE, 2009.
[66] Shuai Che, Michael Boyer, Jiayuan Meng, David Tarjan, Jeremy W Sheaffer,
Sang-Ha Lee, and Kevin Skadron. Rodinia: A benchmark suite for heterogeneous
computing. In IEEE International Symposium on Workload Characterization,
IISWC. IEEE, 2009.
[67] John A Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, Li-Wen Chang,
Nasser Anssari, Geng Daniel Liu, and Wen-mei W Hwu. Parboil: A revised
benchmark suite for scientific and commercial throughput computing. Center for
Reliable and High-Performance Computing, 127, 2012.
[68] Anthony Danalis, Gabriel Marin, Collin McCurdy, Jeremy S Meredith, Philip C
Roth, Kyle Spafford, Vinod Tipparaju, and Jeffrey S Vetter. The scalable heterogeneous computing (SHOC) benchmark suite. In 3rd Workshop on General-Purpose
Computation on Graphics Processing Units, GPGPU. ACM, 2010.
[69] Milind Kulkarni, Martin Burtscher, Calin Casçaval, and Keshav Pingali. Lonestar:
A suite of parallel irregular programs. In IEEE International Symposium on
Performance Analysis of Systems and Software, ISPASS. IEEE, 2009.
[70] Scott Grauer-Gray, Lifan Xu, Robert Searles, Sudhee Ayalasomayajula, and John
Cavazos. Auto-tuning a high-level language targeted to GPU codes. In Innovative
Parallel Computing, InPar. IEEE, 2012.
[71] Stanley Wolf. Excerpt from: Silicon Processing for the VLSI Era-vol. 4. 2004.
[72] Veynu Narasiman, Michael Shebanow, Chang Joo Lee, Rustam Miftakhutdinov,
Onur Mutlu, and Yale N Patt. Improving GPU performance via large warps and
two-level warp scheduling. In 44th Annual IEEE/ACM International Symposium
on Microarchitecture, MICRO. ACM, 2011.
[73] Craig M Wittenbrink, Emmett Kilgariff, and Arjun Prabhu. Fermi GF100 GPU
architecture. IEEE Micro, 31(2):50–59, 2011.
[74] Ki Chul Chun, Pulkit Jain, Jung Hwa Lee, and Chris H Kim. A sub-0.9 V logiccompatible embedded DRAM with boosted 3T gain cell, regulated bit-line write
scheme and PVT-tracking read reference bias. In Symposium on VLSI Circuits.
IEEE, 2009.
[75] S Yu Wing-kei, Ruirui Huang, Sarah Q Xu, Sung-En Wang, Edwin Kan, and G Edward Suh. SRAM-DRAM hybrid memory with applications to efficient register
files in fine-grained multi-threading. In 38th Annual International Symposium on
Computer Architecture, ISCA. IEEE, 2013.
[76] Naifeng Jing, Yao Shen, Yao Lu, Shrikanth Ganapathy, Zhigang Mao, Minyi Guo,
Ramon Canal, and Xiaoyao Liang. An energy-efficient and scalable eDRAMbased register file architecture for GPGPU. In 40th Annual International Symposium on Computer Architecture, ISCA. ACM, 2013.
[77] Dinesh Somasekhar, Yibin Ye, Paolo Aseron, Shih-Lien Lu, Muhammad Khellah,
Jason Howard, Greg Ruhl, Tanay Karnik, Shekhar Y Borkar, Vivek De, et al.
2GHz 2Mb 2T gain-cell memory macro with 128GB/s bandwidth in a 65nm
logic process. In IEEE International Solid-State Circuits Conference-Digest of
Technical Papers. IEEE, 2008.
[78] Ang Li, Weifeng Liu, Mads RB Kristensen, Brian Vinter, Hao Wang, Kaixi Hou,
Andres Marquez, and Shuaiwen Leon Song. Exploring and analyzing the real
impact of modern on-package memory on hpc scientific kernels. In Proceedings
of the International Conference for High Performance Computing, Networking,
Storage and Analysis, SC, 2017.
[79] W Luk, Jin Cai, R Dennard, M Immediato, and S Kosonocky. A 3-transistor
DRAM cell with gated diode for enhanced speed and retention time. In 2006
Symposium on VLSI Circuits Digest of Technical Papers. IEEE, 2006.
[80] Mohammad Abdel-Majeed and Murali Annavaram. Warped register file: A power
efficient register file for GPGPUs. In 19th International Symposium on High
Performance Computer Architecture, HPCA. IEEE, 2013.
[81] Mohammad Abdel-Majeed, Alireza Shafaei, Hyeran Jeon, Massoud Pedram, and
Murali Annavaram. Pilot Register File: Energy Efficient Partitioned Register File
for GPUs. In 23rd IEEE International Symposium on High Performance Computer
Architecture, HPCA. IEEE, 2017.
[82] Zhenhong Liu, Syed Gilani, Murali Annavaram, and Nam Sung Kim. G-Scalar:
Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient
GPUs. In 23rd IEEE International Symposium on High Performance Computer
Architecture, HPCA. IEEE, 2017.
[83] Minsoo Rhu, Michael Sullivan, Jingwen Leng, and Mattan Erez. A localityaware memory hierarchy for energy-efficient GPU architectures. In 46th Annual
IEEE/ACM International Symposium on Microarchitecture, MICRO. ACM, 2013.
[84] Amir Kavyan Ziabari, José L Abellán, Yenai Ma, Ajay Joshi, and David Kaeli.
Asymmetric NoC Architectures for GPU Systems. In 9th International Symposium
on Networks-on-Chip, NOCS. ACM, 2015.
[85] Hoseok Seol, Wongyu Shin, Jaemin Jang, Jungwhan Choi, Jinwoong Suh, and
Lee-Sup Kim. Energy efficient data encoding in DRAM channels exploiting
data value similarity. In 43rd ACM/IEEE Annual International Symposium on
Computer Architecture, ISCA. IEEE, 2016.
[86] NVIDIA. Whitepaper: NVIDIA GeForce GTX 980, 2014.
[87] Sunpyo Hong and Hyesoon Kim. An integrated GPU power and performance
model. In 37th Annual International Symposium on Computer Architecture, ISCA.
ACM, 2010.
[88] Renji Thomas, Kristin Barber, Naser Sedaghati, Li Zhou, and Radu Teodorescu.
Core Tunneling: Variation-aware voltage noise mitigation in GPUs. In 22nd
International Symposium on High Performance Computer Architecture, HPCA.
IEEE, 2016.
[89] Indrani Paul, Wei Huang, Manish Arora, and Sudhakar Yalamanchili. Harmonia:
Balancing compute and memory power in high-performance GPUs. In 42nd
Annual International Symposium on Computer Architecture, ISCA. ACM, 2015.
