Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May  1 23:01:45 2025
| Host         : BOOK-CTJOQLMG70 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MCU_control_sets_placed.rpt
| Design       : MCU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |             303 |          100 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             192 |           66 |
| Yes          | No                    | Yes                    |             555 |          144 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | U_DHT11/U_DHT11_IP/u_sen/data_reg_i_1_n_0                   | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_DHT11/U_DHT11_IP/u_sen/FSM_sequential_state[3]_i_1__0_n_0 | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/FSM_sequential_state[3]_i_1_n_0        | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                             |                  |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | U_DHT11/U_DHT11_IP/u_sen/data_count[5]_i_1_n_0              | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | U_DHT11/U_DHT11_IP/u_sen/real_count[7]_i_1_n_0              | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | U_DHT11/U_DHT11_IP/u_sen/tick_count[15]_i_1_n_0             | reset_IBUF       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | U_APB_Master/temp_addr_reg_reg[2]_rep__0_0[0]               | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | U_APB_Master/temp_addr_reg_reg[3]_rep_1[0]                  |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | U_APB_Master/temp_addr_reg_reg[3]_rep__0_2[0]               | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | U_APB_Master/temp_addr_reg_reg[3]_rep__0_1[0]               | reset_IBUF       |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | U_APB_Master/temp_addr_reg_reg[3]_0[0]                      | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | U_APB_Master/temp_addr_reg_reg[3]_1[0]                      | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | U_APB_Master/temp_addr_reg_reg[3]_rep__1_0[0]               | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | U_APB_Master/temp_addr_reg_reg[3]_rep__1_1[0]               | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | U_APB_Master/slv_reg0                                       | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | U_APB_Master/slv_reg0_0                                     | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | U_APB_Master/FSM_onehot_state_reg[2]_12[0]                  |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | U_APB_Master/FSM_onehot_state_reg[2]_2[0]                   |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | U_APB_Master/FSM_onehot_state_reg[2]_4[0]                   | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | U_APB_Master/FSM_onehot_state_reg[2]_6[0]                   | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | U_APB_Master/FSM_onehot_state_reg[2]_11[0]                  |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | U_APB_Master/FSM_onehot_state_reg[2]_9[0]                   |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | U_APB_Master/E[0]                                           | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | U_APB_Master/FSM_onehot_state_reg[2]_10[0]                  |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | U_APB_Master/FSM_onehot_state_reg[2]_5[0]                   | reset_IBUF       |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/E[0]                                   | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/temp_addr_next                         | reset_IBUF       |               20 |             68 |         3.40 |
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/regFileWe                              |                  |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG |                                                             | reset_IBUF       |              100 |            303 |         3.03 |
+----------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+


