# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 7
attribute \dynports 1
attribute \src "dut.sv:1.1-20.10"
module \param_test
  parameter \WIDTH 8
  parameter \DEPTH 16
  parameter \INIT_VALUE 8'10101010
  wire $auto$rtlil.cc:2957:Not$4
  wire width 8 $auto$rtlil.cc:3092:Mux$2
  wire width 8 $auto$rtlil.cc:3092:Mux$6
  attribute \src "dut.sv:6.29-6.32"
  wire input 1 \clk
  attribute \src "dut.sv:8.29-8.36"
  wire width 8 input 3 \data_in
  attribute \src "dut.sv:9.29-9.37"
  wire width 8 output 4 \data_out
  attribute \src "dut.sv:7.29-7.32"
  wire input 2 \rst
  cell $mux $auto$process.cpp:1172:import_assignment_sync$1
    parameter \WIDTH 8
    connect \A \data_out
    connect \B 8'10101010
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$2
  end
  cell $mux $auto$process.cpp:1172:import_assignment_sync$5
    parameter \WIDTH 8
    connect \A \data_out
    connect \B \data_in
    connect \S $auto$rtlil.cc:2957:Not$4
    connect \Y $auto$rtlil.cc:3092:Mux$6
  end
  cell $not $auto$process.cpp:951:import_statement_sync$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $auto$rtlil.cc:2957:Not$4
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.5-18.8"
  process $proc$dut.sv:13$1
    sync posedge \clk
      update \data_out $auto$rtlil.cc:3092:Mux$2
      update \data_out $auto$rtlil.cc:3092:Mux$6
  end
end
