// Seed: 635457346
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 'b0 : -1] id_14;
endmodule
module module_1 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  inout wire id_1;
  wire id_3;
  parameter id_4 = 1;
  assign id_1 = id_1;
  always @(negedge {(-1), id_3});
  assign id_2[-1] = -1;
  parameter id_5 = id_4;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_4,
      id_1,
      id_4,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6,
      id_1,
      id_3
  );
  time id_7;
endmodule
