[2025-09-17 01:34:50] START suite=qualcomm_srv trace=srv123_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv123_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2644421 heartbeat IPC: 3.782 cumulative IPC: 3.782 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5079948 cumulative IPC: 3.937 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5079948 cumulative IPC: 3.937 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5079949 heartbeat IPC: 4.106 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13667392 heartbeat IPC: 1.164 cumulative IPC: 1.164 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22101370 heartbeat IPC: 1.186 cumulative IPC: 1.175 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30718555 heartbeat IPC: 1.16 cumulative IPC: 1.17 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39304687 heartbeat IPC: 1.165 cumulative IPC: 1.169 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47794657 heartbeat IPC: 1.178 cumulative IPC: 1.171 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 56219240 heartbeat IPC: 1.187 cumulative IPC: 1.173 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 64689438 heartbeat IPC: 1.181 cumulative IPC: 1.174 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 73088403 heartbeat IPC: 1.191 cumulative IPC: 1.176 (Simulation time: 00 hr 10 min 15 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv123_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 81824447 heartbeat IPC: 1.145 cumulative IPC: 1.173 (Simulation time: 00 hr 11 min 18 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 85121225 cumulative IPC: 1.175 (Simulation time: 00 hr 12 min 24 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 85121225 cumulative IPC: 1.175 (Simulation time: 00 hr 12 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv123_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.175 instructions: 100000004 cycles: 85121225
CPU 0 Branch Prediction Accuracy: 91.53% MPKI: 14.95 Average ROB Occupancy at Mispredict: 27.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2754
BRANCH_INDIRECT: 0.4163
BRANCH_CONDITIONAL: 12.59
BRANCH_DIRECT_CALL: 0.6967
BRANCH_INDIRECT_CALL: 0.5133
BRANCH_RETURN: 0.4538


====Backend Stall Breakdown====
ROB_STALL: 183910
LQ_STALL: 0
SQ_STALL: 535875


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 81.928
REPLAY_LOAD: 83.81707
NON_REPLAY_LOAD: 16.953568

== Total ==
ADDR_TRANS: 10241
REPLAY_LOAD: 13746
NON_REPLAY_LOAD: 159923

== Counts ==
ADDR_TRANS: 125
REPLAY_LOAD: 164
NON_REPLAY_LOAD: 9433

cpu0->cpu0_STLB TOTAL        ACCESS:    1759395 HIT:    1754658 MISS:       4737 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1759395 HIT:    1754658 MISS:       4737 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 200.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7714819 HIT:    6731907 MISS:     982912 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6252811 HIT:    5434106 MISS:     818705 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     539192 HIT:     399293 MISS:     139899 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     914024 HIT:     897647 MISS:      16377 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8792 HIT:        861 MISS:       7931 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.87 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14473526 HIT:    8086571 MISS:    6386955 MSHR_MERGE:    1536368
cpu0->cpu0_L1I LOAD         ACCESS:   14473526 HIT:    8086571 MISS:    6386955 MSHR_MERGE:    1536368
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29925801 HIT:   26590753 MISS:    3335048 MSHR_MERGE:    1384806
cpu0->cpu0_L1D LOAD         ACCESS:   16886994 HIT:   15147020 MISS:    1739974 MSHR_MERGE:     337721
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13029002 HIT:   11442731 MISS:    1586271 MSHR_MERGE:    1047074
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9805 HIT:       1002 MISS:       8803 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.86 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12100356 HIT:   10367230 MISS:    1733126 MSHR_MERGE:     871126
cpu0->cpu0_ITLB LOAD         ACCESS:   12100356 HIT:   10367230 MISS:    1733126 MSHR_MERGE:     871126
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.085 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28308267 HIT:   27110445 MISS:    1197822 MSHR_MERGE:     300427
cpu0->cpu0_DTLB LOAD         ACCESS:   28308267 HIT:   27110445 MISS:    1197822 MSHR_MERGE:     300427
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.985 cycles
cpu0->LLC TOTAL        ACCESS:    1183533 HIT:    1115572 MISS:      67961 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     818705 HIT:     792344 MISS:      26361 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     139899 HIT:     102675 MISS:      37224 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     216998 HIT:     216657 MISS:        341 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7931 HIT:       3896 MISS:       4035 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 123.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3185
  ROW_BUFFER_MISS:      64432
  AVG DBUS CONGESTED CYCLE: 3.577
Channel 0 WQ ROW_BUFFER_HIT:       1596
  ROW_BUFFER_MISS:      33777
  FULL:          0
Channel 0 REFRESHES ISSUED:       7093

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534565       400155        78275         4747
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          213          288          223
  STLB miss resolved @ L2C                0          104          116          469          158
  STLB miss resolved @ LLC                0          246          431         2030          864
  STLB miss resolved @ MEM                0            3          203         1976         2287

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157386        50227      1144163       121646          497
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          169          103           29
  STLB miss resolved @ L2C                0          124          161           33            6
  STLB miss resolved @ LLC                0           63          188          447           51
  STLB miss resolved @ MEM                0            1           86          250           74
[2025-09-17 01:47:15] END   suite=qualcomm_srv trace=srv123_ap (rc=0)
