ARM Simulator

Read 105 words from program into memory.

ARM-SIM> 
Simulating for 808 cycles...

[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=0, MISS_PC=0x0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x0, redirect_block=0x400000, blocks_differ=1
[FETCH] -> cache_check(0x400000) = MISS
[FETCH] -> starting new miss at 0x400000, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x400000
[FETCH] -> predicted_pc=0x400004, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400004, fetch_pc=0x400004, NEXT_PC=0x400004, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x400004) = HIT
[FETCH] -> cache HIT, fetched from 0x400004, predicted_pc=0x400008, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400008, fetch_pc=0x400008, NEXT_PC=0x400008, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x400008) = HIT
[FETCH] -> cache HIT, fetched from 0x400008, predicted_pc=0x40000c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400000, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40000c, fetch_pc=0x400014, NEXT_PC=0x400014, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=1, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x400014) = HIT
[FETCH] -> cache HIT, fetched from 0x400014, predicted_pc=0x400018, CLEAR_DE=1
[FETCH] -> CLEAR_DE set, NOT setting NEXT_PC or IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400004, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400014, fetch_pc=0x400014, NEXT_PC=0x400014, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x400014) = HIT
[FETCH] -> cache HIT, fetched from 0x400014, predicted_pc=0x400018, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400018, fetch_pc=0x400018, NEXT_PC=0x400018, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x400018) = HIT
[FETCH] -> cache HIT, fetched from 0x400018, predicted_pc=0x40001c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40001c, fetch_pc=0x40001c, NEXT_PC=0x40001c, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x40001c) = HIT
[FETCH] -> cache HIT, fetched from 0x40001c, predicted_pc=0x400020, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400014, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400020, blocks_differ=1
[FETCH] -> cache_check(0x400020) = MISS
[FETCH] -> starting new miss at 0x400020, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400018, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=50, CLEAR_DE=1, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] *** CRITICAL: ICACHE_MISS=1 AND CLEAR_DE=1 simultaneously! ***
[FETCH] *** miss_block=0x400020, redirect_block=0x400020, same_block=1 ***
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40001c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400020, fetch_pc=0x400020, NEXT_PC=0x400020, ICACHE_MISS=1, MISS_PC=0x400020, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x400020
[FETCH] -> predicted_pc=0x400024, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400024, fetch_pc=0x400024, NEXT_PC=0x400024, ICACHE_MISS=0, MISS_PC=0x400020, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> cache_check(0x400024) = HIT
[FETCH] -> cache HIT, fetched from 0x400024, predicted_pc=0x400028, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400028, fetch_pc=0x400028, NEXT_PC=0x400028, ICACHE_MISS=0, MISS_PC=0x400020, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> cache_check(0x400028) = HIT
[FETCH] -> cache HIT, fetched from 0x400028, predicted_pc=0x40002c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400020, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40002c, fetch_pc=0x400034, NEXT_PC=0x400034, ICACHE_MISS=0, MISS_PC=0x400020, MISS_CYCLES=0, CLEAR_DE=1, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> cache_check(0x400034) = HIT
[FETCH] -> cache HIT, fetched from 0x400034, predicted_pc=0x400038, CLEAR_DE=1
[FETCH] -> CLEAR_DE set, NOT setting NEXT_PC or IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400024, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400034, fetch_pc=0x400034, NEXT_PC=0x400034, ICACHE_MISS=0, MISS_PC=0x400020, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> cache_check(0x400034) = HIT
[FETCH] -> cache HIT, fetched from 0x400034, predicted_pc=0x400038, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400038, fetch_pc=0x400038, NEXT_PC=0x400038, ICACHE_MISS=0, MISS_PC=0x400020, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> cache_check(0x400038) = HIT
[FETCH] -> cache HIT, fetched from 0x400038, predicted_pc=0x40003c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40003c, fetch_pc=0x40003c, NEXT_PC=0x40003c, ICACHE_MISS=0, MISS_PC=0x400020, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400020, blocks_differ=0
[FETCH] -> cache_check(0x40003c) = HIT
[FETCH] -> cache HIT, fetched from 0x40003c, predicted_pc=0x400040, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400034, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=0, MISS_PC=0x400020, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400020, redirect_block=0x400040, blocks_differ=1
[FETCH] -> cache_check(0x400040) = MISS
[FETCH] -> starting new miss at 0x400040, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400038, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40003c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400040, fetch_pc=0x400040, NEXT_PC=0x400040, ICACHE_MISS=1, MISS_PC=0x400040, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x400040
[FETCH] -> predicted_pc=0x400044, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400044, fetch_pc=0x400044, NEXT_PC=0x400044, ICACHE_MISS=0, MISS_PC=0x400040, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> cache_check(0x400044) = HIT
[FETCH] -> cache HIT, fetched from 0x400044, predicted_pc=0x400048, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400048, fetch_pc=0x400048, NEXT_PC=0x400048, ICACHE_MISS=0, MISS_PC=0x400040, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> cache_check(0x400048) = HIT
[FETCH] -> cache HIT, fetched from 0x400048, predicted_pc=0x40004c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400040, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40004c, fetch_pc=0x40004c, NEXT_PC=0x40004c, ICACHE_MISS=0, MISS_PC=0x400040, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> cache_check(0x40004c) = HIT
[FETCH] -> cache HIT, fetched from 0x40004c, predicted_pc=0x400050, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400044, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400050, fetch_pc=0x400050, NEXT_PC=0x400050, ICACHE_MISS=0, MISS_PC=0x400040, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> cache_check(0x400050) = HIT
[FETCH] -> cache HIT, fetched from 0x400050, predicted_pc=0x400054, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400048, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400054, fetch_pc=0x400054, NEXT_PC=0x400054, ICACHE_MISS=0, MISS_PC=0x400040, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> cache_check(0x400054) = HIT
[FETCH] -> cache HIT, fetched from 0x400054, predicted_pc=0x400058, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40004c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400058, fetch_pc=0x400058, NEXT_PC=0x400058, ICACHE_MISS=0, MISS_PC=0x400040, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> cache_check(0x400058) = HIT
[FETCH] -> cache HIT, fetched from 0x400058, predicted_pc=0x40005c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400050, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40005c, fetch_pc=0x40005c, NEXT_PC=0x40005c, ICACHE_MISS=0, MISS_PC=0x400040, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400040, blocks_differ=0
[FETCH] -> cache_check(0x40005c) = HIT
[FETCH] -> cache HIT, fetched from 0x40005c, predicted_pc=0x400060, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400054, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=0, MISS_PC=0x400040, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400040, redirect_block=0x400060, blocks_differ=1
[FETCH] -> cache_check(0x400060) = MISS
[FETCH] -> starting new miss at 0x400060, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400058, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40005c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400060, fetch_pc=0x400060, NEXT_PC=0x400060, ICACHE_MISS=1, MISS_PC=0x400060, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x400060
[FETCH] -> predicted_pc=0x400064, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400064, fetch_pc=0x400064, NEXT_PC=0x400064, ICACHE_MISS=0, MISS_PC=0x400060, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> cache_check(0x400064) = HIT
[FETCH] -> cache HIT, fetched from 0x400064, predicted_pc=0x400068, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400068, fetch_pc=0x400068, NEXT_PC=0x400068, ICACHE_MISS=0, MISS_PC=0x400060, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> cache_check(0x400068) = HIT
[FETCH] -> cache HIT, fetched from 0x400068, predicted_pc=0x40006c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400060, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40006c, fetch_pc=0x40006c, NEXT_PC=0x40006c, ICACHE_MISS=0, MISS_PC=0x400060, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> cache_check(0x40006c) = HIT
[FETCH] -> cache HIT, fetched from 0x40006c, predicted_pc=0x400070, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400064, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400070, fetch_pc=0x400070, NEXT_PC=0x400070, ICACHE_MISS=0, MISS_PC=0x400060, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> cache_check(0x400070) = HIT
[FETCH] -> cache HIT, fetched from 0x400070, predicted_pc=0x400074, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400068, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400074, fetch_pc=0x400074, NEXT_PC=0x400074, ICACHE_MISS=0, MISS_PC=0x400060, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> cache_check(0x400074) = HIT
[FETCH] -> cache HIT, fetched from 0x400074, predicted_pc=0x400078, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40006c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400078, fetch_pc=0x400078, NEXT_PC=0x400078, ICACHE_MISS=0, MISS_PC=0x400060, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> cache_check(0x400078) = HIT
[FETCH] -> cache HIT, fetched from 0x400078, predicted_pc=0x40007c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400070, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40007c, fetch_pc=0x40007c, NEXT_PC=0x40007c, ICACHE_MISS=0, MISS_PC=0x400060, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400060, blocks_differ=0
[FETCH] -> cache_check(0x40007c) = HIT
[FETCH] -> cache HIT, fetched from 0x40007c, predicted_pc=0x400080, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400074, NOP=0, LOAD=0, STORE=1
[MEM] D-cache MISS at addr 0x10000000, starting 50 cycle stall
[FETCH] pipe.PC=0x400080, fetch_pc=0x400080, NEXT_PC=0x400080, ICACHE_MISS=0, MISS_PC=0x400060, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400060, redirect_block=0x400080, blocks_differ=1
[FETCH] -> cache_check(0x400080) = MISS
[FETCH] -> starting new miss at 0x400080, 50 cycles
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=50
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 49 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=49
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 48 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=48
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 47 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=47
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 46 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=46
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 45 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=45
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 44 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=44
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 43 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=43
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 42 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=42
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 41 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=41
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 40 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=40
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 39 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=39
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 38 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=38
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 37 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=37
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 36 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=36
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 35 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=35
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 34 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=34
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 33 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=33
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 32 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=32
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 31 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=31
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 30 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=30
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 29 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=29
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 28 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=28
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 27 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=27
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 26 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=26
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 25 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=25
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 24 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=24
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 23 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=23
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 22 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=22
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 21 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=21
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 20 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=20
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 19 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=19
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 18 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=18
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 17 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=17
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 16 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=16
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 15 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=15
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 14 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=14
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 13 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=13
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 12 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=12
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 11 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=11
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 10 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=10
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 9 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=9
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 8 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=8
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 7 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=7
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 6 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=6
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 5 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=5
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 4 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=4
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 3 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=3
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 2 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=2
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 1 remaining
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=1
[MEM] Using STALLED_OP, PC=0x400074, LOAD=0, STORE=1, addr=0x10000000
[MEM] D-cache miss RESOLVED, inserting block for addr 0x10000000
[MEM] STUR_64: writing 0xa to address 0x10000000
[FETCH] (dcache stall) ICACHE_MISS countdown: 0 remaining
[FETCH] (dcache stall) ICACHE_MISS resolved, inserting block
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400078, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400080, fetch_pc=0x400080, NEXT_PC=0x400080, ICACHE_MISS=0, MISS_PC=0x400080, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400080, redirect_block=0x400080, blocks_differ=0
[FETCH] -> cache_check(0x400080) = HIT
[FETCH] -> cache HIT, fetched from 0x400080, predicted_pc=0x400084, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40007c, NOP=0, LOAD=0, STORE=1
[MEM] STUR_64: writing 0x2 to address 0x10000010
[FETCH] pipe.PC=0x400084, fetch_pc=0x400084, NEXT_PC=0x400084, ICACHE_MISS=0, MISS_PC=0x400080, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400080, redirect_block=0x400080, blocks_differ=0
[FETCH] -> cache_check(0x400084) = HIT
[FETCH] -> cache HIT, fetched from 0x400084, predicted_pc=0x400088, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[DECODE] Checking hazard: DE_to_EX_PREV.PC=0x400080, LOAD=1, RT_REG=13
[DECODE] Current instruction PC=0x400084, RN_REG=1, RM_REG=0
[FETCH] pipe.PC=0x400088, fetch_pc=0x400088, NEXT_PC=0x400088, ICACHE_MISS=0, MISS_PC=0x400080, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400080, redirect_block=0x400080, blocks_differ=0
[FETCH] -> cache_check(0x400088) = HIT
[FETCH] -> cache HIT, fetched from 0x400088, predicted_pc=0x40008c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400080, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000000
[MEM] LDUR_64: got value 0xa
[DECODE] Checking hazard: DE_to_EX_PREV.PC=0x400084, LOAD=1, RT_REG=14
[DECODE] Current instruction PC=0x400088, RN_REG=0, RM_REG=0
[FETCH] pipe.PC=0x40008c, fetch_pc=0x40008c, NEXT_PC=0x40008c, ICACHE_MISS=0, MISS_PC=0x400080, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400080, redirect_block=0x400080, blocks_differ=0
[FETCH] -> cache_check(0x40008c) = HIT
[FETCH] -> cache HIT, fetched from 0x40008c, predicted_pc=0x400090, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400084, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000010
[MEM] LDUR_64: got value 0x2
[FETCH] pipe.PC=0x400090, fetch_pc=0x400090, NEXT_PC=0x400090, ICACHE_MISS=0, MISS_PC=0x400080, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400080, redirect_block=0x400080, blocks_differ=0
[FETCH] -> cache_check(0x400090) = HIT
[FETCH] -> cache HIT, fetched from 0x400090, predicted_pc=0x400094, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400088, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400094, fetch_pc=0x400094, NEXT_PC=0x400094, ICACHE_MISS=0, MISS_PC=0x400080, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400080, redirect_block=0x400080, blocks_differ=0
[FETCH] -> cache_check(0x400094) = HIT
[FETCH] -> cache HIT, fetched from 0x400094, predicted_pc=0x400098, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40008c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400098, fetch_pc=0x400098, NEXT_PC=0x400098, ICACHE_MISS=0, MISS_PC=0x400080, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400080, redirect_block=0x400080, blocks_differ=0
[FETCH] -> cache_check(0x400098) = HIT
[FETCH] -> cache HIT, fetched from 0x400098, predicted_pc=0x40009c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400090, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40009c, fetch_pc=0x40009c, NEXT_PC=0x40009c, ICACHE_MISS=0, MISS_PC=0x400080, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400080, redirect_block=0x400080, blocks_differ=0
[FETCH] -> cache_check(0x40009c) = HIT
[FETCH] -> cache HIT, fetched from 0x40009c, predicted_pc=0x4000a0, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400094, NOP=0, LOAD=0, STORE=1
[MEM] STUR_64: writing 0x1234 to address 0x10000000
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=0, MISS_PC=0x400080, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400080, redirect_block=0x4000a0, blocks_differ=1
[FETCH] -> cache_check(0x4000a0) = MISS
[FETCH] -> starting new miss at 0x4000a0, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400098, NOP=0, LOAD=0, STORE=1
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40009c, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000000
[MEM] LDUR_64: got value 0x34000000001234
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a0, fetch_pc=0x4000a0, NEXT_PC=0x4000a0, ICACHE_MISS=1, MISS_PC=0x4000a0, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x4000a0
[FETCH] -> predicted_pc=0x4000a4, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000a4, fetch_pc=0x4000a4, NEXT_PC=0x4000a4, ICACHE_MISS=0, MISS_PC=0x4000a0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> cache_check(0x4000a4) = HIT
[FETCH] -> cache HIT, fetched from 0x4000a4, predicted_pc=0x4000a8, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[DECODE] Checking hazard: DE_to_EX_PREV.PC=0x4000a0, LOAD=1, RT_REG=14
[DECODE] Current instruction PC=0x4000a4, RN_REG=0, RM_REG=0
[FETCH] pipe.PC=0x4000a8, fetch_pc=0x4000a8, NEXT_PC=0x4000a8, ICACHE_MISS=0, MISS_PC=0x4000a0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> cache_check(0x4000a8) = HIT
[FETCH] -> cache HIT, fetched from 0x4000a8, predicted_pc=0x4000ac, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000a0, NOP=0, LOAD=1, STORE=0
[FETCH] pipe.PC=0x4000ac, fetch_pc=0x4000ac, NEXT_PC=0x4000ac, ICACHE_MISS=0, MISS_PC=0x4000a0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> cache_check(0x4000ac) = HIT
[FETCH] -> cache HIT, fetched from 0x4000ac, predicted_pc=0x4000b0, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000a4, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000b0, fetch_pc=0x4000b0, NEXT_PC=0x4000b0, ICACHE_MISS=0, MISS_PC=0x4000a0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> cache_check(0x4000b0) = HIT
[FETCH] -> cache HIT, fetched from 0x4000b0, predicted_pc=0x4000b4, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000a8, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000b4, fetch_pc=0x4000b4, NEXT_PC=0x4000b4, ICACHE_MISS=0, MISS_PC=0x4000a0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> cache_check(0x4000b4) = HIT
[FETCH] -> cache HIT, fetched from 0x4000b4, predicted_pc=0x4000b8, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000ac, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000b8, fetch_pc=0x4000b8, NEXT_PC=0x4000b8, ICACHE_MISS=0, MISS_PC=0x4000a0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> cache_check(0x4000b8) = HIT
[FETCH] -> cache HIT, fetched from 0x4000b8, predicted_pc=0x4000bc, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000b0, NOP=0, LOAD=0, STORE=1
[MEM] STUR_64: writing 0x1234 to address 0x10000000
[FETCH] pipe.PC=0x4000bc, fetch_pc=0x4000bc, NEXT_PC=0x4000bc, ICACHE_MISS=0, MISS_PC=0x4000a0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000a0, blocks_differ=0
[FETCH] -> cache_check(0x4000bc) = HIT
[FETCH] -> cache HIT, fetched from 0x4000bc, predicted_pc=0x4000c0, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000b4, NOP=0, LOAD=0, STORE=1
[DECODE] Checking hazard: DE_to_EX_PREV.PC=0x4000b8, LOAD=1, RT_REG=13
[DECODE] Current instruction PC=0x4000bc, RN_REG=1, RM_REG=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=0, MISS_PC=0x4000a0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000a0, redirect_block=0x4000c0, blocks_differ=1
[FETCH] -> cache_check(0x4000c0) = MISS
[FETCH] -> starting new miss at 0x4000c0, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000b8, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000000
[MEM] LDUR_64: got value 0x1234000000001234
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000bc, NOP=0, LOAD=1, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c0, fetch_pc=0x4000c0, NEXT_PC=0x4000c0, ICACHE_MISS=1, MISS_PC=0x4000c0, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x4000c0
[FETCH] -> predicted_pc=0x4000c4, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c4, fetch_pc=0x4000c4, NEXT_PC=0x4000c4, ICACHE_MISS=0, MISS_PC=0x4000c0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> cache_check(0x4000c4) = HIT
[FETCH] -> cache HIT, fetched from 0x4000c4, predicted_pc=0x4000c8, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000c8, fetch_pc=0x4000c8, NEXT_PC=0x4000c8, ICACHE_MISS=0, MISS_PC=0x4000c0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> cache_check(0x4000c8) = HIT
[FETCH] -> cache HIT, fetched from 0x4000c8, predicted_pc=0x4000cc, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000c0, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000cc, fetch_pc=0x4000cc, NEXT_PC=0x4000cc, ICACHE_MISS=0, MISS_PC=0x4000c0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> cache_check(0x4000cc) = HIT
[FETCH] -> cache HIT, fetched from 0x4000cc, predicted_pc=0x4000d0, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000c4, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000d0, fetch_pc=0x4000d0, NEXT_PC=0x4000d0, ICACHE_MISS=0, MISS_PC=0x4000c0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> cache_check(0x4000d0) = HIT
[FETCH] -> cache HIT, fetched from 0x4000d0, predicted_pc=0x4000d4, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000c8, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000d4, fetch_pc=0x4000d4, NEXT_PC=0x4000d4, ICACHE_MISS=0, MISS_PC=0x4000c0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> cache_check(0x4000d4) = HIT
[FETCH] -> cache HIT, fetched from 0x4000d4, predicted_pc=0x4000d8, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000cc, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000d8, fetch_pc=0x4000d8, NEXT_PC=0x4000d8, ICACHE_MISS=0, MISS_PC=0x4000c0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> cache_check(0x4000d8) = HIT
[FETCH] -> cache HIT, fetched from 0x4000d8, predicted_pc=0x4000dc, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000d0, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000dc, fetch_pc=0x4000dc, NEXT_PC=0x4000dc, ICACHE_MISS=0, MISS_PC=0x4000c0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000c0, blocks_differ=0
[FETCH] -> cache_check(0x4000dc) = HIT
[FETCH] -> cache HIT, fetched from 0x4000dc, predicted_pc=0x4000e0, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000d4, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=0, MISS_PC=0x4000c0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000c0, redirect_block=0x4000e0, blocks_differ=1
[FETCH] -> cache_check(0x4000e0) = MISS
[FETCH] -> starting new miss at 0x4000e0, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000d8, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000dc, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e0, fetch_pc=0x4000e0, NEXT_PC=0x4000e0, ICACHE_MISS=1, MISS_PC=0x4000e0, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x4000e0
[FETCH] -> predicted_pc=0x4000e4, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e4, fetch_pc=0x4000e4, NEXT_PC=0x4000e4, ICACHE_MISS=0, MISS_PC=0x4000e0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> cache_check(0x4000e4) = HIT
[FETCH] -> cache HIT, fetched from 0x4000e4, predicted_pc=0x4000e8, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000e8, fetch_pc=0x4000e8, NEXT_PC=0x4000e8, ICACHE_MISS=0, MISS_PC=0x4000e0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> cache_check(0x4000e8) = HIT
[FETCH] -> cache HIT, fetched from 0x4000e8, predicted_pc=0x4000ec, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000e0, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000ec, fetch_pc=0x4000ec, NEXT_PC=0x4000ec, ICACHE_MISS=0, MISS_PC=0x4000e0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> cache_check(0x4000ec) = HIT
[FETCH] -> cache HIT, fetched from 0x4000ec, predicted_pc=0x4000f0, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000e4, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000f0, fetch_pc=0x4000f0, NEXT_PC=0x4000f0, ICACHE_MISS=0, MISS_PC=0x4000e0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> cache_check(0x4000f0) = HIT
[FETCH] -> cache HIT, fetched from 0x4000f0, predicted_pc=0x4000f4, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000e8, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000f4, fetch_pc=0x4000f4, NEXT_PC=0x4000f4, ICACHE_MISS=0, MISS_PC=0x4000e0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> cache_check(0x4000f4) = HIT
[FETCH] -> cache HIT, fetched from 0x4000f4, predicted_pc=0x4000f8, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000ec, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000f8, fetch_pc=0x4000f8, NEXT_PC=0x4000f8, ICACHE_MISS=0, MISS_PC=0x4000e0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> cache_check(0x4000f8) = HIT
[FETCH] -> cache HIT, fetched from 0x4000f8, predicted_pc=0x4000fc, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000f0, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4000fc, fetch_pc=0x4000fc, NEXT_PC=0x4000fc, ICACHE_MISS=0, MISS_PC=0x4000e0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x4000e0, blocks_differ=0
[FETCH] -> cache_check(0x4000fc) = HIT
[FETCH] -> cache HIT, fetched from 0x4000fc, predicted_pc=0x400100, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000f4, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=0, MISS_PC=0x4000e0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4000e0, redirect_block=0x400100, blocks_differ=1
[FETCH] -> cache_check(0x400100) = MISS
[FETCH] -> starting new miss at 0x400100, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000f8, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4000fc, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400100, fetch_pc=0x400100, NEXT_PC=0x400100, ICACHE_MISS=1, MISS_PC=0x400100, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x400100
[FETCH] -> predicted_pc=0x400104, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400104, fetch_pc=0x400104, NEXT_PC=0x400104, ICACHE_MISS=0, MISS_PC=0x400100, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> cache_check(0x400104) = HIT
[FETCH] -> cache HIT, fetched from 0x400104, predicted_pc=0x400108, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400108, fetch_pc=0x400108, NEXT_PC=0x400108, ICACHE_MISS=0, MISS_PC=0x400100, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> cache_check(0x400108) = HIT
[FETCH] -> cache HIT, fetched from 0x400108, predicted_pc=0x40010c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400100, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40010c, fetch_pc=0x40010c, NEXT_PC=0x40010c, ICACHE_MISS=0, MISS_PC=0x400100, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> cache_check(0x40010c) = HIT
[FETCH] -> cache HIT, fetched from 0x40010c, predicted_pc=0x400110, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400104, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400110, fetch_pc=0x400110, NEXT_PC=0x400110, ICACHE_MISS=0, MISS_PC=0x400100, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> cache_check(0x400110) = HIT
[FETCH] -> cache HIT, fetched from 0x400110, predicted_pc=0x400114, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400108, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400114, fetch_pc=0x400114, NEXT_PC=0x400114, ICACHE_MISS=0, MISS_PC=0x400100, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> cache_check(0x400114) = HIT
[FETCH] -> cache HIT, fetched from 0x400114, predicted_pc=0x400118, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40010c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400118, fetch_pc=0x400118, NEXT_PC=0x400118, ICACHE_MISS=0, MISS_PC=0x400100, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> cache_check(0x400118) = HIT
[FETCH] -> cache HIT, fetched from 0x400118, predicted_pc=0x40011c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400110, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40011c, fetch_pc=0x40011c, NEXT_PC=0x40011c, ICACHE_MISS=0, MISS_PC=0x400100, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400100, blocks_differ=0
[FETCH] -> cache_check(0x40011c) = HIT
[FETCH] -> cache HIT, fetched from 0x40011c, predicted_pc=0x400120, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400114, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=0, MISS_PC=0x400100, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400100, redirect_block=0x400120, blocks_differ=1
[FETCH] -> cache_check(0x400120) = MISS
[FETCH] -> starting new miss at 0x400120, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400118, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40011c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400120, fetch_pc=0x400120, NEXT_PC=0x400120, ICACHE_MISS=1, MISS_PC=0x400120, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x400120
[FETCH] -> predicted_pc=0x400124, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400124, fetch_pc=0x400124, NEXT_PC=0x400124, ICACHE_MISS=0, MISS_PC=0x400120, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> cache_check(0x400124) = HIT
[FETCH] -> cache HIT, fetched from 0x400124, predicted_pc=0x400128, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400128, fetch_pc=0x400128, NEXT_PC=0x400128, ICACHE_MISS=0, MISS_PC=0x400120, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> cache_check(0x400128) = HIT
[FETCH] -> cache HIT, fetched from 0x400128, predicted_pc=0x40012c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400120, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40012c, fetch_pc=0x40012c, NEXT_PC=0x40012c, ICACHE_MISS=0, MISS_PC=0x400120, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> cache_check(0x40012c) = HIT
[FETCH] -> cache HIT, fetched from 0x40012c, predicted_pc=0x400130, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400124, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400130, fetch_pc=0x400130, NEXT_PC=0x400130, ICACHE_MISS=0, MISS_PC=0x400120, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> cache_check(0x400130) = HIT
[FETCH] -> cache HIT, fetched from 0x400130, predicted_pc=0x400134, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400128, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400134, fetch_pc=0x400134, NEXT_PC=0x400134, ICACHE_MISS=0, MISS_PC=0x400120, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> cache_check(0x400134) = HIT
[FETCH] -> cache HIT, fetched from 0x400134, predicted_pc=0x400138, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40012c, NOP=0, LOAD=0, STORE=1
[MEM] STUR_64: writing 0xa to address 0x10000000
[FETCH] pipe.PC=0x400138, fetch_pc=0x400138, NEXT_PC=0x400138, ICACHE_MISS=0, MISS_PC=0x400120, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> cache_check(0x400138) = HIT
[FETCH] -> cache HIT, fetched from 0x400138, predicted_pc=0x40013c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400130, NOP=0, LOAD=0, STORE=1
[MEM] STUR_64: writing 0x2174 to address 0x1000000c
[FETCH] pipe.PC=0x40013c, fetch_pc=0x40013c, NEXT_PC=0x40013c, ICACHE_MISS=0, MISS_PC=0x400120, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400120, blocks_differ=0
[FETCH] -> cache_check(0x40013c) = HIT
[FETCH] -> cache HIT, fetched from 0x40013c, predicted_pc=0x400140, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400134, NOP=0, LOAD=0, STORE=1
[MEM] STUR_64: writing 0x30 to address 0x10000010
[DECODE] Checking hazard: DE_to_EX_PREV.PC=0x400138, LOAD=1, RT_REG=13
[DECODE] Current instruction PC=0x40013c, RN_REG=1, RM_REG=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=0, MISS_PC=0x400120, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400120, redirect_block=0x400140, blocks_differ=1
[FETCH] -> cache_check(0x400140) = MISS
[FETCH] -> starting new miss at 0x400140, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400138, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000000
[MEM] LDUR_64: got value 0xa
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40013c, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000010
[MEM] LDUR_64: got value 0x30
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400140, fetch_pc=0x400140, NEXT_PC=0x400140, ICACHE_MISS=1, MISS_PC=0x400140, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x400140
[FETCH] -> predicted_pc=0x400144, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400144, fetch_pc=0x400144, NEXT_PC=0x400144, ICACHE_MISS=0, MISS_PC=0x400140, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> cache_check(0x400144) = HIT
[FETCH] -> cache HIT, fetched from 0x400144, predicted_pc=0x400148, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400148, fetch_pc=0x400148, NEXT_PC=0x400148, ICACHE_MISS=0, MISS_PC=0x400140, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> cache_check(0x400148) = HIT
[FETCH] -> cache HIT, fetched from 0x400148, predicted_pc=0x40014c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400140, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40014c, fetch_pc=0x40014c, NEXT_PC=0x40014c, ICACHE_MISS=0, MISS_PC=0x400140, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> cache_check(0x40014c) = HIT
[FETCH] -> cache HIT, fetched from 0x40014c, predicted_pc=0x400150, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400144, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400150, fetch_pc=0x400150, NEXT_PC=0x400150, ICACHE_MISS=0, MISS_PC=0x400140, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> cache_check(0x400150) = HIT
[FETCH] -> cache HIT, fetched from 0x400150, predicted_pc=0x400154, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400148, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400154, fetch_pc=0x400154, NEXT_PC=0x400154, ICACHE_MISS=0, MISS_PC=0x400140, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> cache_check(0x400154) = HIT
[FETCH] -> cache HIT, fetched from 0x400154, predicted_pc=0x400158, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40014c, NOP=0, LOAD=0, STORE=1
[MEM] STUR_64: writing 0x1234 to address 0x10000000
[FETCH] pipe.PC=0x400158, fetch_pc=0x400158, NEXT_PC=0x400158, ICACHE_MISS=0, MISS_PC=0x400140, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> cache_check(0x400158) = HIT
[FETCH] -> cache HIT, fetched from 0x400158, predicted_pc=0x40015c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400150, NOP=0, LOAD=0, STORE=1
[DECODE] Checking hazard: DE_to_EX_PREV.PC=0x400154, LOAD=1, RT_REG=13
[DECODE] Current instruction PC=0x400158, RN_REG=1, RM_REG=0
[FETCH] pipe.PC=0x40015c, fetch_pc=0x40015c, NEXT_PC=0x40015c, ICACHE_MISS=0, MISS_PC=0x400140, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400140, blocks_differ=0
[FETCH] -> cache_check(0x40015c) = HIT
[FETCH] -> cache HIT, fetched from 0x40015c, predicted_pc=0x400160, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400154, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000000
[MEM] LDUR_64: got value 0x34000000001234
[DECODE] Checking hazard: DE_to_EX_PREV.PC=0x400158, LOAD=1, RT_REG=14
[DECODE] Current instruction PC=0x40015c, RN_REG=1, RM_REG=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=0, MISS_PC=0x400140, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400140, redirect_block=0x400160, blocks_differ=1
[FETCH] -> cache_check(0x400160) = MISS
[FETCH] -> starting new miss at 0x400160, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400158, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000004
[MEM] LDUR_64: got value 0x340000
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40015c, NOP=0, LOAD=1, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400160, fetch_pc=0x400160, NEXT_PC=0x400160, ICACHE_MISS=1, MISS_PC=0x400160, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x400160
[FETCH] -> predicted_pc=0x400164, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400164, fetch_pc=0x400164, NEXT_PC=0x400164, ICACHE_MISS=0, MISS_PC=0x400160, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> cache_check(0x400164) = HIT
[FETCH] -> cache HIT, fetched from 0x400164, predicted_pc=0x400168, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400168, fetch_pc=0x400168, NEXT_PC=0x400168, ICACHE_MISS=0, MISS_PC=0x400160, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> cache_check(0x400168) = HIT
[FETCH] -> cache HIT, fetched from 0x400168, predicted_pc=0x40016c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400160, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40016c, fetch_pc=0x40016c, NEXT_PC=0x40016c, ICACHE_MISS=0, MISS_PC=0x400160, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> cache_check(0x40016c) = HIT
[FETCH] -> cache HIT, fetched from 0x40016c, predicted_pc=0x400170, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400164, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400170, fetch_pc=0x400170, NEXT_PC=0x400170, ICACHE_MISS=0, MISS_PC=0x400160, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> cache_check(0x400170) = HIT
[FETCH] -> cache HIT, fetched from 0x400170, predicted_pc=0x400174, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400168, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400174, fetch_pc=0x400174, NEXT_PC=0x400174, ICACHE_MISS=0, MISS_PC=0x400160, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> cache_check(0x400174) = HIT
[FETCH] -> cache HIT, fetched from 0x400174, predicted_pc=0x400178, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40016c, NOP=0, LOAD=0, STORE=1
[MEM] STUR_64: writing 0x1234 to address 0x10000000
[FETCH] pipe.PC=0x400178, fetch_pc=0x400178, NEXT_PC=0x400178, ICACHE_MISS=0, MISS_PC=0x400160, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> cache_check(0x400178) = HIT
[FETCH] -> cache HIT, fetched from 0x400178, predicted_pc=0x40017c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400170, NOP=0, LOAD=0, STORE=1
[DECODE] Checking hazard: DE_to_EX_PREV.PC=0x400174, LOAD=1, RT_REG=13
[DECODE] Current instruction PC=0x400178, RN_REG=1, RM_REG=0
[FETCH] pipe.PC=0x40017c, fetch_pc=0x40017c, NEXT_PC=0x40017c, ICACHE_MISS=0, MISS_PC=0x400160, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400160, blocks_differ=0
[FETCH] -> cache_check(0x40017c) = HIT
[FETCH] -> cache HIT, fetched from 0x40017c, predicted_pc=0x400180, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400174, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000000
[MEM] LDUR_64: got value 0x1234000000001234
[DECODE] Checking hazard: DE_to_EX_PREV.PC=0x400178, LOAD=1, RT_REG=14
[DECODE] Current instruction PC=0x40017c, RN_REG=0, RM_REG=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=0, MISS_PC=0x400160, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400160, redirect_block=0x400180, blocks_differ=1
[FETCH] -> cache_check(0x400180) = MISS
[FETCH] -> starting new miss at 0x400180, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400178, NOP=0, LOAD=1, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40017c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400180, fetch_pc=0x400180, NEXT_PC=0x400180, ICACHE_MISS=1, MISS_PC=0x400180, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x400180
[FETCH] -> predicted_pc=0x400184, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400184, fetch_pc=0x400184, NEXT_PC=0x400184, ICACHE_MISS=0, MISS_PC=0x400180, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> cache_check(0x400184) = HIT
[FETCH] -> cache HIT, fetched from 0x400184, predicted_pc=0x400188, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400188, fetch_pc=0x400188, NEXT_PC=0x400188, ICACHE_MISS=0, MISS_PC=0x400180, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> cache_check(0x400188) = HIT
[FETCH] -> cache HIT, fetched from 0x400188, predicted_pc=0x40018c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400180, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40018c, fetch_pc=0x40018c, NEXT_PC=0x40018c, ICACHE_MISS=0, MISS_PC=0x400180, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> cache_check(0x40018c) = HIT
[FETCH] -> cache HIT, fetched from 0x40018c, predicted_pc=0x400190, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400184, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400190, fetch_pc=0x400190, NEXT_PC=0x400190, ICACHE_MISS=0, MISS_PC=0x400180, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> cache_check(0x400190) = HIT
[FETCH] -> cache HIT, fetched from 0x400190, predicted_pc=0x400194, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400188, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400194, fetch_pc=0x400194, NEXT_PC=0x400194, ICACHE_MISS=0, MISS_PC=0x400180, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> cache_check(0x400194) = HIT
[FETCH] -> cache HIT, fetched from 0x400194, predicted_pc=0x400198, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40018c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400198, fetch_pc=0x400198, NEXT_PC=0x400198, ICACHE_MISS=0, MISS_PC=0x400180, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> cache_check(0x400198) = HIT
[FETCH] -> cache HIT, fetched from 0x400198, predicted_pc=0x40019c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400190, NOP=0, LOAD=0, STORE=1
[MEM] STUR_32: writing 0x126 to address 0x10000000
[FETCH] pipe.PC=0x40019c, fetch_pc=0x40019c, NEXT_PC=0x40019c, ICACHE_MISS=0, MISS_PC=0x400180, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x400180, blocks_differ=0
[FETCH] -> cache_check(0x40019c) = HIT
[FETCH] -> cache HIT, fetched from 0x40019c, predicted_pc=0x4001a0, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400194, NOP=0, LOAD=0, STORE=1
[MEM] STUR_64: writing 0x217400000126 to address 0x10000010
[DECODE] Checking hazard: DE_to_EX_PREV.PC=0x400198, LOAD=1, RT_REG=13
[DECODE] Current instruction PC=0x40019c, RN_REG=1, RM_REG=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=0, MISS_PC=0x400180, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400180, redirect_block=0x4001a0, blocks_differ=1
[FETCH] -> cache_check(0x4001a0) = MISS
[FETCH] -> starting new miss at 0x4001a0, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400198, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000000
[MEM] LDUR_64: got value 0x1234000000000126
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40019c, NOP=0, LOAD=1, STORE=0
[MEM] LDUR_64: reading from address 0x10000010
[MEM] LDUR_64: got value 0x217400000126
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a0, fetch_pc=0x4001a0, NEXT_PC=0x4001a0, ICACHE_MISS=1, MISS_PC=0x4001a0, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x4001a0
[FETCH] -> predicted_pc=0x4001a4, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x4001a4, fetch_pc=0x4001a4, NEXT_PC=0x4001a4, ICACHE_MISS=0, MISS_PC=0x4001a0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x4001a0, redirect_block=0x4001a0, blocks_differ=0
[FETCH] -> cache_check(0x4001a4) = HIT
[FETCH] -> cache HIT, fetched from 0x4001a4, predicted_pc=0x4001a8, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] HLT_FLAG set, returning NOP
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x4001a0, NOP=0, LOAD=0, STORE=0
[FETCH] HLT_FLAG set, returning NOP
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] HLT_FLAG set, returning NOP
ARM-SIM> 
Invalid Command
ARM-SIM> 

Current register/bus values :
-------------------------------------
Instruction Retired : 99
PC                : 0x4001a8
Registers:
X0: 0x217400000126
X1: 0x10000000
X2: 0x7
X3: 0x0
X4: 0x0
X5: 0x0
X6: 0x0
X7: 0x0
X8: 0x9
X9: 0x13
X10: 0x1234
X11: 0x20
X12: 0x30
X13: 0x1234000000000126
X14: 0x217400000126
X15: 0x34
X16: 0x42
X17: 0x0
X18: 0x0
X19: 0x0
X20: 0x0
X21: 0x0
X22: 0x0
X23: 0x0
X24: 0x0
X25: 0x0
X26: 0x0
X27: 0x0
X28: 0x10000000
X29: 0x0
X30: 0x0
X31: 0x0
FLAG_N: 0
FLAG_Z: 0
No. of Cycles: 808

ARM-SIM> 

Memory content [0x10000000..0x100000ff] :
-------------------------------------
  0x10000000 (268435456) : 0x126
  0x10000004 (268435460) : 0x12340000
  0x10000008 (268435464) : 0x0
  0x1000000c (268435468) : 0x2174
  0x10000010 (268435472) : 0x126
  0x10000014 (268435476) : 0x2174
  0x10000018 (268435480) : 0x0
  0x1000001c (268435484) : 0x0
  0x10000020 (268435488) : 0x0
  0x10000024 (268435492) : 0x0
  0x10000028 (268435496) : 0x0
  0x1000002c (268435500) : 0x0
  0x10000030 (268435504) : 0x0
  0x10000034 (268435508) : 0x0
  0x10000038 (268435512) : 0x0
  0x1000003c (268435516) : 0x0
  0x10000040 (268435520) : 0x0
  0x10000044 (268435524) : 0x0
  0x10000048 (268435528) : 0x0
  0x1000004c (268435532) : 0x0
  0x10000050 (268435536) : 0x0
  0x10000054 (268435540) : 0x0
  0x10000058 (268435544) : 0x0
  0x1000005c (268435548) : 0x0
  0x10000060 (268435552) : 0x0
  0x10000064 (268435556) : 0x0
  0x10000068 (268435560) : 0x0
  0x1000006c (268435564) : 0x0
  0x10000070 (268435568) : 0x0
  0x10000074 (268435572) : 0x0
  0x10000078 (268435576) : 0x0
  0x1000007c (268435580) : 0x0
  0x10000080 (268435584) : 0x0
  0x10000084 (268435588) : 0x0
  0x10000088 (268435592) : 0x0
  0x1000008c (268435596) : 0x0
  0x10000090 (268435600) : 0x0
  0x10000094 (268435604) : 0x0
  0x10000098 (268435608) : 0x0
  0x1000009c (268435612) : 0x0
  0x100000a0 (268435616) : 0x0
  0x100000a4 (268435620) : 0x0
  0x100000a8 (268435624) : 0x0
  0x100000ac (268435628) : 0x0
  0x100000b0 (268435632) : 0x0
  0x100000b4 (268435636) : 0x0
  0x100000b8 (268435640) : 0x0
  0x100000bc (268435644) : 0x0
  0x100000c0 (268435648) : 0x0
  0x100000c4 (268435652) : 0x0
  0x100000c8 (268435656) : 0x0
  0x100000cc (268435660) : 0x0
  0x100000d0 (268435664) : 0x0
  0x100000d4 (268435668) : 0x0
  0x100000d8 (268435672) : 0x0
  0x100000dc (268435676) : 0x0
  0x100000e0 (268435680) : 0x0
  0x100000e4 (268435684) : 0x0
  0x100000e8 (268435688) : 0x0
  0x100000ec (268435692) : 0x0
  0x100000f0 (268435696) : 0x0
  0x100000f4 (268435700) : 0x0
  0x100000f8 (268435704) : 0x0
  0x100000fc (268435708) : 0x0

ARM-SIM> 