// Seed: 2264529639
module module_0;
  assign id_1 = 1;
  always @(*)
    if (1) begin
      if (id_1) @(posedge 1) if (id_1) disable id_2;
      id_2 <= id_1;
    end else id_1 <= 1;
  logic [7:0] id_3;
  id_4(
      .id_0(1), .id_1(~1)
  );
  assign id_1 = id_3[1];
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    output tri0 id_9,
    output tri0 id_10
);
  tri0 id_12 = id_1;
  id_13 :
  assert property (@(1) id_4 & id_3)
  else id_13 <= 1;
  module_0();
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
