Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:41:18 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/preprocess/post_route_timing.rpt
| Design       : preprocess
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
b[30]                          infinity                       inf           
b[30]                          bisnan                         inf           
a[14]                          aisnan                         inf           
a[24]                          aisdenorm                      inf           
b[14]                          bisdenorm                      inf           
b[24]                          zero                           inf           
a[31]                          sign                           inf           
control[0]                     roundmode[0]                   inf           
control[1]                     roundmode[1]                   inf           



