

================================================================
== Vivado HLS Report for 'MotorCtrl_clockDividerThread'
================================================================
* Date:           Wed May 20 15:18:45 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        MotorControl
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      2.52|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|     72|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     34|
|Register         |        -|      -|      4|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      4|    106|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |MotorCtrl_dividerCount_V_assig_fu_122_p2  |     +    |      0|  0|  32|          32|           1|
    |tmp_7_fu_129_p2                           |   icmp   |      0|  0|  40|          32|           5|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  72|          64|           6|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |MotorCtrl_dividerCount_V_o  |  32|          3|   32|         96|
    |MotorCtrl_pwmClock_V        |   1|          3|    1|          3|
    |ap_NS_fsm                   |   1|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  34|          9|   34|        102|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  3|   0|    3|          0|
    |tmp_7_reg_135  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs | MotorCtrl::MotorCtrl_MotorCtrl::clockDividerThread | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs | MotorCtrl::MotorCtrl_MotorCtrl::clockDividerThread | return value |
|MotorCtrl_dividerCount_V_i         |  in |   32|   ap_ovld  |              MotorCtrl_dividerCount_V              |    pointer   |
|MotorCtrl_dividerCount_V_o         | out |   32|   ap_ovld  |              MotorCtrl_dividerCount_V              |    pointer   |
|MotorCtrl_dividerCount_V_o_ap_vld  | out |    1|   ap_ovld  |              MotorCtrl_dividerCount_V              |    pointer   |
|MotorCtrl_pwmClock_V               | out |    1|   ap_vld   |                MotorCtrl_pwmClock_V                |    pointer   |
|MotorCtrl_pwmClock_V_ap_vld        | out |    1|   ap_vld   |                MotorCtrl_pwmClock_V                |    pointer   |
+-----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !77

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !81

ST_1: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i10* %pwmR), !map !85

ST_1: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i10* %pwmL), !map !89

ST_1: stg_8 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %Direction), !map !93

ST_1: stg_9 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %EN1), !map !97

ST_1: stg_10 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %EN2), !map !101

ST_1: stg_11 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %DIR1), !map !105

ST_1: stg_12 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %DIR2), !map !109

ST_1: stg_13 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i10* %MotorCtrl_pwmCount_V), !map !113

ST_1: stg_14 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %MotorCtrl_dividerCount_V), !map !117

ST_1: stg_15 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %MotorCtrl_pwmClock_V), !map !121

ST_1: stg_16 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecIFCore(i1* %Direction, [1 x i8]* @p_str14, [10 x i8]* @p_str19, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str20)

ST_1: stg_17 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecIFCore(i10* %pwmL, [1 x i8]* @p_str14, [10 x i8]* @p_str19, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str20)

ST_1: stg_18 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i10* %pwmR, [1 x i8]* @p_str14, [10 x i8]* @p_str19, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str20)

ST_1: stg_19 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: stg_20 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: stg_21 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i10* %pwmR) nounwind

ST_1: stg_22 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str6, i32 0, i32 0, i10* %pwmL) nounwind

ST_1: stg_23 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str7, i32 0, i32 0, i1* %Direction) nounwind

ST_1: stg_24 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [4 x i8]* @p_str8, i32 0, i32 0, i1* %EN1) nounwind

ST_1: stg_25 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [4 x i8]* @p_str9, i32 0, i32 0, i1* %EN2) nounwind

ST_1: stg_26 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str10, i32 0, i32 0, i1* %DIR1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str11, i32 0, i32 0, i1* %DIR2) nounwind

ST_1: stg_28 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecProcessDef([10 x i8]* @p_str, i32 2, [19 x i8]* @p_str21) nounwind

ST_1: tmp [1/1] 0.00ns
:25  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str13)

ST_1: stg_30 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str14) nounwind

ST_1: p_ssdm_reset_v [1/1] 0.00ns
:27  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: empty [1/1] 0.00ns
:28  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_3 [1/1] 0.00ns
:29  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str13, i32 %tmp)

ST_1: stg_34 [1/1] 0.00ns
:30  br label %_ZN7_ap_sc_7sc_core4waitEi.exit


 <State 2>: 2.52ns
ST_2: stg_35 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: t_V [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  %t_V = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %MotorCtrl_dividerCount_V)

ST_2: MotorCtrl_dividerCount_V_assig [1/1] 2.44ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  %MotorCtrl_dividerCount_V_assig = add i32 %t_V, 1

ST_2: stg_38 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %MotorCtrl_dividerCount_V, i32 %MotorCtrl_dividerCount_V_assig)

ST_2: tmp_7 [1/1] 2.52ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  %tmp_7 = icmp eq i32 %t_V, 25

ST_2: stg_40 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  br i1 %tmp_7, label %1, label %2

ST_2: stg_41 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %MotorCtrl_pwmClock_V, i1 false)

ST_2: stg_42 [1/1] 0.00ns
:1  br label %3


 <State 3>: 0.00ns
ST_3: stg_43 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %MotorCtrl_pwmClock_V, i1 true)

ST_3: stg_44 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %MotorCtrl_dividerCount_V, i32 0)

ST_3: stg_45 [1/1] 0.00ns
:2  br label %3

ST_3: stg_46 [1/1] 0.00ns
:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b812ddf0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b812de80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pwmR]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b812e300; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pwmL]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b812e390; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Direction]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b812e420; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN1]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; mode=0x36b812e4b0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ EN2]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; mode=0x36b812f350; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ DIR1]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; mode=0x36b81304c0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ DIR2]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; mode=0x36b812fc50; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ MotorCtrl_pwmCount_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b8130790; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MotorCtrl_dividerCount_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x36b812faa0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ MotorCtrl_pwmClock_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x36b812f500; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4                          (specbitsmap    ) [ 0000]
stg_5                          (specbitsmap    ) [ 0000]
stg_6                          (specbitsmap    ) [ 0000]
stg_7                          (specbitsmap    ) [ 0000]
stg_8                          (specbitsmap    ) [ 0000]
stg_9                          (specbitsmap    ) [ 0000]
stg_10                         (specbitsmap    ) [ 0000]
stg_11                         (specbitsmap    ) [ 0000]
stg_12                         (specbitsmap    ) [ 0000]
stg_13                         (specbitsmap    ) [ 0000]
stg_14                         (specbitsmap    ) [ 0000]
stg_15                         (specbitsmap    ) [ 0000]
stg_16                         (specifcore     ) [ 0000]
stg_17                         (specifcore     ) [ 0000]
stg_18                         (specifcore     ) [ 0000]
stg_19                         (specport       ) [ 0000]
stg_20                         (specport       ) [ 0000]
stg_21                         (specport       ) [ 0000]
stg_22                         (specport       ) [ 0000]
stg_23                         (specport       ) [ 0000]
stg_24                         (specport       ) [ 0000]
stg_25                         (specport       ) [ 0000]
stg_26                         (specport       ) [ 0000]
stg_27                         (specport       ) [ 0000]
stg_28                         (specprocessdef ) [ 0000]
tmp                            (specregionbegin) [ 0000]
stg_30                         (specprotocol   ) [ 0000]
p_ssdm_reset_v                 (specstatebegin ) [ 0000]
empty                          (specstateend   ) [ 0000]
empty_3                        (specregionend  ) [ 0000]
stg_34                         (br             ) [ 0000]
stg_35                         (wait           ) [ 0000]
t_V                            (read           ) [ 0000]
MotorCtrl_dividerCount_V_assig (add            ) [ 0000]
stg_38                         (write          ) [ 0000]
tmp_7                          (icmp           ) [ 0011]
stg_40                         (br             ) [ 0000]
stg_41                         (write          ) [ 0000]
stg_42                         (br             ) [ 0000]
stg_43                         (write          ) [ 0000]
stg_44                         (write          ) [ 0000]
stg_45                         (br             ) [ 0000]
stg_46                         (br             ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pwmR">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwmR"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pwmL">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwmL"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Direction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Direction"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="EN1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="EN2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DIR1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DIR1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DIR2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DIR2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MotorCtrl_pwmCount_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_pwmCount_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MotorCtrl_dividerCount_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_dividerCount_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MotorCtrl_pwmClock_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_pwmClock_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="t_V_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_38/2 stg_44/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_41/2 stg_43/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="MotorCtrl_dividerCount_V_assig_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="MotorCtrl_dividerCount_V_assig/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_7_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="tmp_7_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="86" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="88" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="92" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="94" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="96" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="126"><net_src comp="98" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="56" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="122" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="133"><net_src comp="98" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="90" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MotorCtrl_dividerCount_V | {2 3 }
	Port: MotorCtrl_pwmClock_V | {2 3 }
  - Chain level:
	State 1
		empty : 1
		empty_3 : 1
	State 2
		stg_38 : 1
		stg_40 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   icmp   |              tmp_7_fu_129             |    0    |    40   |
|----------|---------------------------------------|---------|---------|
|    add   | MotorCtrl_dividerCount_V_assig_fu_122 |    0    |    32   |
|----------|---------------------------------------|---------|---------|
|   read   |             t_V_read_fu_98            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |            grp_write_fu_104           |    0    |    0    |
|          |            grp_write_fu_111           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    72   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|tmp_7_reg_135|    1   |
+-------------+--------+
|    Total    |    1   |
+-------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_104 |  p2  |   2  |  32  |   64   ||    32   |
| grp_write_fu_111 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   66   ||  3.142  ||    32   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   32   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |    1   |   104  |
+-----------+--------+--------+--------+
