
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v' to AST representation.
Generating RTLIL representation for module `\output_activation_18_10_16_1'.
Generating RTLIL representation for module `\sigmoid_core_18_18_10_32_1'.
Generating RTLIL representation for module `\abs_unit_18'.
Generating RTLIL representation for module `\dsp_signed_mac_18_13_23_32'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_16'.
Generating RTLIL representation for module `\fp_rounding_unit_1_32_11'.
Generating RTLIL representation for module `\shift_register_unit_1_3'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: shift_register_unit_1_3
root of   0 design levels: fp_rounding_unit_1_32_11
root of   0 design levels: elementwise_add_core_18_18_16
root of   0 design levels: dsp_signed_mac_18_13_23_32
root of   0 design levels: abs_unit_18         
root of   1 design levels: sigmoid_core_18_18_10_32_1
root of   2 design levels: output_activation_18_10_16_1
Automatically selected output_activation_18_10_16_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \output_activation_18_10_16_1
Used module:     \sigmoid_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_32_11
Used module:         \abs_unit_18
Used module:         \shift_register_unit_1_3
Used module:         \dsp_signed_mac_18_13_23_32
Used module:     \elementwise_add_core_18_18_16

2.3. Analyzing design hierarchy..
Top module:  \output_activation_18_10_16_1
Used module:     \sigmoid_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_32_11
Used module:         \abs_unit_18
Used module:         \shift_register_unit_1_3
Used module:         \dsp_signed_mac_18_13_23_32
Used module:     \elementwise_add_core_18_18_16
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1090$76 in module shift_register_unit_1_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1055$72 in module fp_rounding_unit_1_32_11.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1045$71 in module fp_rounding_unit_1_32_11.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53 in module elementwise_add_core_18_18_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:778$52 in module dsp_signed_mac_18_13_23_32.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:762$49 in module dsp_signed_mac_18_13_23_32.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:733$48 in module abs_unit_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:724$45 in module abs_unit_18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:688$42 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:681$40 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:630$37 in module sigmoid_core_18_18_10_32_1.
Marked 32 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:528$4 in module sigmoid_core_18_18_10_32_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 68 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1090$76'.
     1/3: $0\shift_registers_2[0:0]
     2/3: $0\shift_registers_1[0:0]
     3/3: $0\shift_registers_0[0:0]
Creating decoders for process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1055$72'.
     1/6: $0\floor_ceil_valid[0:0]
     2/6: $0\is_ceil[0:0]
     3/6: $0\ceil[31:0]
     4/6: $0\floor[31:0]
     5/6: $0\out_reg[31:0]
     6/6: $0\valid_reg[0:0]
Creating decoders for process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1045$71'.
     1/1: $1\rounded_result[31:0]
Creating decoders for process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
     1/50: $0\valid_C[0:0]
     2/50: $0\valid_A_B[0:0]
     3/50: $0\reg_C_15[17:0]
     4/50: $0\reg_B_15[17:0]
     5/50: $0\reg_A_15[17:0]
     6/50: $0\reg_C_14[17:0]
     7/50: $0\reg_B_14[17:0]
     8/50: $0\reg_A_14[17:0]
     9/50: $0\reg_C_13[17:0]
    10/50: $0\reg_B_13[17:0]
    11/50: $0\reg_A_13[17:0]
    12/50: $0\reg_C_12[17:0]
    13/50: $0\reg_B_12[17:0]
    14/50: $0\reg_A_12[17:0]
    15/50: $0\reg_C_11[17:0]
    16/50: $0\reg_B_11[17:0]
    17/50: $0\reg_A_11[17:0]
    18/50: $0\reg_C_10[17:0]
    19/50: $0\reg_B_10[17:0]
    20/50: $0\reg_A_10[17:0]
    21/50: $0\reg_C_9[17:0]
    22/50: $0\reg_B_9[17:0]
    23/50: $0\reg_A_9[17:0]
    24/50: $0\reg_C_8[17:0]
    25/50: $0\reg_B_8[17:0]
    26/50: $0\reg_A_8[17:0]
    27/50: $0\reg_C_7[17:0]
    28/50: $0\reg_B_7[17:0]
    29/50: $0\reg_A_7[17:0]
    30/50: $0\reg_C_6[17:0]
    31/50: $0\reg_B_6[17:0]
    32/50: $0\reg_A_6[17:0]
    33/50: $0\reg_C_5[17:0]
    34/50: $0\reg_B_5[17:0]
    35/50: $0\reg_A_5[17:0]
    36/50: $0\reg_C_4[17:0]
    37/50: $0\reg_B_4[17:0]
    38/50: $0\reg_A_4[17:0]
    39/50: $0\reg_C_3[17:0]
    40/50: $0\reg_B_3[17:0]
    41/50: $0\reg_A_3[17:0]
    42/50: $0\reg_C_2[17:0]
    43/50: $0\reg_B_2[17:0]
    44/50: $0\reg_A_2[17:0]
    45/50: $0\reg_C_1[17:0]
    46/50: $0\reg_B_1[17:0]
    47/50: $0\reg_A_1[17:0]
    48/50: $0\reg_C_0[17:0]
    49/50: $0\reg_B_0[17:0]
    50/50: $0\reg_A_0[17:0]
Creating decoders for process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:778$52'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:762$49'.
     1/4: $0\reg_res[31:0]
     2/4: $0\reg_az[22:0]
     3/4: $0\reg_ay[12:0]
     4/4: $0\reg_ax[17:0]
Creating decoders for process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:733$48'.
     1/2: $0\out_reg[17:0]
     2/2: $0\valid_reg[0:0]
Creating decoders for process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:724$45'.
     1/1: $1\abs_result[17:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:688$42'.
     1/5: $0\is_x_negative[0:0]
     2/5: $0\valid_y[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\y[17:0]
     5/5: $0\x[17:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:681$40'.
     1/1: $1\y_compute[31:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:630$37'.
     1/3: $0\mac_az[22:0]
     2/3: $0\mac_ay[12:0]
     3/3: $0\use_boundary_value[0:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:528$4'.
     1/2: $0\selected_b[12:0]
     2/2: $0\selected_k[12:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_32_11.\rounded_result' from process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1045$71'.
No latch inferred for signal `\abs_unit_18.\abs_result' from process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:724$45'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\enable' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:681$40'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\y_compute' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:681$40'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\use_boundary_value' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:630$37'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\mac_ay' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:630$37'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\mac_az' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:630$37'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\selected_k' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:528$4'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\selected_b' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:528$4'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\shift_register_unit_1_3.\shift_registers_0' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1090$76'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\shift_register_unit_1_3.\shift_registers_1' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1090$76'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\shift_register_unit_1_3.\shift_registers_2' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1090$76'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\valid_reg' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1055$72'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\out_reg' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1055$72'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\floor' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1055$72'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\ceil' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1055$72'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\is_ceil' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1055$72'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\floor_ceil_valid' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1055$72'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_0' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_0' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_0' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_1' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_1' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_1' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_2' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_2' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_2' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_3' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_3' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_3' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_4' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_4' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_4' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_5' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_5' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_5' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_6' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_6' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_6' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_7' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_7' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_7' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_8' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_8' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_8' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_9' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_9' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_9' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_10' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_10' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_10' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_11' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_11' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_11' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_12' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_12' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_12' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_13' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_13' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_13' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_14' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_14' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_14' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_15' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_15' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$702' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_15' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$703' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\valid_A_B' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$704' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\valid_C' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
  created $dff cell `$procdff$705' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\input_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:778$52'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\result_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:778$52'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\output_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:778$52'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_ax' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:762$49'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_ay' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:762$49'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_az' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:762$49'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_res' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:762$49'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\abs_unit_18.\valid_reg' using process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:733$48'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\abs_unit_18.\out_reg' using process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:733$48'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\x' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:688$42'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\y' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:688$42'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\valid_x' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:688$42'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\valid_y' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:688$42'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\is_x_negative' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:688$42'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_0' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_0' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_1' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_1' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_2' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_2' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_3' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_3' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$727' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_4' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$728' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_4' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_5' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_5' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$731' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_6' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$732' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_6' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$733' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_7' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$734' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_7' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$735' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_8' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$736' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_8' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$737' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_9' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$738' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_9' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$739' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_10' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$740' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_10' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$741' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_11' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$742' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_11' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$743' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_12' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$744' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_12' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$745' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_13' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$746' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_13' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$747' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_14' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$748' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_14' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$749' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_15' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$750' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_15' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$751' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_16' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$752' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_16' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$753' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_17' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$754' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_17' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$755' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_18' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$756' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_18' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$757' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_19' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$758' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_19' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$759' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_20' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$760' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_20' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$761' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_21' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$762' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_21' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$763' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_22' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$764' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_22' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$765' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_23' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$766' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_23' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$767' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_24' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$768' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_24' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$769' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_25' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$770' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_25' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$771' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_26' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$772' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_26' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$773' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_27' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$774' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_27' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$775' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_28' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$776' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_28' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$777' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_29' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$778' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_29' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$779' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_30' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$780' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_30' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$781' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_31' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$782' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_31' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
  created $dff cell `$procdff$783' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1090$76'.
Removing empty process `shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1090$76'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1055$72'.
Removing empty process `fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1055$72'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1045$71'.
Removing empty process `fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1045$71'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
Removing empty process `elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:902$53'.
Found and cleaned up 2 empty switches in `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:778$52'.
Removing empty process `dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:778$52'.
Found and cleaned up 1 empty switch in `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:762$49'.
Removing empty process `dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:762$49'.
Found and cleaned up 2 empty switches in `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:733$48'.
Removing empty process `abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:733$48'.
Found and cleaned up 1 empty switch in `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:724$45'.
Removing empty process `abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:724$45'.
Found and cleaned up 3 empty switches in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:688$42'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:688$42'.
Found and cleaned up 1 empty switch in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:681$40'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:681$40'.
Found and cleaned up 1 empty switch in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:630$37'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:630$37'.
Found and cleaned up 32 empty switches in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:528$4'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:528$4'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:441$2'.
Cleaned up 50 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_1_3.
Optimizing module fp_rounding_unit_1_32_11.
<suppressed ~2 debug messages>
Optimizing module elementwise_add_core_18_18_16.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module abs_unit_18.
<suppressed ~1 debug messages>
Optimizing module sigmoid_core_18_18_10_32_1.
<suppressed ~4 debug messages>
Optimizing module output_activation_18_10_16_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_1_3.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module elementwise_add_core_18_18_16.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module abs_unit_18.
Optimizing module sigmoid_core_18_18_10_32_1.
Optimizing module output_activation_18_10_16_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\elementwise_add_core_18_18_16'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\output_activation_18_10_16_1'.
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_register_unit_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_32_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mac_18_13_23_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \abs_unit_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$413: \in -> { 1'0 \in [16:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \sigmoid_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$453.
    dead port 2/2 on $mux $procmux$453.
Running muxtree optimizer on module \output_activation_18_10_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 2 multiplexer ports.
<suppressed ~76 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_register_unit_1_3.
  Optimizing cells in module \fp_rounding_unit_1_32_11.
  Optimizing cells in module \elementwise_add_core_18_18_16.
  Optimizing cells in module \dsp_signed_mac_18_13_23_32.
  Optimizing cells in module \abs_unit_18.
  Optimizing cells in module \sigmoid_core_18_18_10_32_1.
  Optimizing cells in module \output_activation_18_10_16_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\elementwise_add_core_18_18_16'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
Finding identical cells in module `\output_activation_18_10_16_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$647 ($dff) from module shift_register_unit_1_3 (D = $procmux$87_Y, Q = \shift_registers_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$784 ($sdff) from module shift_register_unit_1_3 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$648 ($dff) from module shift_register_unit_1_3 (D = $procmux$82_Y, Q = \shift_registers_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$786 ($sdff) from module shift_register_unit_1_3 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$649 ($dff) from module shift_register_unit_1_3 (D = $procmux$77_Y, Q = \shift_registers_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$788 ($sdff) from module shift_register_unit_1_3 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$655 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$92_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$790 ($sdff) from module fp_rounding_unit_1_32_11 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$654 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$97_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$792 ($sdff) from module fp_rounding_unit_1_32_11 (D = \in [10], Q = \is_ceil).
Adding SRST signal on $procdff$650 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$117_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$794 ($sdff) from module fp_rounding_unit_1_32_11 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$651 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$112_Y, Q = \out_reg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$796 ($sdff) from module fp_rounding_unit_1_32_11 (D = $procmux$123_Y, Q = \out_reg).
Adding SRST signal on $procdff$652 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$107_Y, Q = \floor, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$798 ($sdff) from module fp_rounding_unit_1_32_11 (D = { 11'00000000000 \in [31:11] }, Q = \floor).
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$799 ($sdffe) from module fp_rounding_unit_1_32_11.
Adding SRST signal on $procdff$653 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$102_Y, Q = \ceil, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$801 ($sdff) from module fp_rounding_unit_1_32_11 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1066$75_Y, Q = \ceil).
Adding SRST signal on $procdff$656 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$370_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$803 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$657 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$365_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$805 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$658 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$360_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$807 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:957$54_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$659 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$355_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$809 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$660 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$350_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$811 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$661 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$345_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$813 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:960$55_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$662 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$340_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$815 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$663 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$335_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$817 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$664 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$330_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$819 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:963$56_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$665 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$325_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$821 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$666 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$320_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$823 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$667 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$315_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$825 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:966$57_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$668 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$310_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$827 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$669 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$305_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$829 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$670 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$300_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$831 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:969$58_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$671 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$295_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$833 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$672 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$290_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$835 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$673 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$285_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$837 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:972$59_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$674 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$280_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$839 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$675 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$275_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$841 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$676 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$270_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$843 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:975$60_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$677 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$265_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$845 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$678 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$260_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$847 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$679 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$255_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$849 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:978$61_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$680 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$250_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$851 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$681 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$245_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$853 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$682 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$240_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$855 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:981$62_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$683 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$235_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$857 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$684 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$230_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$859 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$685 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$225_Y, Q = \reg_C_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$861 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:984$63_Y, Q = \reg_C_9).
Adding SRST signal on $procdff$686 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$220_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$863 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$687 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$215_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$865 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$688 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$210_Y, Q = \reg_C_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$867 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:987$64_Y, Q = \reg_C_10).
Adding SRST signal on $procdff$689 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$205_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$869 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$690 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$200_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$871 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$691 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$195_Y, Q = \reg_C_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$873 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:990$65_Y, Q = \reg_C_11).
Adding SRST signal on $procdff$692 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$190_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$875 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$693 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$185_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$877 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$694 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$180_Y, Q = \reg_C_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$879 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:993$66_Y, Q = \reg_C_12).
Adding SRST signal on $procdff$695 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$175_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$881 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$696 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$170_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$883 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$697 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$165_Y, Q = \reg_C_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$885 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:996$67_Y, Q = \reg_C_13).
Adding SRST signal on $procdff$698 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$160_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$887 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$699 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$155_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$889 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$700 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$150_Y, Q = \reg_C_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$891 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:999$68_Y, Q = \reg_C_14).
Adding SRST signal on $procdff$701 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$145_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$893 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$702 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$140_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$895 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$703 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$135_Y, Q = \reg_C_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$897 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:1002$69_Y, Q = \reg_C_15).
Adding SRST signal on $procdff$704 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$130_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$899 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$705 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$125_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$901 ($sdff) from module elementwise_add_core_18_18_16 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$706 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$385_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$903 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$707 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$380_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$905 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$708 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$375_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$907 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$709 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \ax, Q = \reg_ax, rval = 18'000000000000000000).
Adding SRST signal on $procdff$710 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \ay, Q = \reg_ay, rval = 13'0000000000000).
Adding SRST signal on $procdff$711 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \az, Q = \reg_az, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$712 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v:772$51_Y, Q = \reg_res, rval = 0).
Adding SRST signal on $procdff$714 ($dff) from module abs_unit_18 (D = $procmux$402_Y, Q = \out_reg, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$913 ($sdff) from module abs_unit_18 (D = $procmux$413_Y, Q = \out_reg).
Adding SRST signal on $procdff$713 ($dff) from module abs_unit_18 (D = $procmux$407_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$915 ($sdff) from module abs_unit_18 (D = \i_valid, Q = \valid_reg).
Setting constant 1-bit at position 0 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$783 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$777 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$781 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$776 ($dff) from module sigmoid_core_18_18_10_32_1.
Adding SRST signal on $procdff$715 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$438_Y, Q = \x, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$917 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \i_x, Q = \x).
Adding SRST signal on $procdff$716 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$433_Y, Q = \y, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$919 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \y_rounded [17:0], Q = \y).
Adding SRST signal on $procdff$717 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$428_Y, Q = \valid_x, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$921 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \i_valid, Q = \valid_x).
Adding SRST signal on $procdff$718 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$423_Y, Q = \valid_y, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$923 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \round_valid, Q = \valid_y).
Adding EN signal on $procdff$719 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$416_Y, Q = \is_x_negative).
Setting constant 1-bit at position 0 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$720 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$721 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$722 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$723 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$724 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$725 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$726 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$727 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$728 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$729 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$730 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$731 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$732 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$733 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$734 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$735 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$736 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$737 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$738 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$739 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$740 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$741 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$742 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$743 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$744 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$745 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$746 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$747 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$748 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$749 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$750 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$751 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$752 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$753 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$754 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$755 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$756 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$757 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$758 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$759 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$760 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$761 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$762 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$763 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$764 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$765 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$766 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$767 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$768 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$769 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$780 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$771 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$772 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$773 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$779 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$775 ($dff) from module sigmoid_core_18_18_10_32_1.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_register_unit_1_3..
Finding unused cells or wires in module \fp_rounding_unit_1_32_11..
Finding unused cells or wires in module \elementwise_add_core_18_18_16..
Finding unused cells or wires in module \dsp_signed_mac_18_13_23_32..
Finding unused cells or wires in module \abs_unit_18..
Finding unused cells or wires in module \sigmoid_core_18_18_10_32_1..
Finding unused cells or wires in module \output_activation_18_10_16_1..
Removed 142 unused cells and 523 unused wires.
<suppressed ~151 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module abs_unit_18.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module elementwise_add_core_18_18_16.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module output_activation_18_10_16_1.
Optimizing module shift_register_unit_1_3.
Optimizing module sigmoid_core_18_18_10_32_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \abs_unit_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mac_18_13_23_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_32_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_activation_18_10_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_1_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sigmoid_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \abs_unit_18.
  Optimizing cells in module \dsp_signed_mac_18_13_23_32.
  Optimizing cells in module \elementwise_add_core_18_18_16.
  Optimizing cells in module \fp_rounding_unit_1_32_11.
  Optimizing cells in module \output_activation_18_10_16_1.
  Optimizing cells in module \shift_register_unit_1_3.
  Optimizing cells in module \sigmoid_core_18_18_10_32_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\elementwise_add_core_18_18_16'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\output_activation_18_10_16_1'.
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \abs_unit_18..
Finding unused cells or wires in module \dsp_signed_mac_18_13_23_32..
Finding unused cells or wires in module \elementwise_add_core_18_18_16..
Finding unused cells or wires in module \fp_rounding_unit_1_32_11..
Finding unused cells or wires in module \output_activation_18_10_16_1..
Finding unused cells or wires in module \shift_register_unit_1_3..
Finding unused cells or wires in module \sigmoid_core_18_18_10_32_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module abs_unit_18.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module elementwise_add_core_18_18_16.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module output_activation_18_10_16_1.
Optimizing module shift_register_unit_1_3.
Optimizing module sigmoid_core_18_18_10_32_1.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== abs_unit_18 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:          10
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                           18
     $neg                           18
     $sdffe                         19

=== dsp_signed_mac_18_13_23_32 ===

   Number of wires:                 18
   Number of wire bits:            244
   Number of public wires:          16
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                           32
     $mul                           32
     $sdff                          86
     $sdffe                          3

=== elementwise_add_core_18_18_16 ===

   Number of wires:                121
   Number of wire bits:           2025
   Number of public wires:         105
   Number of public wire bits:    1737
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $add                          288
     $and                            1
     $sdffe                        866

=== fp_rounding_unit_1_32_11 ===

   Number of wires:                 15
   Number of wire bits:            232
   Number of public wires:          14
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           32
     $mux                           32
     $sdffe                         88

=== output_activation_18_10_16_1 ===

   Number of wires:                121
   Number of wire bits:           1481
   Number of public wires:         121
   Number of public wire bits:    1481
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $and                            1

=== shift_register_unit_1_3 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                          3

=== sigmoid_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $dffe                           1
     $eq                           155
     $ge                            32
     $logic_not                      5
     $mux                          901
     $not                            1
     $reduce_and                     2
     $sdffe                         38
     $sub                           32

=== design hierarchy ===

   output_activation_18_10_16_1      1
     elementwise_add_core_18_18_16      0
     sigmoid_core_18_18_10_32_1      0
       abs_unit_18                   0
       dsp_signed_mac_18_13_23_32      0
       fp_rounding_unit_1_32_11      0
       shift_register_unit_1_3       0

   Number of wires:                121
   Number of wire bits:           1481
   Number of public wires:         121
   Number of public wire bits:    1481
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $and                            1

End of script. Logfile hash: af0c8ef084, CPU: user 0.32s system 0.00s, MEM: 17.89 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 2x read_verilog (0 sec), 15% 4x opt_expr (0 sec), ...
