$date
	Thu Sep 18 22:14:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a3_tb $end
$var wire 1 ! o $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module SM $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var wire 1 ! o $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var parameter 3 ) s4 $end
$var reg 4 * nstate [3:0] $end
$var reg 4 + state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 +
b0 *
0$
0#
0"
0!
$end
#5
1"
#10
b1 *
0"
1$
#15
b10 *
b1 +
1"
#20
0"
#25
b10 +
1"
#30
0"
#35
1"
#40
b11 *
0"
0$
#45
b0 *
b11 +
1"
#50
b100 *
0"
1$
#55
1!
b100 +
1"
#60
0"
#65
1"
#70
b1 *
0!
b0 +
0"
1#
#75
1"
#80
0"
#85
1"
#90
0"
0#
#95
b10 *
b1 +
1"
#100
0"
