/dts-v1/;

/ {
        board = "te0725_100_2i";
        compatible = "xlnx,te0725_100_2i";
        device_id = "7a100t";
        #address-cells = <0x1>;
        #size-cells = <0x1>;
        slrcount = <0x1>;

        clock: clocks {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                phandle = <0xc>;

                clk_cpu: clk_cpu@0 {
                        compatible = "fixed-clock";
                        reg = <0x0>;
                        clock-frequency = <0x5f5e100>;
                        clock-output-names = "clk_cpu";
                        #clock-cells = <0x0>;
                        phandle = <0xd>;
                };

                clk_bus_0: clk_bus_0@1 {
                        compatible = "fixed-clock";
                        reg = <0x1>;
                        clock-frequency = <0x5f5e100>;
                        clock-output-names = "clk_bus_0";
                        #clock-cells = <0x0>;
                        phandle = <0xb>;
                };
        };

        amba_pl: amba_pl {
                ranges;
                compatible = "simple-bus";
                #address-cells = <0x1>;
                #size-cells = <0x1>;
                phandle = <0xa>;

                cpus_microblaze_0: cpus_microblaze@0 {
                        #cpu-mask-cells = <0x1>;
                        compatible = "cpus,cluster";
                        address-map = <0x0 &microblaze_0_local_memory_dlmb_bram_if_cntlr_memory 0x0 0x8000>,
                         <0x10000 &serial_adc_pwm_top_0 0x10000 0x1000>,
                         <0x40600000 &axi_uartlite_0 0x40600000 0x4000>,
                         <0x40800000 &axi_iic_0 0x40800000 0x4000>,
                         <0x41200000 &microblaze_0_axi_intc 0x41200000 0x4000>,
                         <0x41c00000 &axi_timer_0 0x41c00000 0x4000>,
                         <0x44a00000 &axi_quad_spi_0 0x44a00000 0x4000>,
                         <0x44a10000 &axi_quad_spi_1 0x44a10000 0x4000>,
                         <0x44a20000 &i2s_receiver_0 0x44a20000 0x4000>;
                        #ranges-address-cells = <0x1>;
                        #ranges-size-cells = <0x1>;
                        phandle = <0xe>;

                        microblaze_0: cpu@0 {
                                xlnx,reset-msr-dce = <0x0>;
                                model = "microblaze,11.0";
                                xlnx,addr-tag-bits = <0x0>;
                                xlnx,d-axi = <0x1>;
                                xlnx,interrupt-mon = <0x0>;
                                xlnx,iaddr-size = <0x20>;
                                xlnx,number-of-wr-addr-brk = <0x0>;
                                xlnx,dynamic-bus-sizing = <0x0>;
                                xlnx,temporal-depth = <0x0>;
                                xlnx,rable = <0x0>;
                                xlnx,use-interrupt = <0x2>;
                                xlnx,optimization = <0x0>;
                                xlnx,ip-axi-mon = <0x0>;
                                xlnx,ip-name = "microblaze";
                                d-cache-highaddr = <0x3fffffff>;
                                xlnx,dcache-force-tag-lutram = <0x0>;
                                xlnx,pc-width = <0x20>;
                                xlnx,interrupt-is-edge = <0x0>;
                                reg = <0x0>;
                                xlnx,async-interrupt = <0x1>;
                                xlnx,use-mmu = <0x0>;
                                xlnx,reset-msr-ee = <0x0>;
                                xlnx,icache-victims = <0x0>;
                                xlnx,use-reorder-instr = <0x0>;
                                xlnx,d-lmb-mon = <0x0>;
                                xlnx,d-lmb-protocol = <0x0>;
                                xlnx,ill-opcode-exception = <0x0>;
                                xlnx,dcache-always-used = <0x1>;
                                xlnx,use-div = <0x0>;
                                xlnx,dc-axi-mon = <0x0>;
                                xlnx,debug-trace-async-reset = <0x0>;
                                xlnx,trace = <0x0>;
                                xlnx,part = "xc7a100tcsg324-2";
                                i-cache-baseaddr = <0x0>;
                                xlnx,use-config-reset = <0x0>;
                                xlnx,pvr = <0x0>;
                                xlnx,i-lmb-mon = <0x0>;
                                xlnx,dcache-byte-size = <0x1000>;
                                xlnx,fault-tolerant = <0x0>;
                                xlnx,family = "artix7";
                                compatible = "xlnx,microblaze-11.0", "xlnx,microblaze";
                                xlnx,data-size = <0x20>;
                                xlnx,mmu-zones = <0x2>;
                                xlnx,debug-trace-size = <0x2000>;
                                xlnx,mmu-privileged-instr = <0x0>;
                                xlnx,enable-discrete-ports = <0x0>;
                                d-cache-line-size = <0x10>;
                                xlnx,d-lmb = <0x1>;
                                xlnx,sco = <0x0>;
                                xlnx,reset-msr-eip = <0x0>;
                                clock-frequency = <0x5f5e100>;
                                xlnx,debug-interface = <0x0>;
                                xlnx,use-ext-brk = <0x0>;
                                xlnx,daddr-size = <0x20>;
                                xlnx,debug-enabled = <0x1>;
                                xlnx,reset-msr-ice = <0x0>;
                                xlnx,num-sync-ff-dbg-trace-clk = <0x2>;
                                xlnx,i-lmb-protocol = <0x0>;
                                xlnx,endianness = <0x1>;
                                xlnx,fsl-exception = <0x0>;
                                i-cache-line-size = <0x10>;
                                xlnx,use-extended-fsl-instr = <0x0>;
                                xlnx,reset-msr = <0x0>;
                                xlnx,dp-axi-mon = <0x0>;
                                xlnx,branch-target-cache-size = <0x0>;
                                xlnx,dcache-use-writeback = <0x0>;
                                xlnx,div-zero-exception = <0x0>;
                                xlnx,mmu-tlb-access = <0x3>;
                                bus-handle = <0xa>;
                                xlnx,cache-byte-size = <0x1000>;
                                xlnx,pvr-user2 = <0x0>;
                                xlnx,opcode-0x0-illegal = <0x0>;
                                xlnx,icache-line-len = <0x4>;
                                xlnx,ecc-use-ce-exception = <0x0>;
                                xlnx,base-vectors = <0x0 0x0>;
                                xlnx,use-dcache = <0x0>;
                                xlnx,use-barrel = <0x1>;
                                xlnx,reset-msr-bip = <0x0>;
                                xlnx,edk-special = "microblaze";
                                xlnx,allow-dcache-wr = <0x1>;
                                xlnx,addr-size = <0x20>;
                                xlnx,debug-external-trace = <0x0>;
                                xlnx,piaddr-size = <0x20>;
                                i-cache-highaddr = <0x3fffffff>;
                                xlnx,num-sync-ff-clk-debug = <0x2>;
                                xlnx,debug-event-counters = <0x5>;
                                xlnx,fpu-exception = <0x0>;
                                xlnx,allow-icache-wr = <0x1>;
                                xlnx,i-axi = <0x0>;
                                xlnx,g-use-exceptions = <0x0>;
                                xlnx,icache-streams = <0x0>;
                                xlnx,g-template-list = <0x8>;
                                xlnx,dcache-line-len = <0x4>;
                                xlnx,num-sync-ff-clk = <0x2>;
                                xlnx,use-stack-protection = <0x0>;
                                xlnx,use-hw-mul = <0x1>;
                                xlnx,num-sync-ff-dbg-clk = <0x1>;
                                xlnx,interconnect = <0x2>;
                                xlnx,edk-iptype = "PROCESSOR";
                                xlnx,debug-latency-counters = <0x1>;
                                i-cache-size = <0x1000>;
                                xlnx,use-fpu = <0x0>;
                                xlnx,reset-msr-ie = <0x0>;
                                xlnx,edge-is-positive = <0x1>;
                                xlnx,use-pcmp-instr = <0x1>;
                                xlnx,use-icache = <0x0>;
                                d-cache-size = <0x1000>;
                                xlnx,async-wakeup = <0x3>;
                                xlnx,use-non-secure = <0x0>;
                                xlnx,dcache-addr-tag = <0x0>;
                                xlnx,number-of-rd-addr-brk = <0x0>;
                                d-cache-baseaddr = <0x0>;
                                xlnx,area-optimized = <0x1>;
                                xlnx,avoid-primitives = <0x0>;
                                xlnx,lockstep-slave = <0x0>;
                                xlnx,use-ext-nm-brk = <0x0>;
                                xlnx,instr-size = <0x20>;
                                interrupt-handle = <0x5>;
                                xlnx,icache-always-used = <0x1>;
                                xlnx,i-lmb = <0x1>;
                                xlnx,mmu-dtlb-size = <0x2>;
                                xlnx,lockstep-select = <0x0>;
                                xlnx,lmb-data-size = <0x20>;
                                xlnx,ic-axi-mon = <0x0>;
                                xlnx,num-sync-ff-clk-irq = <0x1>;
                                xlnx,fsl-links = <0x0>;
                                timebase-frequency = <0x5f5e100>;
                                xlnx,icache-force-tag-lutram = <0x0>;
                                xlnx,dcache-data-width = <0x0>;
                                xlnx,dcache-victims = <0x0>;
                                xlnx,use-branch-target-cache = <0x0>;
                                xlnx,debug-profile-size = <0x0>;
                                xlnx,unaligned-exceptions = <0x0>;
                                xlnx,lockstep-master = <0x0>;
                                xlnx,freq = <0x5f5e100>;
                                xlnx,number-of-pc-brk = <0x1>;
                                xlnx,mmu-itlb-size = <0x1>;
                                xlnx,imprecise-exceptions = <0x0>;
                                xlnx,use-msr-instr = <0x1>;
                                xlnx,icache-data-width = <0x0>;
                                xlnx,debug-counter-width = <0x20>;
                                phandle = <0xf>;
                        };
                };

                axi_iic_0: axi_iic@40800000 {
                        interrupts = <0x3 0x2>;
                        xlnx,iic-freq-khz = <0x64>;
                        compatible = "xlnx,axi-iic-2.1", "xlnx,xps-iic-2.00.a";
                        xlnx,scl-inertial-delay = <0x0>;
                        clock-frequency = <0x5f5e100>;
                        interrupt-parent = <&microblaze_0_axi_intc>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "axi_iic";
                        xlnx,disable-setup-violation-check = <0x0>;
                        reg = <0x40800000 0x4000>;
                        clocks = <&clk_bus_0>;
                        xlnx,gpo-width = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,static-timing-reg-width = <0x0>;
                        xlnx,sda-level = <0x1>;
                        status = "okay";
                        xlnx,use-board-flow;
                        xlnx,ten-bit-adr = <0x0>;
                        xlnx,default-value = <0x0>;
                        interrupt-names = "iic2intc_irpt";
                        xlnx,timing-reg-width = <0x20>;
                        xlnx,iic-board-interface = "iic_main";
                        xlnx,iic-freq = <0x186a0>;
                        xlnx,smbus-pmbus-host = <0x0>;
                        xlnx,sda-inertial-delay = <0x0>;
                        xlnx,name = "axi_iic_0";
                        xlnx,axi-aclk-freq-mhz = <0x64>;
                        phandle = <0x4>;
                };

                axi_quad_spi_0: axi_quad_spi@44a00000 {
                        xlnx,lsb-stup = <0x0>;
                        num-cs = <0x1>;
                        xlnx,master-mode = <0x1>;
                        xlnx,multiples16 = <0x1>;
                        xlnx,rable = <0x0>;
                        fifo-size = <0x100>;
                        xlnx,ip-name = "axi_quad_spi";
                        reg = <0x44a00000 0x4000>;
                        bits-per-word = <0x8>;
                        xlnx,spi-memory = <0x3>;
                        xlnx,type-of-axi4-interface = <0x0>;
                        xlnx,use-startup-int = <0x1>;
                        xlnx,slaveonly = <0x0>;
                        xlnx,spi-mode = <0x2>;
                        interrupt-names = "ip2intc_irpt";
                        compatible = "xlnx,axi-quad-spi-3.2", "xlnx,xps-spi-2.00.a";
                        xlnx,byte-level-interrupt-en = <0x0>;
                        xlnx,s-axi4-addr-width = <0x18>;
                        xlnx,sck-ratio = <0x2>;
                        interrupt-parent = <&microblaze_0_axi_intc>;
                        xlnx,startup-block;
                        xlnx,async-clk = <0x0>;
                        status = "okay";
                        xlnx,sck-ratio1 = <0x1>;
                        xlnx,use-board-flow;
                        xlnx,fifo-included = <0x1>;
                        xlnx,name = "axi_quad_spi_0";
                        interrupts = <0x2 0x0>;
                        xlnx,use-startup-ext = <0x0>;
                        xlnx,hasfifos = <0x1>;
                        xlnx,s-axi4-id-width = <0x4>;
                        xlnx,shared-startup = <0x0>;
                        xlnx,new-seq-en = <0x1>;
                        xlnx,qspi-board-interface = "spi_flash";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,fifo-depth = <0x100>;
                        xlnx,axi-interface = <0x0>;
                        xlnx,num-ss-bits = <0x1>;
                        xlnx,select-xpm = <0x0>;
                        xlnx,xip-mode = <0x0>;
                        xlnx,xip-perf-mode = <0x1>;
                        xlnx,dual-quad-mode = <0x0>;
                        xlnx,num-transfer-bits = <0x8>;
                        xlnx,s-axi4-data-width = <0x20>;
                        xlnx,use-startup = <0x1>;
                        xlnx,spi-mem-addr-bits = <0x18>;
                        xlnx,uc-family = <0x0>;
                        xlnx,Axi4-address = <0x0>;
                        xlnx,sub-family = "artix7";
                        phandle = <0x7>;
                };

                axi_quad_spi_1: axi_quad_spi@44a10000 {
                        xlnx,lsb-stup = <0x0>;
                        num-cs = <0x1>;
                        xlnx,master-mode = <0x0>;
                        xlnx,multiples16 = <0x1>;
                        xlnx,rable = <0x0>;
                        fifo-size = <0x100>;
                        xlnx,ip-name = "axi_quad_spi";
                        reg = <0x44a10000 0x4000>;
                        bits-per-word = <0x20>;
                        xlnx,spi-memory = <0x1>;
                        xlnx,type-of-axi4-interface = <0x0>;
                        xlnx,use-startup-int = <0x0>;
                        xlnx,slaveonly = <0x0>;
                        xlnx,spi-mode = <0x0>;
                        interrupt-names = "ip2intc_irpt";
                        compatible = "xlnx,axi-quad-spi-3.2", "xlnx,xps-spi-2.00.a";
                        xlnx,byte-level-interrupt-en = <0x0>;
                        xlnx,s-axi4-addr-width = <0x18>;
                        xlnx,sck-ratio = <0x8>;
                        interrupt-parent = <&microblaze_0_axi_intc>;
                        xlnx,async-clk = <0x0>;
                        status = "okay";
                        xlnx,sck-ratio1 = <0x1>;
                        xlnx,use-board-flow;
                        xlnx,fifo-included = <0x1>;
                        xlnx,name = "axi_quad_spi_1";
                        interrupts = <0x4 0x0>;
                        xlnx,use-startup-ext = <0x0>;
                        xlnx,hasfifos = <0x1>;
                        xlnx,s-axi4-id-width = <0x4>;
                        xlnx,shared-startup = <0x0>;
                        xlnx,new-seq-en = <0x1>;
                        xlnx,qspi-board-interface = "Custom";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,fifo-depth = <0x100>;
                        xlnx,axi-interface = <0x0>;
                        xlnx,num-ss-bits = <0x1>;
                        xlnx,select-xpm = <0x0>;
                        xlnx,xip-mode = <0x0>;
                        xlnx,xip-perf-mode = <0x1>;
                        xlnx,dual-quad-mode = <0x0>;
                        xlnx,num-transfer-bits = <0x20>;
                        xlnx,s-axi4-data-width = <0x20>;
                        xlnx,use-startup = <0x0>;
                        xlnx,spi-mem-addr-bits = <0x18>;
                        xlnx,uc-family = <0x0>;
                        xlnx,sub-family = "artix7";
                        xlnx,Axi4-address = <0x0>;
                        phandle = <0x8>;
                };

                axi_timer_0: axi_timer@41c00000 {
                        interrupts = <0x1 0x2>;
                        compatible = "xlnx,axi-timer-2.0", "xlnx,xps-timer-1.00.a";
                        xlnx,gen1-assert = <0x1>;
                        clock-frequency = <0x5f5e100>;
                        xlnx,trig0-assert = <0x1>;
                        interrupt-parent = <&microblaze_0_axi_intc>;
                        xlnx,rable = <0x0>;
                        xlnx,count-width = <0x20>;
                        xlnx,ip-name = "axi_timer";
                        xlnx,one-timer-only = <0x0>;
                        reg = <0x41c00000 0x4000>;
                        clocks = <&clk_bus_0>;
                        xlnx,gen0-assert = <0x1>;
                        xlnx,mode-64bit = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,trig1-assert = <0x1>;
                        status = "okay";
                        xlnx,enable-timer2 = <0x1>;
                        interrupt-names = "interrupt";
                        xlnx,name = "axi_timer_0";
                        phandle = <0x6>;
                };

                axi_uartlite_0: axi_uartlite@40600000 {
                        interrupts = <0x0 0x0>;
                        compatible = "xlnx,axi-uartlite-2.0", "xlnx,xps-uartlite-1.00.a";
                        clock-frequency = <0x5f5e100>;
                        xlnx,uartlite-board-interface = "uart";
                        xlnx,s-axi-aclk-freq-hz-d = <0x64>;
                        interrupt-parent = <&microblaze_0_axi_intc>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "axi_uartlite";
                        reg = <0x40600000 0x4000>;
                        xlnx,baudrate = <0x1c200>;
                        clocks = <&clk_bus_0>;
                        current-speed = <0x1c200>;
                        xlnx,use-parity = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,odd-parity = <0x0>;
                        status = "okay";
                        xlnx,use-board-flow;
                        interrupt-names = "interrupt";
                        xlnx,name = "axi_uartlite_0";
                        xlnx,data-bits = <0x8>;
                        xlnx,parity = "No_Parity";
                        phandle = <0x3>;
                };

                i2s_receiver_0: i2s_receiver@44a20000 {
                        aud_mclk = <0x5f5e100>;
                        compatible = "xlnx,i2s-receiver-1.0", "xlnx,i2s-receiver-1.0";
                        xlnx,dwidth = <0x18>;
                        xlnx,depth = <0x80>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "i2s_receiver";
                        reg = <0x44a20000 0x4000>;
                        xlnx,num-channels = <0x1>;
                        xlnx,i2srx-board-interface = "Custom";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,is-master = <0x0>;
                        status = "okay";
                        xlnx,32bit-lr = <0x0>;
                        xlnx,name = "i2s_receiver_0";
                        phandle = <0x9>;
                };

                microblaze_0_axi_intc: axi_intc@41200000 {
                        #interrupt-cells = <0x2>;
                        xlnx,sense-of-irq-edge-type = "Rising";
                        xlnx,kind-of-intr = <0x15>;
                        xlnx,kind-of-edge = <0xffffffff>;
                        xlnx,irq-is-level = <0x1>;
                        xlnx,has-ivr = <0x1>;
                        compatible = "xlnx,axi-intc-4.1", "xlnx,xps-intc-1.00.a";
                        xlnx,disable-synchronizers = <0x1>;
                        xlnx,edk-special = "INTR_CTRL";
                        xlnx,kind-of-lvl = <0xffffffff>;
                        xlnx,ivar-reset-value = <0x0 0x10>;
                        xlnx,irq-active = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,en-cascade-mode = <0x0>;
                        xlnx,ip-name = "axi_intc";
                        xlnx,has-ilr = <0x0>;
                        reg = <0x41200000 0x4000>;
                        xlnx,addr-width = <0x20>;
                        xlnx,s-axi-aclk-freq-mhz = <0x64>;
                        xlnx,num-sw-intr = <0x2>;
                        xlnx,irq-connection = <0x0>;
                        xlnx,num-intr-inputs = <0x6>;
                        xlnx,has-sie = <0x1>;
                        xlnx,has-cie = <0x1>;
                        xlnx,enable-async = <0x0>;
                        xlnx,num-sync-ff = <0x2>;
                        xlnx,mb-clk-not-connected = <0x1>;
                        xlnx,has-ipr = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,sense-of-irq-level-type = "Active_High";
                        xlnx,cascade-master = <0x0>;
                        xlnx,processor-clk-freq-mhz = <0x64>;
                        status = "okay";
                        xlnx,is-fast = <0x1>;
                        xlnx,has-fast = <0x1>;
                        xlnx,ivar-rst-val = <0x10>;
                        interrupt-controller;
                        xlnx,async-intr = <0xffffffe0>;
                        xlnx,name = "microblaze_0_axi_intc";
                        phandle = <0x5>;
                };

                microblaze_0_local_memory_dlmb_bram_if_cntlr: lmb_bram_if_cntlr@0 {
                        xlnx,write-access = <0x2>;
                        compatible = "xlnx,lmb-bram-if-cntlr-4.0";
                        xlnx,ecc-onoff-register = <0x0>;
                        xlnx,ecc-onoff-reset-value = <0x1>;
                        xlnx,edk-special = "BRAM_CTRL";
                        xlnx,s-axi-ctrl-protocol = "AXI4LITE";
                        xlnx,mask = <0x0 0x40010000>;
                        xlnx,mask1 = <0x0 0x800000>;
                        xlnx,rable = <0x0>;
                        xlnx,mask2 = <0x0 0x800000>;
                        xlnx,fault-inject = <0x0>;
                        xlnx,mask3 = <0x0 0x800000>;
                        xlnx,arbitration = <0x0>;
                        xlnx,num-lmb = <0x1>;
                        xlnx,mask4 = <0x0 0x800000>;
                        reg = <0x0 0x8000>;
                        xlnx,s-axi-ctrl-addr-width = <0x20>;
                        xlnx,mask5 = <0x0 0x800000>;
                        xlnx,ecc-status-registers = <0x0>;
                        xlnx,mask6 = <0x0 0x800000>;
                        xlnx,lmb-protocol = <0x0>;
                        xlnx,ce-counter-width = <0x0>;
                        xlnx,mask7 = <0x0 0x800000>;
                        xlnx,ecc = <0x0>;
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,interconnect = <0x0>;
                        xlnx,ce-failing-registers = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,ue-failing-registers = <0x0>;
                        xlnx,s-axi-ctrl-data-width = <0x20>;
                        xlnx,bram-awidth = <0x20>;
                        xlnx,lmb-awidth = <0x20>;
                        phandle = <0x10>;
                };

                microblaze_0_local_memory_ilmb_bram_if_cntlr: lmb_bram_if_cntlr@1 {
                        xlnx,write-access = <0x2>;
                        compatible = "xlnx,lmb-bram-if-cntlr-4.0";
                        xlnx,ecc-onoff-register = <0x0>;
                        xlnx,ecc-onoff-reset-value = <0x1>;
                        xlnx,edk-special = "BRAM_CTRL";
                        xlnx,s-axi-ctrl-protocol = "AXI4LITE";
                        xlnx,mask = <0x0 0x0>;
                        xlnx,mask1 = <0x0 0x800000>;
                        xlnx,rable = <0x0>;
                        xlnx,mask2 = <0x0 0x800000>;
                        xlnx,fault-inject = <0x0>;
                        xlnx,mask3 = <0x0 0x800000>;
                        xlnx,arbitration = <0x0>;
                        xlnx,num-lmb = <0x1>;
                        xlnx,mask4 = <0x0 0x800000>;
                        reg = <0x0 0x8000>;
                        xlnx,s-axi-ctrl-addr-width = <0x20>;
                        xlnx,mask5 = <0x0 0x800000>;
                        xlnx,ecc-status-registers = <0x0>;
                        xlnx,mask6 = <0x0 0x800000>;
                        xlnx,lmb-protocol = <0x0>;
                        xlnx,ce-counter-width = <0x0>;
                        xlnx,mask7 = <0x0 0x800000>;
                        xlnx,ecc = <0x0>;
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,interconnect = <0x0>;
                        xlnx,ce-failing-registers = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,ue-failing-registers = <0x0>;
                        xlnx,s-axi-ctrl-data-width = <0x20>;
                        xlnx,bram-awidth = <0x20>;
                        xlnx,lmb-awidth = <0x20>;
                        phandle = <0x11>;
                };

                serial_adc_pwm_top_0: serial_adc_pwm_top@10000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,serial-adc-pwm-top-1.0";
                        status = "okay";
                        xlnx,ip-name = "serial_adc_pwm_top";
                        xlnx,edk-iptype = "PERIPHERAL";
                        reg = <0x10000 0x1000>;
                        xlnx,name = "serial_adc_pwm_top_0";
                        phandle = <0x2>;
                };
        };

        microblaze_0_local_memory_dlmb_bram_if_cntlr_memory: memory@0 {
                compatible = "xlnx,lmb-bram-if-cntlr-4.0";
                device_type = "memory";
                reg = <0x0 0x8000>;
                phandle = <0x1>;
        };

        chosen {
                stdout-path = "serial0:115200n8";
        };

        aliases {
                serial0 = "/amba_pl/axi_uartlite@40600000";
                spi0 = "/amba_pl/axi_quad_spi@44a00000";
                spi1 = "/amba_pl/axi_quad_spi@44a10000";
                i2c0 = "/amba_pl/axi_iic@40800000";
        };

        __symbols__ {
                clock = "/clocks";
                clk_cpu = "/clocks/clk_cpu@0";
                clk_bus_0 = "/clocks/clk_bus_0@1";
                amba_pl = "/amba_pl";
                cpus_microblaze_0 = "/amba_pl/cpus_microblaze@0";
                microblaze_0 = "/amba_pl/cpus_microblaze@0/cpu@0";
                axi_iic_0 = "/amba_pl/axi_iic@40800000";
                axi_quad_spi_0 = "/amba_pl/axi_quad_spi@44a00000";
                axi_quad_spi_1 = "/amba_pl/axi_quad_spi@44a10000";
                axi_timer_0 = "/amba_pl/axi_timer@41c00000";
                axi_uartlite_0 = "/amba_pl/axi_uartlite@40600000";
                i2s_receiver_0 = "/amba_pl/i2s_receiver@44a20000";
                microblaze_0_axi_intc = "/amba_pl/axi_intc@41200000";
                microblaze_0_local_memory_dlmb_bram_if_cntlr = "/amba_pl/lmb_bram_if_cntlr@0";
                microblaze_0_local_memory_ilmb_bram_if_cntlr = "/amba_pl/lmb_bram_if_cntlr@1";
                serial_adc_pwm_top_0 = "/amba_pl/serial_adc_pwm_top@10000";
                microblaze_0_local_memory_dlmb_bram_if_cntlr_memory = "/memory@0";
        };
};
