Analysis & Synthesis report for SM_bot
Thu Jan 14 10:11:42 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |custom_xbee_test|XBEE_transmit:inst1|r_state
 10. State Machine - |custom_xbee_test|custom_color_sense:inst|r_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: custom_color_sense:inst
 16. Parameter Settings for User Entity Instance: pll_1:inst3|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: XBEE_transmit:inst1
 18. altpll Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 14 10:11:42 2021       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; SM_bot                                      ;
; Top-level Entity Name              ; custom_xbee_test                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; custom_xbee_test   ; SM_bot             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+
; XBEE_transmit.v                  ; yes             ; User Verilog HDL File              ; /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v         ;         ;
; custom_xbee_test.bdf             ; yes             ; User Block Diagram/Schematic File  ; /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/custom_xbee_test.bdf    ;         ;
; pll_1.v                          ; yes             ; User Wizard-Generated File         ; /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/pll_1.v                 ;         ;
; custom_color_sense.v             ; yes             ; Auto-Found Verilog HDL File        ; /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/custom_color_sense.v    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; /home/amshra267/intelFPGA/19.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                       ; /home/amshra267/intelFPGA/19.1/quartus/libraries/megafunctions/aglobal191.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; /home/amshra267/intelFPGA/19.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; /home/amshra267/intelFPGA/19.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; /home/amshra267/intelFPGA/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_1_altpll1.v               ; yes             ; Auto-Generated Megafunction        ; /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/db/pll_1_altpll1.v      ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
;                                             ;                    ;
; Total combinational functions               ; 0                  ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 0                  ;
;     -- 3 input functions                    ; 0                  ;
;     -- <=2 input functions                  ; 0                  ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 0                  ;
;     -- arithmetic mode                      ; 0                  ;
;                                             ;                    ;
; Total registers                             ; 0                  ;
;     -- Dedicated logic registers            ; 0                  ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 2                  ;
;                                             ;                    ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; xbee_serial~output ;
; Maximum fan-out                             ; 1                  ;
; Total fan-out                               ; 2                  ;
; Average fan-out                             ; 0.50               ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                           ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name      ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+------------------+--------------+
; |custom_xbee_test          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |custom_xbee_test   ; custom_xbee_test ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |custom_xbee_test|pll_1:inst3 ; pll_1.v         ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |custom_xbee_test|XBEE_transmit:inst1|r_state                                                             ;
+----------------------+-----------------+---------------------+----------------------+--------------+----------------------+
; Name                 ; r_state.CLEANUP ; r_state.TX_STOP_BIT ; r_state.TX_START_BIT ; r_state.IDLE ; r_state.TX_DATA_BITS ;
+----------------------+-----------------+---------------------+----------------------+--------------+----------------------+
; r_state.IDLE         ; 0               ; 0                   ; 0                    ; 0            ; 0                    ;
; r_state.TX_START_BIT ; 0               ; 0                   ; 1                    ; 1            ; 0                    ;
; r_state.TX_DATA_BITS ; 0               ; 0                   ; 0                    ; 1            ; 1                    ;
; r_state.TX_STOP_BIT  ; 0               ; 1                   ; 0                    ; 1            ; 0                    ;
; r_state.CLEANUP      ; 1               ; 0                   ; 0                    ; 1            ; 0                    ;
+----------------------+-----------------+---------------------+----------------------+--------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |custom_xbee_test|custom_color_sense:inst|r_state                                                                                             ;
+---------------------+-------------------+--------------------+--------------------+---------------------+------------------+-------------------+--------------+
; Name                ; r_state.BLUE_READ ; r_state.BLUE_START ; r_state.GREEN_READ ; r_state.GREEN_START ; r_state.RED_READ ; r_state.RED_START ; r_state.IDLE ;
+---------------------+-------------------+--------------------+--------------------+---------------------+------------------+-------------------+--------------+
; r_state.IDLE        ; 0                 ; 0                  ; 0                  ; 0                   ; 0                ; 0                 ; 0            ;
; r_state.RED_START   ; 0                 ; 0                  ; 0                  ; 0                   ; 0                ; 1                 ; 1            ;
; r_state.RED_READ    ; 0                 ; 0                  ; 0                  ; 0                   ; 1                ; 0                 ; 1            ;
; r_state.GREEN_START ; 0                 ; 0                  ; 0                  ; 1                   ; 0                ; 0                 ; 1            ;
; r_state.GREEN_READ  ; 0                 ; 0                  ; 1                  ; 0                   ; 0                ; 0                 ; 1            ;
; r_state.BLUE_START  ; 0                 ; 1                  ; 0                  ; 0                   ; 0                ; 0                 ; 1            ;
; r_state.BLUE_READ   ; 1                 ; 0                  ; 0                  ; 0                   ; 0                ; 0                 ; 1            ;
+---------------------+-------------------+--------------------+--------------------+---------------------+------------------+-------------------+--------------+


+------------------------------------------------------------------+
; Registers Removed During Synthesis                               ;
+---------------------------------------------+--------------------+
; Register name                               ; Reason for Removal ;
+---------------------------------------------+--------------------+
; XBEE_transmit:inst1|r_state~2               ; Lost fanout        ;
; XBEE_transmit:inst1|r_state~4               ; Lost fanout        ;
; custom_color_sense:inst|r_state~2           ; Lost fanout        ;
; custom_color_sense:inst|r_state~3           ; Lost fanout        ;
; custom_color_sense:inst|r_state~4           ; Lost fanout        ;
; XBEE_transmit:inst1|next[0..3]              ; Lost fanout        ;
; XBEE_transmit:inst1|r_clock_count[0..8]     ; Lost fanout        ;
; XBEE_transmit:inst1|r_bit_index[0..2]       ; Lost fanout        ;
; custom_color_sense:inst|counter[2..8]       ; Lost fanout        ;
; custom_color_sense:inst|out_color[0,1]      ; Lost fanout        ;
; custom_color_sense:inst|counter[0,1]        ; Lost fanout        ;
; custom_color_sense:inst|c_counter[0..8]     ; Lost fanout        ;
; XBEE_transmit:inst1|r_state.TX_DATA_BITS    ; Lost fanout        ;
; XBEE_transmit:inst1|r_state.IDLE            ; Lost fanout        ;
; XBEE_transmit:inst1|r_state.TX_START_BIT    ; Lost fanout        ;
; XBEE_transmit:inst1|r_state.TX_STOP_BIT     ; Lost fanout        ;
; XBEE_transmit:inst1|r_state.CLEANUP         ; Lost fanout        ;
; custom_color_sense:inst|r_state.IDLE        ; Lost fanout        ;
; custom_color_sense:inst|r_state.RED_START   ; Lost fanout        ;
; custom_color_sense:inst|r_state.RED_READ    ; Lost fanout        ;
; custom_color_sense:inst|r_state.GREEN_START ; Lost fanout        ;
; custom_color_sense:inst|r_state.GREEN_READ  ; Lost fanout        ;
; custom_color_sense:inst|r_state.BLUE_START  ; Lost fanout        ;
; custom_color_sense:inst|r_state.BLUE_READ   ; Lost fanout        ;
; Total Number of Removed Registers = 53      ;                    ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+--------------------------------------+--------------------+---------------------------------------------------------------------------------+
; Register name                        ; Reason for Removal ; Registers Removed due to This Register                                          ;
+--------------------------------------+--------------------+---------------------------------------------------------------------------------+
; XBEE_transmit:inst1|r_state~2        ; Lost Fanouts       ; XBEE_transmit:inst1|r_clock_count[8], XBEE_transmit:inst1|r_clock_count[7],     ;
;                                      ;                    ; XBEE_transmit:inst1|r_bit_index[0], XBEE_transmit:inst1|r_bit_index[1],         ;
;                                      ;                    ; XBEE_transmit:inst1|r_bit_index[2], XBEE_transmit:inst1|r_state.TX_DATA_BITS,   ;
;                                      ;                    ; XBEE_transmit:inst1|r_state.IDLE, XBEE_transmit:inst1|r_state.TX_START_BIT,     ;
;                                      ;                    ; XBEE_transmit:inst1|r_state.TX_STOP_BIT, XBEE_transmit:inst1|r_state.CLEANUP    ;
; custom_color_sense:inst|r_state~2    ; Lost Fanouts       ; custom_color_sense:inst|counter[8], custom_color_sense:inst|counter[7],         ;
;                                      ;                    ; custom_color_sense:inst|r_state.IDLE, custom_color_sense:inst|r_state.RED_READ, ;
;                                      ;                    ; custom_color_sense:inst|r_state.GREEN_READ                                      ;
; custom_color_sense:inst|r_state~3    ; Lost Fanouts       ; custom_color_sense:inst|r_state.RED_START,                                      ;
;                                      ;                    ; custom_color_sense:inst|r_state.BLUE_START,                                     ;
;                                      ;                    ; custom_color_sense:inst|r_state.BLUE_READ                                       ;
; XBEE_transmit:inst1|next[1]          ; Lost Fanouts       ; XBEE_transmit:inst1|next[0], XBEE_transmit:inst1|next[2],                       ;
;                                      ;                    ; XBEE_transmit:inst1|next[3]                                                     ;
; custom_color_sense:inst|out_color[0] ; Lost Fanouts       ; custom_color_sense:inst|c_counter[8], custom_color_sense:inst|c_counter[7],     ;
;                                      ;                    ; custom_color_sense:inst|c_counter[6]                                            ;
; custom_color_sense:inst|r_state~4    ; Lost Fanouts       ; custom_color_sense:inst|r_state.GREEN_START                                     ;
+--------------------------------------+--------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |custom_xbee_test|XBEE_transmit:inst1|next[1]          ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |custom_xbee_test|XBEE_transmit:inst1|r_clock_count[6] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |custom_xbee_test|custom_color_sense:inst|counter[0]   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |custom_xbee_test|custom_color_sense:inst|out_color[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |custom_xbee_test|XBEE_transmit:inst1|next[0]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_color_sense:inst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                             ;
; RED_START      ; 001   ; Unsigned Binary                             ;
; RED_READ       ; 010   ; Unsigned Binary                             ;
; GREEN_START    ; 011   ; Unsigned Binary                             ;
; GREEN_READ     ; 100   ; Unsigned Binary                             ;
; BLUE_START     ; 101   ; Unsigned Binary                             ;
; BLUE_READ      ; 110   ; Unsigned Binary                             ;
; R_THRESH_HIGH  ; 120   ; Signed Integer                              ;
; R_THRESH_LOW   ; 100   ; Signed Integer                              ;
; G_THRESH_HIGH  ; 96    ; Signed Integer                              ;
; G_THRESH_LOW   ; 68    ; Signed Integer                              ;
; B_THRESH_HIGH  ; 99    ; Signed Integer                              ;
; B_THRESH_LOW   ; 73    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_1:inst3|altpll:altpll_component ;
+-------------------------------+-------------------------+------------------------+
; Parameter Name                ; Value                   ; Type                   ;
+-------------------------------+-------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                ;
; PLL_TYPE                      ; AUTO                    ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_1 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                ;
; LOCK_HIGH                     ; 1                       ; Untyped                ;
; LOCK_LOW                      ; 1                       ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                ;
; SKIP_VCO                      ; OFF                     ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                ;
; BANDWIDTH                     ; 0                       ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                ;
; DOWN_SPREAD                   ; 0                       ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 3                       ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 11                      ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK2_DIVIDE_BY                ; 500                     ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 5000                    ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                ;
; DPA_DIVIDER                   ; 0                       ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                ;
; VCO_MIN                       ; 0                       ; Untyped                ;
; VCO_MAX                       ; 0                       ; Untyped                ;
; VCO_CENTER                    ; 0                       ; Untyped                ;
; PFD_MIN                       ; 0                       ; Untyped                ;
; PFD_MAX                       ; 0                       ; Untyped                ;
; M_INITIAL                     ; 0                       ; Untyped                ;
; M                             ; 0                       ; Untyped                ;
; N                             ; 1                       ; Untyped                ;
; M2                            ; 1                       ; Untyped                ;
; N2                            ; 1                       ; Untyped                ;
; SS                            ; 1                       ; Untyped                ;
; C0_HIGH                       ; 0                       ; Untyped                ;
; C1_HIGH                       ; 0                       ; Untyped                ;
; C2_HIGH                       ; 0                       ; Untyped                ;
; C3_HIGH                       ; 0                       ; Untyped                ;
; C4_HIGH                       ; 0                       ; Untyped                ;
; C5_HIGH                       ; 0                       ; Untyped                ;
; C6_HIGH                       ; 0                       ; Untyped                ;
; C7_HIGH                       ; 0                       ; Untyped                ;
; C8_HIGH                       ; 0                       ; Untyped                ;
; C9_HIGH                       ; 0                       ; Untyped                ;
; C0_LOW                        ; 0                       ; Untyped                ;
; C1_LOW                        ; 0                       ; Untyped                ;
; C2_LOW                        ; 0                       ; Untyped                ;
; C3_LOW                        ; 0                       ; Untyped                ;
; C4_LOW                        ; 0                       ; Untyped                ;
; C5_LOW                        ; 0                       ; Untyped                ;
; C6_LOW                        ; 0                       ; Untyped                ;
; C7_LOW                        ; 0                       ; Untyped                ;
; C8_LOW                        ; 0                       ; Untyped                ;
; C9_LOW                        ; 0                       ; Untyped                ;
; C0_INITIAL                    ; 0                       ; Untyped                ;
; C1_INITIAL                    ; 0                       ; Untyped                ;
; C2_INITIAL                    ; 0                       ; Untyped                ;
; C3_INITIAL                    ; 0                       ; Untyped                ;
; C4_INITIAL                    ; 0                       ; Untyped                ;
; C5_INITIAL                    ; 0                       ; Untyped                ;
; C6_INITIAL                    ; 0                       ; Untyped                ;
; C7_INITIAL                    ; 0                       ; Untyped                ;
; C8_INITIAL                    ; 0                       ; Untyped                ;
; C9_INITIAL                    ; 0                       ; Untyped                ;
; C0_MODE                       ; BYPASS                  ; Untyped                ;
; C1_MODE                       ; BYPASS                  ; Untyped                ;
; C2_MODE                       ; BYPASS                  ; Untyped                ;
; C3_MODE                       ; BYPASS                  ; Untyped                ;
; C4_MODE                       ; BYPASS                  ; Untyped                ;
; C5_MODE                       ; BYPASS                  ; Untyped                ;
; C6_MODE                       ; BYPASS                  ; Untyped                ;
; C7_MODE                       ; BYPASS                  ; Untyped                ;
; C8_MODE                       ; BYPASS                  ; Untyped                ;
; C9_MODE                       ; BYPASS                  ; Untyped                ;
; C0_PH                         ; 0                       ; Untyped                ;
; C1_PH                         ; 0                       ; Untyped                ;
; C2_PH                         ; 0                       ; Untyped                ;
; C3_PH                         ; 0                       ; Untyped                ;
; C4_PH                         ; 0                       ; Untyped                ;
; C5_PH                         ; 0                       ; Untyped                ;
; C6_PH                         ; 0                       ; Untyped                ;
; C7_PH                         ; 0                       ; Untyped                ;
; C8_PH                         ; 0                       ; Untyped                ;
; C9_PH                         ; 0                       ; Untyped                ;
; L0_HIGH                       ; 1                       ; Untyped                ;
; L1_HIGH                       ; 1                       ; Untyped                ;
; G0_HIGH                       ; 1                       ; Untyped                ;
; G1_HIGH                       ; 1                       ; Untyped                ;
; G2_HIGH                       ; 1                       ; Untyped                ;
; G3_HIGH                       ; 1                       ; Untyped                ;
; E0_HIGH                       ; 1                       ; Untyped                ;
; E1_HIGH                       ; 1                       ; Untyped                ;
; E2_HIGH                       ; 1                       ; Untyped                ;
; E3_HIGH                       ; 1                       ; Untyped                ;
; L0_LOW                        ; 1                       ; Untyped                ;
; L1_LOW                        ; 1                       ; Untyped                ;
; G0_LOW                        ; 1                       ; Untyped                ;
; G1_LOW                        ; 1                       ; Untyped                ;
; G2_LOW                        ; 1                       ; Untyped                ;
; G3_LOW                        ; 1                       ; Untyped                ;
; E0_LOW                        ; 1                       ; Untyped                ;
; E1_LOW                        ; 1                       ; Untyped                ;
; E2_LOW                        ; 1                       ; Untyped                ;
; E3_LOW                        ; 1                       ; Untyped                ;
; L0_INITIAL                    ; 1                       ; Untyped                ;
; L1_INITIAL                    ; 1                       ; Untyped                ;
; G0_INITIAL                    ; 1                       ; Untyped                ;
; G1_INITIAL                    ; 1                       ; Untyped                ;
; G2_INITIAL                    ; 1                       ; Untyped                ;
; G3_INITIAL                    ; 1                       ; Untyped                ;
; E0_INITIAL                    ; 1                       ; Untyped                ;
; E1_INITIAL                    ; 1                       ; Untyped                ;
; E2_INITIAL                    ; 1                       ; Untyped                ;
; E3_INITIAL                    ; 1                       ; Untyped                ;
; L0_MODE                       ; BYPASS                  ; Untyped                ;
; L1_MODE                       ; BYPASS                  ; Untyped                ;
; G0_MODE                       ; BYPASS                  ; Untyped                ;
; G1_MODE                       ; BYPASS                  ; Untyped                ;
; G2_MODE                       ; BYPASS                  ; Untyped                ;
; G3_MODE                       ; BYPASS                  ; Untyped                ;
; E0_MODE                       ; BYPASS                  ; Untyped                ;
; E1_MODE                       ; BYPASS                  ; Untyped                ;
; E2_MODE                       ; BYPASS                  ; Untyped                ;
; E3_MODE                       ; BYPASS                  ; Untyped                ;
; L0_PH                         ; 0                       ; Untyped                ;
; L1_PH                         ; 0                       ; Untyped                ;
; G0_PH                         ; 0                       ; Untyped                ;
; G1_PH                         ; 0                       ; Untyped                ;
; G2_PH                         ; 0                       ; Untyped                ;
; G3_PH                         ; 0                       ; Untyped                ;
; E0_PH                         ; 0                       ; Untyped                ;
; E1_PH                         ; 0                       ; Untyped                ;
; E2_PH                         ; 0                       ; Untyped                ;
; E3_PH                         ; 0                       ; Untyped                ;
; M_PH                          ; 0                       ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                ;
; CLK0_COUNTER                  ; G0                      ; Untyped                ;
; CLK1_COUNTER                  ; G0                      ; Untyped                ;
; CLK2_COUNTER                  ; G0                      ; Untyped                ;
; CLK3_COUNTER                  ; G0                      ; Untyped                ;
; CLK4_COUNTER                  ; G0                      ; Untyped                ;
; CLK5_COUNTER                  ; G0                      ; Untyped                ;
; CLK6_COUNTER                  ; E0                      ; Untyped                ;
; CLK7_COUNTER                  ; E1                      ; Untyped                ;
; CLK8_COUNTER                  ; E2                      ; Untyped                ;
; CLK9_COUNTER                  ; E3                      ; Untyped                ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                ;
; M_TIME_DELAY                  ; 0                       ; Untyped                ;
; N_TIME_DELAY                  ; 0                       ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                ;
; VCO_POST_SCALE                ; 0                       ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                ;
; PORT_CLK2                     ; PORT_USED               ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                ;
; CBXI_PARAMETER                ; pll_1_altpll1           ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE         ;
+-------------------------------+-------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XBEE_transmit:inst1 ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; clks_per_bit   ; 434      ; Signed Integer                       ;
; IDLE           ; 000      ; Unsigned Binary                      ;
; TX_START_BIT   ; 001      ; Unsigned Binary                      ;
; TX_DATA_BITS   ; 011      ; Unsigned Binary                      ;
; TX_STOP_BIT    ; 100      ; Unsigned Binary                      ;
; CLEANUP        ; 101      ; Unsigned Binary                      ;
; HASH           ; 00100011 ; Unsigned Binary                      ;
; DASH           ; 00101101 ; Unsigned Binary                      ;
; CHARS          ; 01010011 ; Unsigned Binary                      ;
; CHARI          ; 01001001 ; Unsigned Binary                      ;
; CHARF          ; 01000110 ; Unsigned Binary                      ;
; CHARC          ; 01000011 ; Unsigned Binary                      ;
; CHART          ; 01010100 ; Unsigned Binary                      ;
; CHARW          ; 01010111 ; Unsigned Binary                      ;
; CHARN          ; 01001110 ; Unsigned Binary                      ;
; CHARO          ; 01001111 ; Unsigned Binary                      ;
; CHARD          ; 01000100 ; Unsigned Binary                      ;
; CHARE          ; 01000101 ; Unsigned Binary                      ;
; ZERO           ; 00110000 ; Unsigned Binary                      ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; pll_1:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 2                           ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jan 14 10:11:34 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SM_bot -c SM_bot
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Line_follow.v
    Info (12023): Found entity 1: Line_follow File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/Line_follow.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pwm.v
    Info (12023): Found entity 1: pwm File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/pwm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_sense.v
    Info (12023): Found entity 1: color_sense File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/color_sense.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file custom_pwm.v
    Info (12023): Found entity 1: custom_pwm File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/custom_pwm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file XBEE_transmit.v
    Info (12023): Found entity 1: XBEE_transmit File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ADC.v
    Info (12023): Found entity 1: ADC File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/ADC.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file SM_bot.bdf
    Info (12023): Found entity 1: SM_bot
Info (12021): Found 1 design units, including 1 entities, in source file SM_bot_T.v
    Info (12023): Found entity 1: SM_bot_T File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/SM_bot_T.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file custom_pwm1.bdf
    Info (12023): Found entity 1: custom_pwm1
Info (12021): Found 1 design units, including 1 entities, in source file custom_xbee_test.bdf
    Info (12023): Found entity 1: custom_xbee_test
Info (12021): Found 1 design units, including 1 entities, in source file pll_1.v
    Info (12023): Found entity 1: pll_1 File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/pll_1.v Line: 40
Info (12127): Elaborating entity "custom_xbee_test" for the top level hierarchy
Warning (275043): Pin "xbee_serial" is missing source
Warning (12125): Using design file custom_color_sense.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: custom_color_sense File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/custom_color_sense.v Line: 1
Info (12128): Elaborating entity "custom_color_sense" for hierarchy "custom_color_sense:inst"
Warning (10036): Verilog HDL or VHDL warning at custom_color_sense.v(28): object "out_s2" assigned a value but never read File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/custom_color_sense.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at custom_color_sense.v(29): object "out_s3" assigned a value but never read File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/custom_color_sense.v Line: 29
Info (12128): Elaborating entity "pll_1" for hierarchy "pll_1:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_1:inst3|altpll:altpll_component" File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/pll_1.v Line: 99
Info (12130): Elaborated megafunction instantiation "pll_1:inst3|altpll:altpll_component" File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/pll_1.v Line: 99
Info (12133): Instantiated megafunction "pll_1:inst3|altpll:altpll_component" with the following parameter: File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/pll_1.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "11"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "500"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_1_altpll1.v
    Info (12023): Found entity 1: pll_1_altpll1 File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/db/pll_1_altpll1.v Line: 30
Info (12128): Elaborating entity "pll_1_altpll1" for hierarchy "pll_1:inst3|altpll:altpll_component|pll_1_altpll1:auto_generated" File: /home/amshra267/intelFPGA/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "XBEE_transmit" for hierarchy "XBEE_transmit:inst1"
Warning (10036): Verilog HDL or VHDL warning at XBEE_transmit.v(36): object "r_TX_DONE" assigned a value but never read File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at XBEE_transmit.v(44): variable "c_next" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 44
Warning (10230): Verilog HDL assignment warning at XBEE_transmit.v(45): truncated value with size 32 to match size of target (4) File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at XBEE_transmit.v(47): variable "node_num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at XBEE_transmit.v(41): inferring latch(es) for variable "c_next", which holds its previous value in one or more paths through the always construct File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at XBEE_transmit.v(41): inferring latch(es) for variable "node_num", which holds its previous value in one or more paths through the always construct File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 41
Info (10041): Inferred latch for "_c_next" at XBEE_transmit.v(175) File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 175
Info (10041): Inferred latch for "node_num[0]" at XBEE_transmit.v(46) File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 46
Info (10041): Inferred latch for "node_num[1]" at XBEE_transmit.v(46) File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 46
Info (10041): Inferred latch for "node_num[2]" at XBEE_transmit.v(46) File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 46
Info (10041): Inferred latch for "node_num[3]" at XBEE_transmit.v(46) File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 46
Info (10041): Inferred latch for "c_next" at XBEE_transmit.v(43) File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/XBEE_transmit.v Line: 43
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_1:inst3|altpll:altpll_component|pll_1_altpll1:auto_generated|wire_pll1_clk[0]" File: /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/db/pll_1_altpll1.v Line: 78
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "xbee_serial" is stuck at GND
Info (17049): 53 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/output_files/SM_bot.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "inp_clk"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 940 megabytes
    Info: Processing ended: Thu Jan 14 10:11:42 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /media/amshra267/sa44/E--Yantra-Sankatmochan-Bot-/SM_bot/output_files/SM_bot.map.smsg.


