
LED_F412RET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c928  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ec  0800caf8  0800caf8  0001caf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d0e4  0800d0e4  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  0800d0e4  0800d0e4  0001d0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d0ec  0800d0ec  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d0ec  0800d0ec  0001d0ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d0f0  0800d0f0  0001d0f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800d0f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006330  20000208  0800d2fc  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006538  0800d2fc  00026538  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018475  00000000  00000000  0002027b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ca8  00000000  00000000  000386f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001728  00000000  00000000  0003c398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011fa  00000000  00000000  0003dac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024d45  00000000  00000000  0003ecba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e0de  00000000  00000000  000639ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5bec  00000000  00000000  00081add  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007898  00000000  00000000  001576cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0015ef64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000208 	.word	0x20000208
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cae0 	.word	0x0800cae0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000020c 	.word	0x2000020c
 800020c:	0800cae0 	.word	0x0800cae0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a6 	b.w	800102c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9e08      	ldr	r6, [sp, #32]
 8000d6a:	460d      	mov	r5, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	460f      	mov	r7, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4694      	mov	ip, r2
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0xe2>
 8000d7a:	fab2 f382 	clz	r3, r2
 8000d7e:	b143      	cbz	r3, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d84:	f1c3 0220 	rsb	r2, r3, #32
 8000d88:	409f      	lsls	r7, r3
 8000d8a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	409c      	lsls	r4, r3
 8000d92:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d96:	fa1f f58c 	uxth.w	r5, ip
 8000d9a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d9e:	0c22      	lsrs	r2, r4, #16
 8000da0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000da4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000da8:	fb01 f005 	mul.w	r0, r1, r5
 8000dac:	4290      	cmp	r0, r2
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db0:	eb1c 0202 	adds.w	r2, ip, r2
 8000db4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000db8:	f080 811c 	bcs.w	8000ff4 <__udivmoddi4+0x290>
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	f240 8119 	bls.w	8000ff4 <__udivmoddi4+0x290>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	4462      	add	r2, ip
 8000dc6:	1a12      	subs	r2, r2, r0
 8000dc8:	b2a4      	uxth	r4, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dd6:	fb00 f505 	mul.w	r5, r0, r5
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	d90a      	bls.n	8000df4 <__udivmoddi4+0x90>
 8000dde:	eb1c 0404 	adds.w	r4, ip, r4
 8000de2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de6:	f080 8107 	bcs.w	8000ff8 <__udivmoddi4+0x294>
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	f240 8104 	bls.w	8000ff8 <__udivmoddi4+0x294>
 8000df0:	4464      	add	r4, ip
 8000df2:	3802      	subs	r0, #2
 8000df4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11e      	cbz	r6, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40dc      	lsrs	r4, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	e9c6 4300 	strd	r4, r3, [r6]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0xbc>
 8000e0e:	2e00      	cmp	r6, #0
 8000e10:	f000 80ed 	beq.w	8000fee <__udivmoddi4+0x28a>
 8000e14:	2100      	movs	r1, #0
 8000e16:	e9c6 0500 	strd	r0, r5, [r6]
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e20:	fab3 f183 	clz	r1, r3
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d149      	bne.n	8000ebc <__udivmoddi4+0x158>
 8000e28:	42ab      	cmp	r3, r5
 8000e2a:	d302      	bcc.n	8000e32 <__udivmoddi4+0xce>
 8000e2c:	4282      	cmp	r2, r0
 8000e2e:	f200 80f8 	bhi.w	8001022 <__udivmoddi4+0x2be>
 8000e32:	1a84      	subs	r4, r0, r2
 8000e34:	eb65 0203 	sbc.w	r2, r5, r3
 8000e38:	2001      	movs	r0, #1
 8000e3a:	4617      	mov	r7, r2
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d0e2      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	e9c6 4700 	strd	r4, r7, [r6]
 8000e44:	e7df      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e46:	b902      	cbnz	r2, 8000e4a <__udivmoddi4+0xe6>
 8000e48:	deff      	udf	#255	; 0xff
 8000e4a:	fab2 f382 	clz	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f040 8090 	bne.w	8000f74 <__udivmoddi4+0x210>
 8000e54:	1a8a      	subs	r2, r1, r2
 8000e56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e5a:	fa1f fe8c 	uxth.w	lr, ip
 8000e5e:	2101      	movs	r1, #1
 8000e60:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e64:	fb07 2015 	mls	r0, r7, r5, r2
 8000e68:	0c22      	lsrs	r2, r4, #16
 8000e6a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e6e:	fb0e f005 	mul.w	r0, lr, r5
 8000e72:	4290      	cmp	r0, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x124>
 8000e76:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x122>
 8000e80:	4290      	cmp	r0, r2
 8000e82:	f200 80cb 	bhi.w	800101c <__udivmoddi4+0x2b8>
 8000e86:	4645      	mov	r5, r8
 8000e88:	1a12      	subs	r2, r2, r0
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e90:	fb07 2210 	mls	r2, r7, r0, r2
 8000e94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e98:	fb0e fe00 	mul.w	lr, lr, r0
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x14e>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x14c>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	f200 80bb 	bhi.w	8001026 <__udivmoddi4+0x2c2>
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	eba4 040e 	sub.w	r4, r4, lr
 8000eb6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eba:	e79f      	b.n	8000dfc <__udivmoddi4+0x98>
 8000ebc:	f1c1 0720 	rsb	r7, r1, #32
 8000ec0:	408b      	lsls	r3, r1
 8000ec2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eca:	fa05 f401 	lsl.w	r4, r5, r1
 8000ece:	fa20 f307 	lsr.w	r3, r0, r7
 8000ed2:	40fd      	lsrs	r5, r7
 8000ed4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed8:	4323      	orrs	r3, r4
 8000eda:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ede:	fa1f fe8c 	uxth.w	lr, ip
 8000ee2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ee6:	0c1c      	lsrs	r4, r3, #16
 8000ee8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eec:	fb08 f50e 	mul.w	r5, r8, lr
 8000ef0:	42a5      	cmp	r5, r4
 8000ef2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef6:	fa00 f001 	lsl.w	r0, r0, r1
 8000efa:	d90b      	bls.n	8000f14 <__udivmoddi4+0x1b0>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f04:	f080 8088 	bcs.w	8001018 <__udivmoddi4+0x2b4>
 8000f08:	42a5      	cmp	r5, r4
 8000f0a:	f240 8085 	bls.w	8001018 <__udivmoddi4+0x2b4>
 8000f0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f12:	4464      	add	r4, ip
 8000f14:	1b64      	subs	r4, r4, r5
 8000f16:	b29d      	uxth	r5, r3
 8000f18:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f1c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f20:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f24:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f28:	45a6      	cmp	lr, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x1da>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f34:	d26c      	bcs.n	8001010 <__udivmoddi4+0x2ac>
 8000f36:	45a6      	cmp	lr, r4
 8000f38:	d96a      	bls.n	8001010 <__udivmoddi4+0x2ac>
 8000f3a:	3b02      	subs	r3, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f42:	fba3 9502 	umull	r9, r5, r3, r2
 8000f46:	eba4 040e 	sub.w	r4, r4, lr
 8000f4a:	42ac      	cmp	r4, r5
 8000f4c:	46c8      	mov	r8, r9
 8000f4e:	46ae      	mov	lr, r5
 8000f50:	d356      	bcc.n	8001000 <__udivmoddi4+0x29c>
 8000f52:	d053      	beq.n	8000ffc <__udivmoddi4+0x298>
 8000f54:	b156      	cbz	r6, 8000f6c <__udivmoddi4+0x208>
 8000f56:	ebb0 0208 	subs.w	r2, r0, r8
 8000f5a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f62:	40ca      	lsrs	r2, r1
 8000f64:	40cc      	lsrs	r4, r1
 8000f66:	4317      	orrs	r7, r2
 8000f68:	e9c6 7400 	strd	r7, r4, [r6]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f74:	f1c3 0120 	rsb	r1, r3, #32
 8000f78:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f7c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f80:	fa25 f101 	lsr.w	r1, r5, r1
 8000f84:	409d      	lsls	r5, r3
 8000f86:	432a      	orrs	r2, r5
 8000f88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f8c:	fa1f fe8c 	uxth.w	lr, ip
 8000f90:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f94:	fb07 1510 	mls	r5, r7, r0, r1
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f9e:	fb00 f50e 	mul.w	r5, r0, lr
 8000fa2:	428d      	cmp	r5, r1
 8000fa4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fa8:	d908      	bls.n	8000fbc <__udivmoddi4+0x258>
 8000faa:	eb1c 0101 	adds.w	r1, ip, r1
 8000fae:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb2:	d22f      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fb4:	428d      	cmp	r5, r1
 8000fb6:	d92d      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fb8:	3802      	subs	r0, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	1b49      	subs	r1, r1, r5
 8000fbe:	b292      	uxth	r2, r2
 8000fc0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fc4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fc8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fcc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fd0:	4291      	cmp	r1, r2
 8000fd2:	d908      	bls.n	8000fe6 <__udivmoddi4+0x282>
 8000fd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fd8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fdc:	d216      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000fde:	4291      	cmp	r1, r2
 8000fe0:	d914      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000fe2:	3d02      	subs	r5, #2
 8000fe4:	4462      	add	r2, ip
 8000fe6:	1a52      	subs	r2, r2, r1
 8000fe8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fec:	e738      	b.n	8000e60 <__udivmoddi4+0xfc>
 8000fee:	4631      	mov	r1, r6
 8000ff0:	4630      	mov	r0, r6
 8000ff2:	e708      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000ff4:	4639      	mov	r1, r7
 8000ff6:	e6e6      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	e6fb      	b.n	8000df4 <__udivmoddi4+0x90>
 8000ffc:	4548      	cmp	r0, r9
 8000ffe:	d2a9      	bcs.n	8000f54 <__udivmoddi4+0x1f0>
 8001000:	ebb9 0802 	subs.w	r8, r9, r2
 8001004:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001008:	3b01      	subs	r3, #1
 800100a:	e7a3      	b.n	8000f54 <__udivmoddi4+0x1f0>
 800100c:	4645      	mov	r5, r8
 800100e:	e7ea      	b.n	8000fe6 <__udivmoddi4+0x282>
 8001010:	462b      	mov	r3, r5
 8001012:	e794      	b.n	8000f3e <__udivmoddi4+0x1da>
 8001014:	4640      	mov	r0, r8
 8001016:	e7d1      	b.n	8000fbc <__udivmoddi4+0x258>
 8001018:	46d0      	mov	r8, sl
 800101a:	e77b      	b.n	8000f14 <__udivmoddi4+0x1b0>
 800101c:	3d02      	subs	r5, #2
 800101e:	4462      	add	r2, ip
 8001020:	e732      	b.n	8000e88 <__udivmoddi4+0x124>
 8001022:	4608      	mov	r0, r1
 8001024:	e70a      	b.n	8000e3c <__udivmoddi4+0xd8>
 8001026:	4464      	add	r4, ip
 8001028:	3802      	subs	r0, #2
 800102a:	e742      	b.n	8000eb2 <__udivmoddi4+0x14e>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001036:	463b      	mov	r3, r7
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001042:	4b28      	ldr	r3, [pc, #160]	; (80010e4 <MX_ADC1_Init+0xb4>)
 8001044:	4a28      	ldr	r2, [pc, #160]	; (80010e8 <MX_ADC1_Init+0xb8>)
 8001046:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001048:	4b26      	ldr	r3, [pc, #152]	; (80010e4 <MX_ADC1_Init+0xb4>)
 800104a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800104e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001050:	4b24      	ldr	r3, [pc, #144]	; (80010e4 <MX_ADC1_Init+0xb4>)
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001056:	4b23      	ldr	r3, [pc, #140]	; (80010e4 <MX_ADC1_Init+0xb4>)
 8001058:	2201      	movs	r2, #1
 800105a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800105c:	4b21      	ldr	r3, [pc, #132]	; (80010e4 <MX_ADC1_Init+0xb4>)
 800105e:	2201      	movs	r2, #1
 8001060:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001062:	4b20      	ldr	r3, [pc, #128]	; (80010e4 <MX_ADC1_Init+0xb4>)
 8001064:	2200      	movs	r2, #0
 8001066:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800106a:	4b1e      	ldr	r3, [pc, #120]	; (80010e4 <MX_ADC1_Init+0xb4>)
 800106c:	2200      	movs	r2, #0
 800106e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001070:	4b1c      	ldr	r3, [pc, #112]	; (80010e4 <MX_ADC1_Init+0xb4>)
 8001072:	4a1e      	ldr	r2, [pc, #120]	; (80010ec <MX_ADC1_Init+0xbc>)
 8001074:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001076:	4b1b      	ldr	r3, [pc, #108]	; (80010e4 <MX_ADC1_Init+0xb4>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 800107c:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <MX_ADC1_Init+0xb4>)
 800107e:	2202      	movs	r2, #2
 8001080:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001082:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <MX_ADC1_Init+0xb4>)
 8001084:	2201      	movs	r2, #1
 8001086:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800108a:	4b16      	ldr	r3, [pc, #88]	; (80010e4 <MX_ADC1_Init+0xb4>)
 800108c:	2200      	movs	r2, #0
 800108e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001090:	4814      	ldr	r0, [pc, #80]	; (80010e4 <MX_ADC1_Init+0xb4>)
 8001092:	f002 fc4d 	bl	8003930 <HAL_ADC_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800109c:	f001 ff80 	bl	8002fa0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010a4:	2301      	movs	r3, #1
 80010a6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80010a8:	2306      	movs	r3, #6
 80010aa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ac:	463b      	mov	r3, r7
 80010ae:	4619      	mov	r1, r3
 80010b0:	480c      	ldr	r0, [pc, #48]	; (80010e4 <MX_ADC1_Init+0xb4>)
 80010b2:	f002 fd8f 	bl	8003bd4 <HAL_ADC_ConfigChannel>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010bc:	f001 ff70 	bl	8002fa0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80010c0:	2303      	movs	r3, #3
 80010c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80010c4:	2302      	movs	r3, #2
 80010c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010c8:	463b      	mov	r3, r7
 80010ca:	4619      	mov	r1, r3
 80010cc:	4805      	ldr	r0, [pc, #20]	; (80010e4 <MX_ADC1_Init+0xb4>)
 80010ce:	f002 fd81 	bl	8003bd4 <HAL_ADC_ConfigChannel>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010d8:	f001 ff62 	bl	8002fa0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000224 	.word	0x20000224
 80010e8:	40012000 	.word	0x40012000
 80010ec:	0f000001 	.word	0x0f000001

080010f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08a      	sub	sp, #40	; 0x28
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a2f      	ldr	r2, [pc, #188]	; (80011cc <HAL_ADC_MspInit+0xdc>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d157      	bne.n	80011c2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	4b2e      	ldr	r3, [pc, #184]	; (80011d0 <HAL_ADC_MspInit+0xe0>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111a:	4a2d      	ldr	r2, [pc, #180]	; (80011d0 <HAL_ADC_MspInit+0xe0>)
 800111c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001120:	6453      	str	r3, [r2, #68]	; 0x44
 8001122:	4b2b      	ldr	r3, [pc, #172]	; (80011d0 <HAL_ADC_MspInit+0xe0>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800112a:	613b      	str	r3, [r7, #16]
 800112c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	4b27      	ldr	r3, [pc, #156]	; (80011d0 <HAL_ADC_MspInit+0xe0>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	4a26      	ldr	r2, [pc, #152]	; (80011d0 <HAL_ADC_MspInit+0xe0>)
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	6313      	str	r3, [r2, #48]	; 0x30
 800113e:	4b24      	ldr	r3, [pc, #144]	; (80011d0 <HAL_ADC_MspInit+0xe0>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = NTC_Pin|ACC_Z_Pin;
 800114a:	2309      	movs	r3, #9
 800114c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800114e:	2303      	movs	r3, #3
 8001150:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	4619      	mov	r1, r3
 800115c:	481d      	ldr	r0, [pc, #116]	; (80011d4 <HAL_ADC_MspInit+0xe4>)
 800115e:	f003 fc89 	bl	8004a74 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001162:	4b1d      	ldr	r3, [pc, #116]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 8001164:	4a1d      	ldr	r2, [pc, #116]	; (80011dc <HAL_ADC_MspInit+0xec>)
 8001166:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001168:	4b1b      	ldr	r3, [pc, #108]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 800116a:	2200      	movs	r2, #0
 800116c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800116e:	4b1a      	ldr	r3, [pc, #104]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001174:	4b18      	ldr	r3, [pc, #96]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800117a:	4b17      	ldr	r3, [pc, #92]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 800117c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001180:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001182:	4b15      	ldr	r3, [pc, #84]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 8001184:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001188:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800118a:	4b13      	ldr	r3, [pc, #76]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 800118c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001190:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001192:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 8001194:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001198:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800119a:	4b0f      	ldr	r3, [pc, #60]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 800119c:	2200      	movs	r2, #0
 800119e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011a0:	4b0d      	ldr	r3, [pc, #52]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011a6:	480c      	ldr	r0, [pc, #48]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 80011a8:	f003 f8c6 	bl	8004338 <HAL_DMA_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80011b2:	f001 fef5 	bl	8002fa0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a07      	ldr	r2, [pc, #28]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 80011ba:	639a      	str	r2, [r3, #56]	; 0x38
 80011bc:	4a06      	ldr	r2, [pc, #24]	; (80011d8 <HAL_ADC_MspInit+0xe8>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011c2:	bf00      	nop
 80011c4:	3728      	adds	r7, #40	; 0x28
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40012000 	.word	0x40012000
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40020000 	.word	0x40020000
 80011d8:	2000026c 	.word	0x2000026c
 80011dc:	40026410 	.word	0x40026410

080011e0 <ch395_gpio_init>:
 * @brief       ch395_gpio
 * @param       
 * @retval      
 */
void ch395_gpio_init( void )
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CH395_RST_GPIO_Port, CH395_RST_Pin, GPIO_PIN_SET);
 80011e4:	2201      	movs	r2, #1
 80011e6:	2101      	movs	r1, #1
 80011e8:	4803      	ldr	r0, [pc, #12]	; (80011f8 <ch395_gpio_init+0x18>)
 80011ea:	f003 fdd7 	bl	8004d9c <HAL_GPIO_WritePin>
    HAL_Delay(20);
 80011ee:	2014      	movs	r0, #20
 80011f0:	f002 fb7a 	bl	80038e8 <HAL_Delay>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40020400 	.word	0x40020400

080011fc <ch395_read_write_byte>:
 * @brief       SPI8
 * @param       d:ch395
 * @retval      
 */
uint8_t ch395_read_write_byte( uint8_t data )
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	71fb      	strb	r3, [r7, #7]
    uint8_t rxdata;
    rxdata = spi1_read_write_byte(data);       /* SPICH395Q */
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	4618      	mov	r0, r3
 800120a:	f001 ffb9 	bl	8003180 <spi1_read_write_byte>
 800120e:	4603      	mov	r3, r0
 8001210:	73fb      	strb	r3, [r7, #15]
    return rxdata;                             /*  */
 8001212:	7bfb      	ldrb	r3, [r7, #15]
}
 8001214:	4618      	mov	r0, r3
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <ch395_write_cmd>:
 * @brief       ch395
 * @param       ch395
 * @retval      
 */
void ch395_write_cmd( uint8_t mcmd )
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
    ch395_scs_hign;                         /* CSCS */
 8001226:	2201      	movs	r2, #1
 8001228:	2110      	movs	r1, #16
 800122a:	4809      	ldr	r0, [pc, #36]	; (8001250 <ch395_write_cmd+0x34>)
 800122c:	f003 fdb6 	bl	8004d9c <HAL_GPIO_WritePin>
    ch395_scs_low;                          /* CS */
 8001230:	2200      	movs	r2, #0
 8001232:	2110      	movs	r1, #16
 8001234:	4806      	ldr	r0, [pc, #24]	; (8001250 <ch395_write_cmd+0x34>)
 8001236:	f003 fdb1 	bl	8004d9c <HAL_GPIO_WritePin>
    ch395_read_write_byte(mcmd);            /* SPI */
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ffdd 	bl	80011fc <ch395_read_write_byte>
    HAL_Delay(2);                            /* ,1.5uS1.5uS */
 8001242:	2002      	movs	r0, #2
 8001244:	f002 fb50 	bl	80038e8 <HAL_Delay>

}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40020000 	.word	0x40020000

08001254 <ch395_write_data>:
 * @brief       ch395
 * @param       ch395
 * @retval      
 */
void ch395_write_data( uint8_t mdata )
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	71fb      	strb	r3, [r7, #7]
    ch395_read_write_byte(mdata);           /* SPI */
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ffcb 	bl	80011fc <ch395_read_write_byte>
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <ch395_read_data>:
 * @brief       ch395
 * @param       
 * @retval      
 */
uint8_t ch395_read_data( void )
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
    uint8_t i;
    i = ch395_read_write_byte(0xff);        /* SPI */
 8001274:	20ff      	movs	r0, #255	; 0xff
 8001276:	f7ff ffc1 	bl	80011fc <ch395_read_write_byte>
 800127a:	4603      	mov	r3, r0
 800127c:	71fb      	strb	r3, [r7, #7]
    return i;
 800127e:	79fb      	ldrb	r3, [r7, #7]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <ch395_keeplive_set>:
 * @brief       ch395_keeplive_set 
 * @param       
 * @retval      
 */
void ch395_keeplive_set(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
    ch395_keeplive_cnt(DEF_KEEP_LIVE_CNT);
 800128c:	20c8      	movs	r0, #200	; 0xc8
 800128e:	f001 fa2e 	bl	80026ee <ch395_keeplive_cnt>
    ch395_keeplive_idle(DEF_KEEP_LIVE_IDLE);
 8001292:	f643 2098 	movw	r0, #15000	; 0x3a98
 8001296:	f001 fa3a 	bl	800270e <ch395_keeplive_idle>
    ch395_keeplive_intvl(DEF_KEEP_LIVE_PERIOD);
 800129a:	f643 2098 	movw	r0, #15000	; 0x3a98
 800129e:	f001 fa5a 	bl	8002756 <ch395_keeplive_intvl>
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
	...

080012a8 <ch395q_socket_config>:
 * @brief       ch395 socket
 * @param       ch395_sokectSocket
 * @retval      
 */
uint8_t ch395q_socket_config(ch395_socket * ch395_sokect)
{
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
    if (ch395_sokect == NULL)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d101      	bne.n	80012ba <ch395q_socket_config+0x12>
    {
        return 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	e141      	b.n	800153e <ch395q_socket_config+0x296>
    }

    if (g_ch395q_sta.dhcp_status == DHCP_UP)                                    /* DHCP */
 80012ba:	4ba3      	ldr	r3, [pc, #652]	; (8001548 <ch395q_socket_config+0x2a0>)
 80012bc:	789b      	ldrb	r3, [r3, #2]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d164      	bne.n	800138c <ch395q_socket_config+0xe4>
    {
        ch395_sokect->net_info.ip[0] = g_ch395q_sta.ipinf_buf[0];
 80012c2:	4ba1      	ldr	r3, [pc, #644]	; (8001548 <ch395q_socket_config+0x2a0>)
 80012c4:	78da      	ldrb	r2, [r3, #3]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f883 2020 	strb.w	r2, [r3, #32]
        ch395_sokect->net_info.ip[1] = g_ch395q_sta.ipinf_buf[1];
 80012cc:	4b9e      	ldr	r3, [pc, #632]	; (8001548 <ch395q_socket_config+0x2a0>)
 80012ce:	791a      	ldrb	r2, [r3, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        ch395_sokect->net_info.ip[2] = g_ch395q_sta.ipinf_buf[2];
 80012d6:	4b9c      	ldr	r3, [pc, #624]	; (8001548 <ch395q_socket_config+0x2a0>)
 80012d8:	795a      	ldrb	r2, [r3, #5]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        ch395_sokect->net_info.ip[3] = g_ch395q_sta.ipinf_buf[3];
 80012e0:	4b99      	ldr	r3, [pc, #612]	; (8001548 <ch395q_socket_config+0x2a0>)
 80012e2:	799a      	ldrb	r2, [r3, #6]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

        ch395_sokect->net_info.gwip[0] = g_ch395q_sta.ipinf_buf[4];
 80012ea:	4b97      	ldr	r3, [pc, #604]	; (8001548 <ch395q_socket_config+0x2a0>)
 80012ec:	79da      	ldrb	r2, [r3, #7]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        ch395_sokect->net_info.gwip[1] = g_ch395q_sta.ipinf_buf[5];
 80012f4:	4b94      	ldr	r3, [pc, #592]	; (8001548 <ch395q_socket_config+0x2a0>)
 80012f6:	7a1a      	ldrb	r2, [r3, #8]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        ch395_sokect->net_info.gwip[2] = g_ch395q_sta.ipinf_buf[6];
 80012fe:	4b92      	ldr	r3, [pc, #584]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001300:	7a5a      	ldrb	r2, [r3, #9]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        ch395_sokect->net_info.gwip[3] = g_ch395q_sta.ipinf_buf[7];
 8001308:	4b8f      	ldr	r3, [pc, #572]	; (8001548 <ch395q_socket_config+0x2a0>)
 800130a:	7a9a      	ldrb	r2, [r3, #10]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

        ch395_sokect->net_info.mask[0] = g_ch395q_sta.ipinf_buf[8];
 8001312:	4b8d      	ldr	r3, [pc, #564]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001314:	7ada      	ldrb	r2, [r3, #11]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        ch395_sokect->net_info.mask[1] = g_ch395q_sta.ipinf_buf[9];
 800131c:	4b8a      	ldr	r3, [pc, #552]	; (8001548 <ch395q_socket_config+0x2a0>)
 800131e:	7b1a      	ldrb	r2, [r3, #12]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
        ch395_sokect->net_info.mask[2] = g_ch395q_sta.ipinf_buf[10];
 8001326:	4b88      	ldr	r3, [pc, #544]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001328:	7b5a      	ldrb	r2, [r3, #13]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        ch395_sokect->net_info.mask[3] = g_ch395q_sta.ipinf_buf[11];
 8001330:	4b85      	ldr	r3, [pc, #532]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001332:	7b9a      	ldrb	r2, [r3, #14]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

        ch395_sokect->net_info.dns1[0] = g_ch395q_sta.ipinf_buf[12];
 800133a:	4b83      	ldr	r3, [pc, #524]	; (8001548 <ch395q_socket_config+0x2a0>)
 800133c:	7bda      	ldrb	r2, [r3, #15]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
        ch395_sokect->net_info.dns1[1] = g_ch395q_sta.ipinf_buf[13];
 8001344:	4b80      	ldr	r3, [pc, #512]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001346:	7c1a      	ldrb	r2, [r3, #16]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
        ch395_sokect->net_info.dns1[2] = g_ch395q_sta.ipinf_buf[14];
 800134e:	4b7e      	ldr	r3, [pc, #504]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001350:	7c5a      	ldrb	r2, [r3, #17]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
        ch395_sokect->net_info.dns1[3] = g_ch395q_sta.ipinf_buf[15];
 8001358:	4b7b      	ldr	r3, [pc, #492]	; (8001548 <ch395q_socket_config+0x2a0>)
 800135a:	7c9a      	ldrb	r2, [r3, #18]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

        ch395_sokect->net_info.dns2[0] = g_ch395q_sta.ipinf_buf[16];
 8001362:	4b79      	ldr	r3, [pc, #484]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001364:	7cda      	ldrb	r2, [r3, #19]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        ch395_sokect->net_info.dns2[1] = g_ch395q_sta.ipinf_buf[17];
 800136c:	4b76      	ldr	r3, [pc, #472]	; (8001548 <ch395q_socket_config+0x2a0>)
 800136e:	7d1a      	ldrb	r2, [r3, #20]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
        ch395_sokect->net_info.dns2[2] = g_ch395q_sta.ipinf_buf[18];
 8001376:	4b74      	ldr	r3, [pc, #464]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001378:	7d5a      	ldrb	r2, [r3, #21]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
        ch395_sokect->net_info.dns2[3] = g_ch395q_sta.ipinf_buf[19];
 8001380:	4b71      	ldr	r3, [pc, #452]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001382:	7d9a      	ldrb	r2, [r3, #22]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 800138a:	e013      	b.n	80013b4 <ch395q_socket_config+0x10c>
    }
    else                                                                      /* DHCPIP */
    {
        ch395_cmd_set_ipaddr(ch395_sokect->net_config.ipaddr);                /* CH395IP */
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	3334      	adds	r3, #52	; 0x34
 8001390:	4618      	mov	r0, r3
 8001392:	f000 fe15 	bl	8001fc0 <ch395_cmd_set_ipaddr>
        ch395_cmd_set_gw_ipaddr(ch395_sokect->net_config.gwipaddr);           /*  */
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	3338      	adds	r3, #56	; 0x38
 800139a:	4618      	mov	r0, r3
 800139c:	f000 fe32 	bl	8002004 <ch395_cmd_set_gw_ipaddr>
        ch395_cmd_set_maskaddr(ch395_sokect->net_config.maskaddr);            /* 255.255.255.0*/
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	333c      	adds	r3, #60	; 0x3c
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 fe4f 	bl	8002048 <ch395_cmd_set_maskaddr>
        ch395_cmd_init();
 80013aa:	f000 fdcb 	bl	8001f44 <ch395_cmd_init>
        HAL_Delay(10);
 80013ae:	200a      	movs	r0, #10
 80013b0:	f002 fa9a 	bl	80038e8 <HAL_Delay>
    }

    ch395_cmd_set_macaddr(ch395_sokect->net_config.macaddr);                  /* MAC */
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3340      	adds	r3, #64	; 0x40
 80013b8:	4618      	mov	r0, r3
 80013ba:	f000 fe67 	bl	800208c <ch395_cmd_set_macaddr>

    memcpy(&g_ch395q_sta.socket[ch395_sokect->socket_index].config, ch395_sokect, sizeof(ch395_socket));
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	785b      	ldrb	r3, [r3, #1]
 80013c2:	461a      	mov	r2, r3
 80013c4:	4613      	mov	r3, r2
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	4413      	add	r3, r2
 80013ca:	00db      	lsls	r3, r3, #3
 80013cc:	3318      	adds	r3, #24
 80013ce:	4a5e      	ldr	r2, [pc, #376]	; (8001548 <ch395q_socket_config+0x2a0>)
 80013d0:	4413      	add	r3, r2
 80013d2:	2248      	movs	r2, #72	; 0x48
 80013d4:	6879      	ldr	r1, [r7, #4]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f007 fc56 	bl	8008c88 <memcpy>

    switch(ch395_sokect->proto)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	789b      	ldrb	r3, [r3, #2]
 80013e0:	2b03      	cmp	r3, #3
 80013e2:	f200 80ab 	bhi.w	800153c <ch395q_socket_config+0x294>
 80013e6:	a201      	add	r2, pc, #4	; (adr r2, 80013ec <ch395q_socket_config+0x144>)
 80013e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ec:	080013fd 	.word	0x080013fd
 80013f0:	08001451 	.word	0x08001451
 80013f4:	080014bf 	.word	0x080014bf
 80013f8:	08001519 	.word	0x08001519
    {
        case CH395Q_SOCKET_UDP:
            /* socket UDP */
            ch395_set_socket_desip(ch395_sokect->socket_index, ch395_sokect->des_ip);                                           /* socket 0IP */
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	785a      	ldrb	r2, [r3, #1]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3303      	adds	r3, #3
 8001404:	4619      	mov	r1, r3
 8001406:	4610      	mov	r0, r2
 8001408:	f000 fe88 	bl	800211c <ch395_set_socket_desip>
            ch395_set_socket_prot_type(ch395_sokect->socket_index,  PROTO_TYPE_UDP);                                            /* socket 0 */
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	785b      	ldrb	r3, [r3, #1]
 8001410:	2102      	movs	r1, #2
 8001412:	4618      	mov	r0, r3
 8001414:	f000 feb6 	bl	8002184 <ch395_set_socket_prot_type>
            ch395_set_socket_desport(ch395_sokect->socket_index, ch395_sokect->des_port);                                       /* socket 0 */
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	785a      	ldrb	r2, [r3, #1]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	891b      	ldrh	r3, [r3, #8]
 8001420:	4619      	mov	r1, r3
 8001422:	4610      	mov	r0, r2
 8001424:	f000 fecc 	bl	80021c0 <ch395_set_socket_desport>
            ch395_set_socket_sourport(ch395_sokect->socket_index, ch395_sokect->sour_port);                                     /* socket 0 */
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	785a      	ldrb	r2, [r3, #1]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	895b      	ldrh	r3, [r3, #10]
 8001430:	4619      	mov	r1, r3
 8001432:	4610      	mov	r0, r2
 8001434:	f000 feea 	bl	800220c <ch395_set_socket_sourport>
            g_ch395q_sta.ch395_error(ch395_open_socket(ch395_sokect->socket_index));                                            /*  */
 8001438:	4b43      	ldr	r3, [pc, #268]	; (8001548 <ch395q_socket_config+0x2a0>)
 800143a:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	785b      	ldrb	r3, [r3, #1]
 8001442:	4618      	mov	r0, r3
 8001444:	f000 ffa6 	bl	8002394 <ch395_open_socket>
 8001448:	4603      	mov	r3, r0
 800144a:	4618      	mov	r0, r3
 800144c:	47a0      	blx	r4
            break;
 800144e:	e075      	b.n	800153c <ch395q_socket_config+0x294>
        case CH395Q_SOCKET_TCP_CLIENT:
            /* socket TCPClient */
            ch395_keeplive_set();                                                                                               /*  */
 8001450:	f7ff ff1a 	bl	8001288 <ch395_keeplive_set>
            ch395_set_socket_desip(ch395_sokect->socket_index, ch395_sokect->des_ip);                                           /* socket 0IP */
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	785a      	ldrb	r2, [r3, #1]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3303      	adds	r3, #3
 800145c:	4619      	mov	r1, r3
 800145e:	4610      	mov	r0, r2
 8001460:	f000 fe5c 	bl	800211c <ch395_set_socket_desip>
            ch395_set_socket_prot_type(ch395_sokect->socket_index,  PROTO_TYPE_TCP);                                            /* socket 0 */
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	785b      	ldrb	r3, [r3, #1]
 8001468:	2103      	movs	r1, #3
 800146a:	4618      	mov	r0, r3
 800146c:	f000 fe8a 	bl	8002184 <ch395_set_socket_prot_type>
            ch395_set_socket_desport(ch395_sokect->socket_index, ch395_sokect->des_port);                                       /* socket 0 */
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	785a      	ldrb	r2, [r3, #1]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	891b      	ldrh	r3, [r3, #8]
 8001478:	4619      	mov	r1, r3
 800147a:	4610      	mov	r0, r2
 800147c:	f000 fea0 	bl	80021c0 <ch395_set_socket_desport>
            ch395_set_socket_sourport(ch395_sokect->socket_index, ch395_sokect->sour_port);                                     /* socket 0 */
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	785a      	ldrb	r2, [r3, #1]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	895b      	ldrh	r3, [r3, #10]
 8001488:	4619      	mov	r1, r3
 800148a:	4610      	mov	r0, r2
 800148c:	f000 febe 	bl	800220c <ch395_set_socket_sourport>
            g_ch395q_sta.ch395_error(ch395_open_socket(ch395_sokect->socket_index));                                            /* sokect */
 8001490:	4b2d      	ldr	r3, [pc, #180]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001492:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	785b      	ldrb	r3, [r3, #1]
 800149a:	4618      	mov	r0, r3
 800149c:	f000 ff7a 	bl	8002394 <ch395_open_socket>
 80014a0:	4603      	mov	r3, r0
 80014a2:	4618      	mov	r0, r3
 80014a4:	47a0      	blx	r4
            g_ch395q_sta.ch395_error(ch395_tcp_connect(ch395_sokect->socket_index));                                            /* tcp */
 80014a6:	4b28      	ldr	r3, [pc, #160]	; (8001548 <ch395q_socket_config+0x2a0>)
 80014a8:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	785b      	ldrb	r3, [r3, #1]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f000 ffcb 	bl	800244c <ch395_tcp_connect>
 80014b6:	4603      	mov	r3, r0
 80014b8:	4618      	mov	r0, r3
 80014ba:	47a0      	blx	r4
            break;
 80014bc:	e03e      	b.n	800153c <ch395q_socket_config+0x294>
        case CH395Q_SOCKET_TCP_SERVER:
            /* socket TCPServer */
            ch395_set_socket_desip(ch395_sokect->socket_index, ch395_sokect->des_ip);                                           /* socket 0IP */
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	785a      	ldrb	r2, [r3, #1]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3303      	adds	r3, #3
 80014c6:	4619      	mov	r1, r3
 80014c8:	4610      	mov	r0, r2
 80014ca:	f000 fe27 	bl	800211c <ch395_set_socket_desip>
            ch395_set_socket_prot_type(ch395_sokect->socket_index,  PROTO_TYPE_TCP);                                            /* socket 0 */
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	785b      	ldrb	r3, [r3, #1]
 80014d2:	2103      	movs	r1, #3
 80014d4:	4618      	mov	r0, r3
 80014d6:	f000 fe55 	bl	8002184 <ch395_set_socket_prot_type>
            ch395_set_socket_sourport(ch395_sokect->socket_index, ch395_sokect->sour_port);                                     /* socket 0 */
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	785a      	ldrb	r2, [r3, #1]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	895b      	ldrh	r3, [r3, #10]
 80014e2:	4619      	mov	r1, r3
 80014e4:	4610      	mov	r0, r2
 80014e6:	f000 fe91 	bl	800220c <ch395_set_socket_sourport>
            g_ch395q_sta.ch395_error(ch395_open_socket(ch395_sokect->socket_index));                                            /* sokect */
 80014ea:	4b17      	ldr	r3, [pc, #92]	; (8001548 <ch395q_socket_config+0x2a0>)
 80014ec:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	785b      	ldrb	r3, [r3, #1]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f000 ff4d 	bl	8002394 <ch395_open_socket>
 80014fa:	4603      	mov	r3, r0
 80014fc:	4618      	mov	r0, r3
 80014fe:	47a0      	blx	r4
            g_ch395q_sta.ch395_error(ch395_tcp_listen(ch395_sokect->socket_index));                                             /* tcp */
 8001500:	4b11      	ldr	r3, [pc, #68]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001502:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	785b      	ldrb	r3, [r3, #1]
 800150a:	4618      	mov	r0, r3
 800150c:	f000 ffcc 	bl	80024a8 <ch395_tcp_listen>
 8001510:	4603      	mov	r3, r0
 8001512:	4618      	mov	r0, r3
 8001514:	47a0      	blx	r4
            break;
 8001516:	e011      	b.n	800153c <ch395q_socket_config+0x294>
        case CH395Q_SOCKET_MAC_RAW:
            ch395_set_socket_prot_type(ch395_sokect->socket_index,  PROTO_TYPE_MAC_RAW);                                        /* socket 0 */
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	785b      	ldrb	r3, [r3, #1]
 800151c:	2101      	movs	r1, #1
 800151e:	4618      	mov	r0, r3
 8001520:	f000 fe30 	bl	8002184 <ch395_set_socket_prot_type>
            g_ch395q_sta.ch395_error(ch395_open_socket(ch395_sokect->socket_index));                                            /* sokect */
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <ch395q_socket_config+0x2a0>)
 8001526:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	785b      	ldrb	r3, [r3, #1]
 800152e:	4618      	mov	r0, r3
 8001530:	f000 ff30 	bl	8002394 <ch395_open_socket>
 8001534:	4603      	mov	r3, r0
 8001536:	4618      	mov	r0, r3
 8001538:	47a0      	blx	r4
            break;
 800153a:	bf00      	nop
    }

    return 1;
 800153c:	2301      	movs	r3, #1
}
 800153e:	4618      	mov	r0, r3
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	bd90      	pop	{r4, r7, pc}
 8001546:	bf00      	nop
 8001548:	200002cc 	.word	0x200002cc

0800154c <ch395_error>:
 * @brief       
 * @param       ierror 
 * @retval      
 */
void ch395_error(uint8_t ierror)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
    if (ierror == CMD_ERR_SUCCESS)
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d00b      	beq.n	8001574 <ch395_error+0x28>
    {
        return;          /*  */
    }

    printf("Error: %02X\r\n", (uint16_t)ierror);    /*  */
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	4619      	mov	r1, r3
 8001560:	4806      	ldr	r0, [pc, #24]	; (800157c <ch395_error+0x30>)
 8001562:	f007 f969 	bl	8008838 <iprintf>

    while ( 1 )
    {
        HAL_Delay(200);
 8001566:	20c8      	movs	r0, #200	; 0xc8
 8001568:	f002 f9be 	bl	80038e8 <HAL_Delay>
        HAL_Delay(200);
 800156c:	20c8      	movs	r0, #200	; 0xc8
 800156e:	f002 f9bb 	bl	80038e8 <HAL_Delay>
        HAL_Delay(200);
 8001572:	e7f8      	b.n	8001566 <ch395_error+0x1a>
        return;          /*  */
 8001574:	bf00      	nop
    }
}
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	0800caf8 	.word	0x0800caf8

08001580 <ch395_phy_status>:
 * @brief       CH395 PHY
 * @param       phy_statusPHY
 * @retval      
 */
void ch395_phy_status(uint8_t phy_status)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	71fb      	strb	r3, [r7, #7]
    switch (phy_status)
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	3b01      	subs	r3, #1
 800158e:	2b0f      	cmp	r3, #15
 8001590:	d836      	bhi.n	8001600 <ch395_phy_status+0x80>
 8001592:	a201      	add	r2, pc, #4	; (adr r2, 8001598 <ch395_phy_status+0x18>)
 8001594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001598:	080015d9 	.word	0x080015d9
 800159c:	080015e1 	.word	0x080015e1
 80015a0:	08001601 	.word	0x08001601
 80015a4:	080015e9 	.word	0x080015e9
 80015a8:	08001601 	.word	0x08001601
 80015ac:	08001601 	.word	0x08001601
 80015b0:	08001601 	.word	0x08001601
 80015b4:	080015f1 	.word	0x080015f1
 80015b8:	08001601 	.word	0x08001601
 80015bc:	08001601 	.word	0x08001601
 80015c0:	08001601 	.word	0x08001601
 80015c4:	08001601 	.word	0x08001601
 80015c8:	08001601 	.word	0x08001601
 80015cc:	08001601 	.word	0x08001601
 80015d0:	08001601 	.word	0x08001601
 80015d4:	080015f9 	.word	0x080015f9
    {
        case PHY_DISCONN:
            printf("PHY DISCONN\r\n");
 80015d8:	480f      	ldr	r0, [pc, #60]	; (8001618 <ch395_phy_status+0x98>)
 80015da:	f007 f993 	bl	8008904 <puts>
            break;
 80015de:	e013      	b.n	8001608 <ch395_phy_status+0x88>
        case PHY_10M_FLL:
            printf("PHY 10M_FLL\r\n");
 80015e0:	480e      	ldr	r0, [pc, #56]	; (800161c <ch395_phy_status+0x9c>)
 80015e2:	f007 f98f 	bl	8008904 <puts>
            break;
 80015e6:	e00f      	b.n	8001608 <ch395_phy_status+0x88>
        case PHY_10M_HALF:
            printf("PHY 10M_HALF\r\n");
 80015e8:	480d      	ldr	r0, [pc, #52]	; (8001620 <ch395_phy_status+0xa0>)
 80015ea:	f007 f98b 	bl	8008904 <puts>
            break;
 80015ee:	e00b      	b.n	8001608 <ch395_phy_status+0x88>
        case PHY_100M_FLL:
            printf("PHY 100M_FLL\r\n");
 80015f0:	480c      	ldr	r0, [pc, #48]	; (8001624 <ch395_phy_status+0xa4>)
 80015f2:	f007 f987 	bl	8008904 <puts>
            break;
 80015f6:	e007      	b.n	8001608 <ch395_phy_status+0x88>
        case PHY_100M_HALF:
            printf("PHY 100M_HALF\r\n");
 80015f8:	480b      	ldr	r0, [pc, #44]	; (8001628 <ch395_phy_status+0xa8>)
 80015fa:	f007 f983 	bl	8008904 <puts>
            break;
 80015fe:	e003      	b.n	8001608 <ch395_phy_status+0x88>
        default:
            printf("PHY AUTO\r\n");
 8001600:	480a      	ldr	r0, [pc, #40]	; (800162c <ch395_phy_status+0xac>)
 8001602:	f007 f97f 	bl	8008904 <puts>
            break;
 8001606:	bf00      	nop
    }

    HAL_Delay(1000);
 8001608:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800160c:	f002 f96c 	bl	80038e8 <HAL_Delay>
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	0800cb08 	.word	0x0800cb08
 800161c:	0800cb18 	.word	0x0800cb18
 8001620:	0800cb28 	.word	0x0800cb28
 8001624:	0800cb38 	.word	0x0800cb38
 8001628:	0800cb48 	.word	0x0800cb48
 800162c:	0800cb58 	.word	0x0800cb58

08001630 <ch395_socket_r_s_buf_modify>:
 * @brief      socket
 * @param      
 * @retval     
 */
void ch395_socket_r_s_buf_modify(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0

   ch395_set_socket_recv_buf(0,0,4);                                                            /* Socket 0 4*512 = 2K2*512 = 1K*/
 8001634:	2204      	movs	r2, #4
 8001636:	2100      	movs	r1, #0
 8001638:	2000      	movs	r0, #0
 800163a:	f000 ffe7 	bl	800260c <ch395_set_socket_recv_buf>
   ch395_set_socket_send_buf(0,4,2);
 800163e:	2202      	movs	r2, #2
 8001640:	2104      	movs	r1, #4
 8001642:	2000      	movs	r0, #0
 8001644:	f000 fffe 	bl	8002644 <ch395_set_socket_send_buf>

   ch395_set_socket_recv_buf(1,6,4);                                                            /* Socket 1 */
 8001648:	2204      	movs	r2, #4
 800164a:	2106      	movs	r1, #6
 800164c:	2001      	movs	r0, #1
 800164e:	f000 ffdd 	bl	800260c <ch395_set_socket_recv_buf>
   ch395_set_socket_send_buf(1,10,2);
 8001652:	2202      	movs	r2, #2
 8001654:	210a      	movs	r1, #10
 8001656:	2001      	movs	r0, #1
 8001658:	f000 fff4 	bl	8002644 <ch395_set_socket_send_buf>

   ch395_set_socket_recv_buf(2,12,4);                                                           /* Socket 2 */
 800165c:	2204      	movs	r2, #4
 800165e:	210c      	movs	r1, #12
 8001660:	2002      	movs	r0, #2
 8001662:	f000 ffd3 	bl	800260c <ch395_set_socket_recv_buf>
   ch395_set_socket_send_buf(2,16,2);
 8001666:	2202      	movs	r2, #2
 8001668:	2110      	movs	r1, #16
 800166a:	2002      	movs	r0, #2
 800166c:	f000 ffea 	bl	8002644 <ch395_set_socket_send_buf>

   ch395_set_socket_recv_buf(3,18,4);                                                           /* Socket 3 */
 8001670:	2204      	movs	r2, #4
 8001672:	2112      	movs	r1, #18
 8001674:	2003      	movs	r0, #3
 8001676:	f000 ffc9 	bl	800260c <ch395_set_socket_recv_buf>
   ch395_set_socket_send_buf(3,22,2);
 800167a:	2202      	movs	r2, #2
 800167c:	2116      	movs	r1, #22
 800167e:	2003      	movs	r0, #3
 8001680:	f000 ffe0 	bl	8002644 <ch395_set_socket_send_buf>

   ch395_set_socket_recv_buf(4,24,4);                                                           /* Socket 4 */
 8001684:	2204      	movs	r2, #4
 8001686:	2118      	movs	r1, #24
 8001688:	2004      	movs	r0, #4
 800168a:	f000 ffbf 	bl	800260c <ch395_set_socket_recv_buf>
   ch395_set_socket_send_buf(4,28,2);
 800168e:	2202      	movs	r2, #2
 8001690:	211c      	movs	r1, #28
 8001692:	2004      	movs	r0, #4
 8001694:	f000 ffd6 	bl	8002644 <ch395_set_socket_send_buf>

   ch395_set_socket_recv_buf(5,30,4);                                                           /* Socket 5 */
 8001698:	2204      	movs	r2, #4
 800169a:	211e      	movs	r1, #30
 800169c:	2005      	movs	r0, #5
 800169e:	f000 ffb5 	bl	800260c <ch395_set_socket_recv_buf>
   ch395_set_socket_send_buf(5,34,2);
 80016a2:	2202      	movs	r2, #2
 80016a4:	2122      	movs	r1, #34	; 0x22
 80016a6:	2005      	movs	r0, #5
 80016a8:	f000 ffcc 	bl	8002644 <ch395_set_socket_send_buf>

   ch395_set_socket_recv_buf(6,36,4);                                                           /* Socket 6 */
 80016ac:	2204      	movs	r2, #4
 80016ae:	2124      	movs	r1, #36	; 0x24
 80016b0:	2006      	movs	r0, #6
 80016b2:	f000 ffab 	bl	800260c <ch395_set_socket_recv_buf>
   ch395_set_socket_send_buf(6,40,2);
 80016b6:	2202      	movs	r2, #2
 80016b8:	2128      	movs	r1, #40	; 0x28
 80016ba:	2006      	movs	r0, #6
 80016bc:	f000 ffc2 	bl	8002644 <ch395_set_socket_send_buf>

   ch395_set_socket_recv_buf(7,42,4);                                                           /* Socket 7 */
 80016c0:	2204      	movs	r2, #4
 80016c2:	212a      	movs	r1, #42	; 0x2a
 80016c4:	2007      	movs	r0, #7
 80016c6:	f000 ffa1 	bl	800260c <ch395_set_socket_recv_buf>
   ch395_set_socket_send_buf(7,46,2);
 80016ca:	2202      	movs	r2, #2
 80016cc:	212e      	movs	r1, #46	; 0x2e
 80016ce:	2007      	movs	r0, #7
 80016d0:	f000 ffb8 	bl	8002644 <ch395_set_socket_send_buf>

}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <ch395_hardware_init>:
 * @brief      ch395_tcp
 * @param      
 * @retval     
 */
void ch395_hardware_init(void)
{
 80016d8:	b590      	push	{r4, r7, lr}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
    uint8_t i;
    ch395_gpio_init();
 80016de:	f7ff fd7f 	bl	80011e0 <ch395_gpio_init>

    g_ch395q_sta.ch395_error = ch395_error;
 80016e2:	4b2e      	ldr	r3, [pc, #184]	; (800179c <ch395_hardware_init+0xc4>)
 80016e4:	4a2e      	ldr	r2, [pc, #184]	; (80017a0 <ch395_hardware_init+0xc8>)
 80016e6:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
    g_ch395q_sta.ch395_phy_cb = ch395_phy_status;
 80016ea:	4b2c      	ldr	r3, [pc, #176]	; (800179c <ch395_hardware_init+0xc4>)
 80016ec:	4a2d      	ldr	r2, [pc, #180]	; (80017a4 <ch395_hardware_init+0xcc>)
 80016ee:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
    g_ch395q_sta.ch395_reconnection = ch395_reconnection;
 80016f2:	4b2a      	ldr	r3, [pc, #168]	; (800179c <ch395_hardware_init+0xc4>)
 80016f4:	4a2c      	ldr	r2, [pc, #176]	; (80017a8 <ch395_hardware_init+0xd0>)
 80016f6:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
    g_ch395q_sta.dhcp_status = DHCP_STA;
 80016fa:	4b28      	ldr	r3, [pc, #160]	; (800179c <ch395_hardware_init+0xc4>)
 80016fc:	2202      	movs	r2, #2
 80016fe:	709a      	strb	r2, [r3, #2]

    i = ch395_cmd_check_exist(0x65);                                        /*  */
 8001700:	2065      	movs	r0, #101	; 0x65
 8001702:	f000 fbed 	bl	8001ee0 <ch395_cmd_check_exist>
 8001706:	4603      	mov	r3, r0
 8001708:	71fb      	strb	r3, [r7, #7]

    if (i != 0x9a)
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	2b9a      	cmp	r3, #154	; 0x9a
 800170e:	d005      	beq.n	800171c <ch395_hardware_init+0x44>
    {
        g_ch395q_sta.ch395_error(i);                                        /* ch395q */
 8001710:	4b22      	ldr	r3, [pc, #136]	; (800179c <ch395_hardware_init+0xc4>)
 8001712:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
 8001716:	79fa      	ldrb	r2, [r7, #7]
 8001718:	4610      	mov	r0, r2
 800171a:	4798      	blx	r3
    }

    ch395_cmd_reset();                                                      /* ch395q */
 800171c:	f000 fbbc 	bl	8001e98 <ch395_cmd_reset>
    HAL_Delay(100);                                                          /* 100 */
 8001720:	2064      	movs	r0, #100	; 0x64
 8001722:	f002 f8e1 	bl	80038e8 <HAL_Delay>

    g_ch395q_sta.ch395_error(ch395_cmd_init());                             /* ch395q */
 8001726:	4b1d      	ldr	r3, [pc, #116]	; (800179c <ch395_hardware_init+0xc4>)
 8001728:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 800172c:	f000 fc0a 	bl	8001f44 <ch395_cmd_init>
 8001730:	4603      	mov	r3, r0
 8001732:	4618      	mov	r0, r3
 8001734:	47a0      	blx	r4
    ch395_socket_r_s_buf_modify();
 8001736:	f7ff ff7b 	bl	8001630 <ch395_socket_r_s_buf_modify>
//      ch395_set_tcpmss(536);
//      ch395_set_start_para(FUN_PARA_FLAG_TCP_SERVER | SOCK_CTRL_FLAG_SOCKET_CLOSE);

    do
    {
        g_ch395q_sta.phy_status = ch395_cmd_get_phy_status();               /* PHY */
 800173a:	f000 fbed 	bl	8001f18 <ch395_cmd_get_phy_status>
 800173e:	4603      	mov	r3, r0
 8001740:	461a      	mov	r2, r3
 8001742:	4b16      	ldr	r3, [pc, #88]	; (800179c <ch395_hardware_init+0xc4>)
 8001744:	705a      	strb	r2, [r3, #1]
        g_ch395q_sta.ch395_phy_cb(g_ch395q_sta.phy_status);                 /*  */
 8001746:	4b15      	ldr	r3, [pc, #84]	; (800179c <ch395_hardware_init+0xc4>)
 8001748:	f8d3 325c 	ldr.w	r3, [r3, #604]	; 0x25c
 800174c:	4a13      	ldr	r2, [pc, #76]	; (800179c <ch395_hardware_init+0xc4>)
 800174e:	7852      	ldrb	r2, [r2, #1]
 8001750:	4610      	mov	r0, r2
 8001752:	4798      	blx	r3
    }
    while(g_ch395q_sta.phy_status == PHY_DISCONN);
 8001754:	4b11      	ldr	r3, [pc, #68]	; (800179c <ch395_hardware_init+0xc4>)
 8001756:	785b      	ldrb	r3, [r3, #1]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d0ee      	beq.n	800173a <ch395_hardware_init+0x62>

    g_ch395q_sta.version = ch395_cmd_get_ver();                             /*  */
 800175c:	f000 fbaa 	bl	8001eb4 <ch395_cmd_get_ver>
 8001760:	4603      	mov	r3, r0
 8001762:	461a      	mov	r2, r3
 8001764:	4b0d      	ldr	r3, [pc, #52]	; (800179c <ch395_hardware_init+0xc4>)
 8001766:	701a      	strb	r2, [r3, #0]
    printf("CH395VER : %2x\r\n", (uint16_t)g_ch395q_sta.version);
 8001768:	4b0c      	ldr	r3, [pc, #48]	; (800179c <ch395_hardware_init+0xc4>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	4619      	mov	r1, r3
 800176e:	480f      	ldr	r0, [pc, #60]	; (80017ac <ch395_hardware_init+0xd4>)
 8001770:	f007 f862 	bl	8008838 <iprintf>

    i = ch395_dhcp_enable(1);                                               /* DHCP */
 8001774:	2001      	movs	r0, #1
 8001776:	f000 fee5 	bl	8002544 <ch395_dhcp_enable>
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
    g_ch395q_sta.ch395_error(i);                                            /* ch395q */
 800177e:	4b07      	ldr	r3, [pc, #28]	; (800179c <ch395_hardware_init+0xc4>)
 8001780:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
 8001784:	79fa      	ldrb	r2, [r7, #7]
 8001786:	4610      	mov	r0, r2
 8001788:	4798      	blx	r3

    HAL_Delay(1000);                                                         /* ch395q */
 800178a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800178e:	f002 f8ab 	bl	80038e8 <HAL_Delay>
}
 8001792:	bf00      	nop
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	bd90      	pop	{r4, r7, pc}
 800179a:	bf00      	nop
 800179c:	200002cc 	.word	0x200002cc
 80017a0:	0800154d 	.word	0x0800154d
 80017a4:	08001581 	.word	0x08001581
 80017a8:	08001b91 	.word	0x08001b91
 80017ac:	0800cb64 	.word	0x0800cb64

080017b0 <ch395_socket_interrupt>:
 * @brief       CH395 socket ,
 * @param       sockindex 0~7
 * @retval      
 */
void ch395_socket_interrupt(uint8_t sockindex)
{
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	71fb      	strb	r3, [r7, #7]
    uint8_t  sock_int_socket;
    uint16_t rx_len = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	81fb      	strh	r3, [r7, #14]

    sock_int_socket = ch395_get_socket_int(sockindex);      /* socket  */
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f000 fe9f 	bl	8002504 <ch395_get_socket_int>
 80017c6:	4603      	mov	r3, r0
 80017c8:	737b      	strb	r3, [r7, #13]
    if (sock_int_socket & SINT_STAT_SEND_OK)                /*  */
    {

    }

    if (sock_int_socket & SINT_STAT_RECV)                   /*  */
 80017ca:	7b7b      	ldrb	r3, [r7, #13]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d049      	beq.n	8001868 <ch395_socket_interrupt+0xb8>
    {
        g_ch395q_sta.socket[sockindex].config.recv.size = ch395_get_recv_length(sockindex);     /*  */
 80017d4:	79fb      	ldrb	r3, [r7, #7]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f000 fd76 	bl	80022c8 <ch395_get_recv_length>
 80017dc:	4603      	mov	r3, r0
 80017de:	79fa      	ldrb	r2, [r7, #7]
 80017e0:	4618      	mov	r0, r3
 80017e2:	4973      	ldr	r1, [pc, #460]	; (80019b0 <ch395_socket_interrupt+0x200>)
 80017e4:	4613      	mov	r3, r2
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	4413      	add	r3, r2
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	440b      	add	r3, r1
 80017ee:	3334      	adds	r3, #52	; 0x34
 80017f0:	6018      	str	r0, [r3, #0]
        rx_len = g_ch395q_sta.socket[sockindex].config.recv.size;
 80017f2:	79fa      	ldrb	r2, [r7, #7]
 80017f4:	496e      	ldr	r1, [pc, #440]	; (80019b0 <ch395_socket_interrupt+0x200>)
 80017f6:	4613      	mov	r3, r2
 80017f8:	00db      	lsls	r3, r3, #3
 80017fa:	4413      	add	r3, r2
 80017fc:	00db      	lsls	r3, r3, #3
 80017fe:	440b      	add	r3, r1
 8001800:	3334      	adds	r3, #52	; 0x34
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	81fb      	strh	r3, [r7, #14]
        ch395_get_recv_data(sockindex, rx_len, g_ch395q_sta.socket[sockindex].config.recv.buf); /*  */
 8001806:	79fa      	ldrb	r2, [r7, #7]
 8001808:	4969      	ldr	r1, [pc, #420]	; (80019b0 <ch395_socket_interrupt+0x200>)
 800180a:	4613      	mov	r3, r2
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	4413      	add	r3, r2
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	440b      	add	r3, r1
 8001814:	3330      	adds	r3, #48	; 0x30
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	89f9      	ldrh	r1, [r7, #14]
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	4618      	mov	r0, r3
 800181e:	f000 fd79 	bl	8002314 <ch395_get_recv_data>
        g_ch395q_sta.socket[sockindex].config.recv.buf[rx_len] = '\0';
 8001822:	79fa      	ldrb	r2, [r7, #7]
 8001824:	4962      	ldr	r1, [pc, #392]	; (80019b0 <ch395_socket_interrupt+0x200>)
 8001826:	4613      	mov	r3, r2
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	4413      	add	r3, r2
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	440b      	add	r3, r1
 8001830:	3330      	adds	r3, #48	; 0x30
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	89fb      	ldrh	r3, [r7, #14]
 8001836:	4413      	add	r3, r2
 8001838:	2200      	movs	r2, #0
 800183a:	701a      	strb	r2, [r3, #0]
//        printf("%s", g_ch395q_sta.socket[sockindex].config.recv.buf);
        g_ch395q_sta.socket[sockindex].config.recv.recv_flag |= 0x04;
 800183c:	79fa      	ldrb	r2, [r7, #7]
 800183e:	495c      	ldr	r1, [pc, #368]	; (80019b0 <ch395_socket_interrupt+0x200>)
 8001840:	4613      	mov	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	4413      	add	r3, r2
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	440b      	add	r3, r1
 800184a:	332c      	adds	r3, #44	; 0x2c
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	79fa      	ldrb	r2, [r7, #7]
 8001850:	f043 0304 	orr.w	r3, r3, #4
 8001854:	b2d8      	uxtb	r0, r3
 8001856:	4956      	ldr	r1, [pc, #344]	; (80019b0 <ch395_socket_interrupt+0x200>)
 8001858:	4613      	mov	r3, r2
 800185a:	00db      	lsls	r3, r3, #3
 800185c:	4413      	add	r3, r2
 800185e:	00db      	lsls	r3, r3, #3
 8001860:	440b      	add	r3, r1
 8001862:	332c      	adds	r3, #44	; 0x2c
 8001864:	4602      	mov	r2, r0
 8001866:	701a      	strb	r2, [r3, #0]
    }

    if (sock_int_socket & SINT_STAT_CONNECT)                /* TCP */
 8001868:	7b7b      	ldrb	r3, [r7, #13]
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	2b00      	cmp	r3, #0
 8001870:	d014      	beq.n	800189c <ch395_socket_interrupt+0xec>
    {
        if (g_ch395q_sta.socket[sockindex].config.proto == CH395Q_SOCKET_TCP_CLIENT)
 8001872:	79fa      	ldrb	r2, [r7, #7]
 8001874:	494e      	ldr	r1, [pc, #312]	; (80019b0 <ch395_socket_interrupt+0x200>)
 8001876:	4613      	mov	r3, r2
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	4413      	add	r3, r2
 800187c:	00db      	lsls	r3, r3, #3
 800187e:	440b      	add	r3, r1
 8001880:	331a      	adds	r3, #26
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d109      	bne.n	800189c <ch395_socket_interrupt+0xec>
        {
            ch395_set_keeplive(sockindex,1);                /* KEEPALIVE */
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	2101      	movs	r1, #1
 800188c:	4618      	mov	r0, r3
 800188e:	f000 ff17 	bl	80026c0 <ch395_set_keeplive>
            ch395_setttl_num(sockindex,60);                 /* TTL */
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	213c      	movs	r1, #60	; 0x3c
 8001896:	4618      	mov	r0, r3
 8001898:	f000 ff81 	bl	800279e <ch395_setttl_num>
        }
    }

    if (sock_int_socket & SINT_STAT_DISCONNECT)             /* TCP */
 800189c:	7b7b      	ldrb	r3, [r7, #13]
 800189e:	f003 0310 	and.w	r3, r3, #16
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d048      	beq.n	8001938 <ch395_socket_interrupt+0x188>
    {
        g_ch395q_sta.ch395_error(ch395_open_socket(g_ch395q_sta.socket[sockindex].config.socket_index));
 80018a6:	4b42      	ldr	r3, [pc, #264]	; (80019b0 <ch395_socket_interrupt+0x200>)
 80018a8:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 80018ac:	79fa      	ldrb	r2, [r7, #7]
 80018ae:	4940      	ldr	r1, [pc, #256]	; (80019b0 <ch395_socket_interrupt+0x200>)
 80018b0:	4613      	mov	r3, r2
 80018b2:	00db      	lsls	r3, r3, #3
 80018b4:	4413      	add	r3, r2
 80018b6:	00db      	lsls	r3, r3, #3
 80018b8:	440b      	add	r3, r1
 80018ba:	3319      	adds	r3, #25
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	4618      	mov	r0, r3
 80018c0:	f000 fd68 	bl	8002394 <ch395_open_socket>
 80018c4:	4603      	mov	r3, r0
 80018c6:	4618      	mov	r0, r3
 80018c8:	47a0      	blx	r4

        switch(g_ch395q_sta.socket[sockindex].config.proto)
 80018ca:	79fa      	ldrb	r2, [r7, #7]
 80018cc:	4938      	ldr	r1, [pc, #224]	; (80019b0 <ch395_socket_interrupt+0x200>)
 80018ce:	4613      	mov	r3, r2
 80018d0:	00db      	lsls	r3, r3, #3
 80018d2:	4413      	add	r3, r2
 80018d4:	00db      	lsls	r3, r3, #3
 80018d6:	440b      	add	r3, r1
 80018d8:	331a      	adds	r3, #26
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d002      	beq.n	80018e6 <ch395_socket_interrupt+0x136>
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d013      	beq.n	800190c <ch395_socket_interrupt+0x15c>
                break;
            case CH395Q_SOCKET_TCP_SERVER:
                g_ch395q_sta.ch395_error(ch395_tcp_listen(g_ch395q_sta.socket[sockindex].config.socket_index));
                break;
            default:
                break;
 80018e4:	e025      	b.n	8001932 <ch395_socket_interrupt+0x182>
                g_ch395q_sta.ch395_error(ch395_tcp_connect(g_ch395q_sta.socket[sockindex].config.socket_index));
 80018e6:	4b32      	ldr	r3, [pc, #200]	; (80019b0 <ch395_socket_interrupt+0x200>)
 80018e8:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 80018ec:	79fa      	ldrb	r2, [r7, #7]
 80018ee:	4930      	ldr	r1, [pc, #192]	; (80019b0 <ch395_socket_interrupt+0x200>)
 80018f0:	4613      	mov	r3, r2
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	4413      	add	r3, r2
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	440b      	add	r3, r1
 80018fa:	3319      	adds	r3, #25
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f000 fda4 	bl	800244c <ch395_tcp_connect>
 8001904:	4603      	mov	r3, r0
 8001906:	4618      	mov	r0, r3
 8001908:	47a0      	blx	r4
                break;
 800190a:	e012      	b.n	8001932 <ch395_socket_interrupt+0x182>
                g_ch395q_sta.ch395_error(ch395_tcp_listen(g_ch395q_sta.socket[sockindex].config.socket_index));
 800190c:	4b28      	ldr	r3, [pc, #160]	; (80019b0 <ch395_socket_interrupt+0x200>)
 800190e:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001912:	79fa      	ldrb	r2, [r7, #7]
 8001914:	4926      	ldr	r1, [pc, #152]	; (80019b0 <ch395_socket_interrupt+0x200>)
 8001916:	4613      	mov	r3, r2
 8001918:	00db      	lsls	r3, r3, #3
 800191a:	4413      	add	r3, r2
 800191c:	00db      	lsls	r3, r3, #3
 800191e:	440b      	add	r3, r1
 8001920:	3319      	adds	r3, #25
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f000 fdbf 	bl	80024a8 <ch395_tcp_listen>
 800192a:	4603      	mov	r3, r0
 800192c:	4618      	mov	r0, r3
 800192e:	47a0      	blx	r4
                break;
 8001930:	bf00      	nop
        }
        HAL_Delay(200);                                      /* 200MS */
 8001932:	20c8      	movs	r0, #200	; 0xc8
 8001934:	f001 ffd8 	bl	80038e8 <HAL_Delay>
    }

    if (sock_int_socket & SINT_STAT_TIM_OUT)                /* TCP */
 8001938:	7b7b      	ldrb	r3, [r7, #13]
 800193a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800193e:	2b00      	cmp	r3, #0
 8001940:	d031      	beq.n	80019a6 <ch395_socket_interrupt+0x1f6>
    {
        if (g_ch395q_sta.socket[sockindex].config.proto == CH395Q_SOCKET_TCP_CLIENT)
 8001942:	79fa      	ldrb	r2, [r7, #7]
 8001944:	491a      	ldr	r1, [pc, #104]	; (80019b0 <ch395_socket_interrupt+0x200>)
 8001946:	4613      	mov	r3, r2
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	4413      	add	r3, r2
 800194c:	00db      	lsls	r3, r3, #3
 800194e:	440b      	add	r3, r1
 8001950:	331a      	adds	r3, #26
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d126      	bne.n	80019a6 <ch395_socket_interrupt+0x1f6>
        {
            HAL_Delay(200);                                  /* 200MS */
 8001958:	20c8      	movs	r0, #200	; 0xc8
 800195a:	f001 ffc5 	bl	80038e8 <HAL_Delay>
            g_ch395q_sta.ch395_error(ch395_open_socket(g_ch395q_sta.socket[sockindex].config.socket_index));
 800195e:	4b14      	ldr	r3, [pc, #80]	; (80019b0 <ch395_socket_interrupt+0x200>)
 8001960:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001964:	79fa      	ldrb	r2, [r7, #7]
 8001966:	4912      	ldr	r1, [pc, #72]	; (80019b0 <ch395_socket_interrupt+0x200>)
 8001968:	4613      	mov	r3, r2
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	4413      	add	r3, r2
 800196e:	00db      	lsls	r3, r3, #3
 8001970:	440b      	add	r3, r1
 8001972:	3319      	adds	r3, #25
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f000 fd0c 	bl	8002394 <ch395_open_socket>
 800197c:	4603      	mov	r3, r0
 800197e:	4618      	mov	r0, r3
 8001980:	47a0      	blx	r4
            g_ch395q_sta.ch395_error(ch395_tcp_connect(g_ch395q_sta.socket[sockindex].config.socket_index));
 8001982:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <ch395_socket_interrupt+0x200>)
 8001984:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001988:	79fa      	ldrb	r2, [r7, #7]
 800198a:	4909      	ldr	r1, [pc, #36]	; (80019b0 <ch395_socket_interrupt+0x200>)
 800198c:	4613      	mov	r3, r2
 800198e:	00db      	lsls	r3, r3, #3
 8001990:	4413      	add	r3, r2
 8001992:	00db      	lsls	r3, r3, #3
 8001994:	440b      	add	r3, r1
 8001996:	3319      	adds	r3, #25
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f000 fd56 	bl	800244c <ch395_tcp_connect>
 80019a0:	4603      	mov	r3, r0
 80019a2:	4618      	mov	r0, r3
 80019a4:	47a0      	blx	r4
        }
    }
}
 80019a6:	bf00      	nop
 80019a8:	3714      	adds	r7, #20
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd90      	pop	{r4, r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200002cc 	.word	0x200002cc

080019b4 <ch395_interrupt_handler>:
 * @brief       CH395
 * @param       
 * @retval      
 */
void ch395_interrupt_handler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af02      	add	r7, sp, #8
    uint16_t  init_status;
    uint8_t i;

    init_status = ch395_cmd_get_glob_int_status_all();
 80019ba:	f000 fe5f 	bl	800267c <ch395_cmd_get_glob_int_status_all>
 80019be:	4603      	mov	r3, r0
 80019c0:	80fb      	strh	r3, [r7, #6]

    if (init_status & GINT_STAT_UNREACH)                                    /*  */
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d002      	beq.n	80019d2 <ch395_interrupt_handler+0x1e>
    {
         ch395_cmd_get_unreachippt(g_ch395q_sta.ipinf_buf);
 80019cc:	485d      	ldr	r0, [pc, #372]	; (8001b44 <ch395_interrupt_handler+0x190>)
 80019ce:	f000 fb83 	bl	80020d8 <ch395_cmd_get_unreachippt>
    if (init_status & GINT_STAT_IP_CONFLI)                                  /* IPCH395 IPCH395 */
    {

    }

    if (init_status & GINT_STAT_PHY_CHANGE)                                 /* PHY */
 80019d2:	88fb      	ldrh	r3, [r7, #6]
 80019d4:	f003 0304 	and.w	r3, r3, #4
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d005      	beq.n	80019e8 <ch395_interrupt_handler+0x34>
    {
        g_ch395q_sta.phy_status = ch395_cmd_get_phy_status();               /* PHY */
 80019dc:	f000 fa9c 	bl	8001f18 <ch395_cmd_get_phy_status>
 80019e0:	4603      	mov	r3, r0
 80019e2:	461a      	mov	r2, r3
 80019e4:	4b58      	ldr	r3, [pc, #352]	; (8001b48 <ch395_interrupt_handler+0x194>)
 80019e6:	705a      	strb	r2, [r3, #1]
    }

    if (init_status & GINT_STAT_DHCP)                                       /* DHCP */
 80019e8:	88fb      	ldrh	r3, [r7, #6]
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d064      	beq.n	8001abc <ch395_interrupt_handler+0x108>
    {

        i = ch395_get_dhcp_status();
 80019f2:	f000 fdd3 	bl	800259c <ch395_get_dhcp_status>
 80019f6:	4603      	mov	r3, r0
 80019f8:	717b      	strb	r3, [r7, #5]

        switch (i)
 80019fa:	797b      	ldrb	r3, [r7, #5]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d156      	bne.n	8001aae <ch395_interrupt_handler+0xfa>
        {
            case DHCP_UP:
                ch395_get_ipinf(g_ch395q_sta.ipinf_buf);
 8001a00:	4850      	ldr	r0, [pc, #320]	; (8001b44 <ch395_interrupt_handler+0x190>)
 8001a02:	f000 fde1 	bl	80025c8 <ch395_get_ipinf>
                printf("IP:%02d.%02d.%02d.%02d\r\n", (uint16_t)g_ch395q_sta.ipinf_buf[0], (uint16_t)g_ch395q_sta.ipinf_buf[1], (uint16_t)g_ch395q_sta.ipinf_buf[2], (uint16_t)g_ch395q_sta.ipinf_buf[3]);
 8001a06:	4b50      	ldr	r3, [pc, #320]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a08:	78db      	ldrb	r3, [r3, #3]
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4b4e      	ldr	r3, [pc, #312]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a0e:	791b      	ldrb	r3, [r3, #4]
 8001a10:	461a      	mov	r2, r3
 8001a12:	4b4d      	ldr	r3, [pc, #308]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a14:	795b      	ldrb	r3, [r3, #5]
 8001a16:	4618      	mov	r0, r3
 8001a18:	4b4b      	ldr	r3, [pc, #300]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a1a:	799b      	ldrb	r3, [r3, #6]
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	4603      	mov	r3, r0
 8001a20:	484a      	ldr	r0, [pc, #296]	; (8001b4c <ch395_interrupt_handler+0x198>)
 8001a22:	f006 ff09 	bl	8008838 <iprintf>
                printf("GWIP:%02d.%02d.%02d.%02d\r\n", (uint16_t)g_ch395q_sta.ipinf_buf[4], (uint16_t)g_ch395q_sta.ipinf_buf[5], (uint16_t)g_ch395q_sta.ipinf_buf[6], (uint16_t)g_ch395q_sta.ipinf_buf[7]);
 8001a26:	4b48      	ldr	r3, [pc, #288]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a28:	79db      	ldrb	r3, [r3, #7]
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4b46      	ldr	r3, [pc, #280]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a2e:	7a1b      	ldrb	r3, [r3, #8]
 8001a30:	461a      	mov	r2, r3
 8001a32:	4b45      	ldr	r3, [pc, #276]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a34:	7a5b      	ldrb	r3, [r3, #9]
 8001a36:	4618      	mov	r0, r3
 8001a38:	4b43      	ldr	r3, [pc, #268]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a3a:	7a9b      	ldrb	r3, [r3, #10]
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	4603      	mov	r3, r0
 8001a40:	4843      	ldr	r0, [pc, #268]	; (8001b50 <ch395_interrupt_handler+0x19c>)
 8001a42:	f006 fef9 	bl	8008838 <iprintf>
                printf("Mask:%02d.%02d.%02d.%02d\r\n", (uint16_t)g_ch395q_sta.ipinf_buf[8], (uint16_t)g_ch395q_sta.ipinf_buf[9], (uint16_t)g_ch395q_sta.ipinf_buf[10], (uint16_t)g_ch395q_sta.ipinf_buf[11]);
 8001a46:	4b40      	ldr	r3, [pc, #256]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a48:	7adb      	ldrb	r3, [r3, #11]
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4b3e      	ldr	r3, [pc, #248]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a4e:	7b1b      	ldrb	r3, [r3, #12]
 8001a50:	461a      	mov	r2, r3
 8001a52:	4b3d      	ldr	r3, [pc, #244]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a54:	7b5b      	ldrb	r3, [r3, #13]
 8001a56:	4618      	mov	r0, r3
 8001a58:	4b3b      	ldr	r3, [pc, #236]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a5a:	7b9b      	ldrb	r3, [r3, #14]
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	4603      	mov	r3, r0
 8001a60:	483c      	ldr	r0, [pc, #240]	; (8001b54 <ch395_interrupt_handler+0x1a0>)
 8001a62:	f006 fee9 	bl	8008838 <iprintf>
                printf("DNS1:%02d.%02d.%02d.%02d\r\n", (uint16_t)g_ch395q_sta.ipinf_buf[12], (uint16_t)g_ch395q_sta.ipinf_buf[13], (uint16_t)g_ch395q_sta.ipinf_buf[14], (uint16_t)g_ch395q_sta.ipinf_buf[15]);
 8001a66:	4b38      	ldr	r3, [pc, #224]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a68:	7bdb      	ldrb	r3, [r3, #15]
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4b36      	ldr	r3, [pc, #216]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a6e:	7c1b      	ldrb	r3, [r3, #16]
 8001a70:	461a      	mov	r2, r3
 8001a72:	4b35      	ldr	r3, [pc, #212]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a74:	7c5b      	ldrb	r3, [r3, #17]
 8001a76:	4618      	mov	r0, r3
 8001a78:	4b33      	ldr	r3, [pc, #204]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a7a:	7c9b      	ldrb	r3, [r3, #18]
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4835      	ldr	r0, [pc, #212]	; (8001b58 <ch395_interrupt_handler+0x1a4>)
 8001a82:	f006 fed9 	bl	8008838 <iprintf>
                printf("DNS2:%02d.%02d.%02d.%02d\r\n", (uint16_t)g_ch395q_sta.ipinf_buf[16], (uint16_t)g_ch395q_sta.ipinf_buf[17], (uint16_t)g_ch395q_sta.ipinf_buf[18], (uint16_t)g_ch395q_sta.ipinf_buf[19]);
 8001a86:	4b30      	ldr	r3, [pc, #192]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a88:	7cdb      	ldrb	r3, [r3, #19]
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4b2e      	ldr	r3, [pc, #184]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a8e:	7d1b      	ldrb	r3, [r3, #20]
 8001a90:	461a      	mov	r2, r3
 8001a92:	4b2d      	ldr	r3, [pc, #180]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a94:	7d5b      	ldrb	r3, [r3, #21]
 8001a96:	4618      	mov	r0, r3
 8001a98:	4b2b      	ldr	r3, [pc, #172]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001a9a:	7d9b      	ldrb	r3, [r3, #22]
 8001a9c:	9300      	str	r3, [sp, #0]
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	482e      	ldr	r0, [pc, #184]	; (8001b5c <ch395_interrupt_handler+0x1a8>)
 8001aa2:	f006 fec9 	bl	8008838 <iprintf>
                g_ch395q_sta.dhcp_status = DHCP_UP;
 8001aa6:	4b28      	ldr	r3, [pc, #160]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	709a      	strb	r2, [r3, #2]
                break;
 8001aac:	e006      	b.n	8001abc <ch395_interrupt_handler+0x108>
            default:
                g_ch395q_sta.dhcp_status = DHCP_DOWN;
 8001aae:	4b26      	ldr	r3, [pc, #152]	; (8001b48 <ch395_interrupt_handler+0x194>)
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	709a      	strb	r2, [r3, #2]
                /* IP */
                printf("IP.....................................\r\n");
 8001ab4:	482a      	ldr	r0, [pc, #168]	; (8001b60 <ch395_interrupt_handler+0x1ac>)
 8001ab6:	f006 ff25 	bl	8008904 <puts>
                break;
 8001aba:	bf00      	nop
        }
    }

    if (init_status & GINT_STAT_SOCK0)
 8001abc:	88fb      	ldrh	r3, [r7, #6]
 8001abe:	f003 0310 	and.w	r3, r3, #16
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d002      	beq.n	8001acc <ch395_interrupt_handler+0x118>
    {
        ch395_socket_interrupt(CH395Q_SOCKET_0);                          /* socket 0 */
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	f7ff fe72 	bl	80017b0 <ch395_socket_interrupt>
    }

    if (init_status & GINT_STAT_SOCK1)
 8001acc:	88fb      	ldrh	r3, [r7, #6]
 8001ace:	f003 0320 	and.w	r3, r3, #32
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d002      	beq.n	8001adc <ch395_interrupt_handler+0x128>
    {
        ch395_socket_interrupt(CH395Q_SOCKET_1);                          /* socket 1 */
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	f7ff fe6a 	bl	80017b0 <ch395_socket_interrupt>
    }

    if (init_status & GINT_STAT_SOCK2)
 8001adc:	88fb      	ldrh	r3, [r7, #6]
 8001ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d002      	beq.n	8001aec <ch395_interrupt_handler+0x138>
    {
        ch395_socket_interrupt(CH395Q_SOCKET_2);                          /* socket 2 */
 8001ae6:	2002      	movs	r0, #2
 8001ae8:	f7ff fe62 	bl	80017b0 <ch395_socket_interrupt>
    }

    if (init_status & GINT_STAT_SOCK3)
 8001aec:	88fb      	ldrh	r3, [r7, #6]
 8001aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d002      	beq.n	8001afc <ch395_interrupt_handler+0x148>
    {
        ch395_socket_interrupt(CH395Q_SOCKET_3);                          /* socket 3 */
 8001af6:	2003      	movs	r0, #3
 8001af8:	f7ff fe5a 	bl	80017b0 <ch395_socket_interrupt>
    }

    if (init_status & GINT_STAT_SOCK4)
 8001afc:	88fb      	ldrh	r3, [r7, #6]
 8001afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d002      	beq.n	8001b0c <ch395_interrupt_handler+0x158>
    {
        ch395_socket_interrupt(CH395Q_SOCKET_4);                          /* socket 4 */
 8001b06:	2004      	movs	r0, #4
 8001b08:	f7ff fe52 	bl	80017b0 <ch395_socket_interrupt>
    }

    if (init_status & GINT_STAT_SOCK5)
 8001b0c:	88fb      	ldrh	r3, [r7, #6]
 8001b0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d002      	beq.n	8001b1c <ch395_interrupt_handler+0x168>
    {
        ch395_socket_interrupt(CH395Q_SOCKET_5);                          /* socket 5 */
 8001b16:	2005      	movs	r0, #5
 8001b18:	f7ff fe4a 	bl	80017b0 <ch395_socket_interrupt>
    }

    if (init_status & GINT_STAT_SOCK6)
 8001b1c:	88fb      	ldrh	r3, [r7, #6]
 8001b1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d002      	beq.n	8001b2c <ch395_interrupt_handler+0x178>
    {
        ch395_socket_interrupt(CH395Q_SOCKET_6);                          /* socket 6 */
 8001b26:	2006      	movs	r0, #6
 8001b28:	f7ff fe42 	bl	80017b0 <ch395_socket_interrupt>
    }

    if (init_status & GINT_STAT_SOCK7)
 8001b2c:	88fb      	ldrh	r3, [r7, #6]
 8001b2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d002      	beq.n	8001b3c <ch395_interrupt_handler+0x188>
    {
        ch395_socket_interrupt(CH395Q_SOCKET_7);                          /* socket 7 */
 8001b36:	2007      	movs	r0, #7
 8001b38:	f7ff fe3a 	bl	80017b0 <ch395_socket_interrupt>
    }
}
 8001b3c:	bf00      	nop
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	200002cf 	.word	0x200002cf
 8001b48:	200002cc 	.word	0x200002cc
 8001b4c:	0800cb78 	.word	0x0800cb78
 8001b50:	0800cb94 	.word	0x0800cb94
 8001b54:	0800cbb0 	.word	0x0800cbb0
 8001b58:	0800cbcc 	.word	0x0800cbcc
 8001b5c:	0800cbe8 	.word	0x0800cbe8
 8001b60:	0800cc04 	.word	0x0800cc04

08001b64 <ch395q_handler>:
 * @brief       CH395
 * @param       
 * @retval      
 */
void ch395q_handler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
    if (ch395_int_pin_wire == 0)
 8001b68:	2102      	movs	r1, #2
 8001b6a:	4807      	ldr	r0, [pc, #28]	; (8001b88 <ch395q_handler+0x24>)
 8001b6c:	f003 f8fe 	bl	8004d6c <HAL_GPIO_ReadPin>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <ch395q_handler+0x16>
    {
        ch395_interrupt_handler();                                       /*  */
 8001b76:	f7ff ff1d 	bl	80019b4 <ch395_interrupt_handler>
    }

    g_ch395q_sta.ch395_reconnection();                                   /* PHY */
 8001b7a:	4b04      	ldr	r3, [pc, #16]	; (8001b8c <ch395q_handler+0x28>)
 8001b7c:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8001b80:	4798      	blx	r3
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40020400 	.word	0x40020400
 8001b8c:	200002cc 	.word	0x200002cc

08001b90 <ch395_reconnection>:
 * @brief       PHY
 * @param       
 * @retval      
 */
void ch395_reconnection(void)
{
 8001b90:	b590      	push	{r4, r7, lr}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
    for (uint8_t socket_index = CH395Q_SOCKET_0 ; socket_index <= CH395Q_SOCKET_7 ; socket_index ++ )
 8001b96:	2300      	movs	r3, #0
 8001b98:	71fb      	strb	r3, [r7, #7]
 8001b9a:	e16e      	b.n	8001e7a <ch395_reconnection+0x2ea>
    {
        if (g_ch395q_sta.phy_status == PHY_DISCONN && (g_ch395q_sta.dhcp_status == DHCP_UP || g_ch395q_sta.dhcp_status == DHCP_DOWN || g_ch395q_sta.dhcp_status == DHCP_STA))
 8001b9c:	4bbb      	ldr	r3, [pc, #748]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001b9e:	785b      	ldrb	r3, [r3, #1]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d13c      	bne.n	8001c1e <ch395_reconnection+0x8e>
 8001ba4:	4bb9      	ldr	r3, [pc, #740]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001ba6:	789b      	ldrb	r3, [r3, #2]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d007      	beq.n	8001bbc <ch395_reconnection+0x2c>
 8001bac:	4bb7      	ldr	r3, [pc, #732]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001bae:	789b      	ldrb	r3, [r3, #2]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d003      	beq.n	8001bbc <ch395_reconnection+0x2c>
 8001bb4:	4bb5      	ldr	r3, [pc, #724]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001bb6:	789b      	ldrb	r3, [r3, #2]
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d130      	bne.n	8001c1e <ch395_reconnection+0x8e>
        {
            if (g_ch395q_sta.socket[socket_index].config.socket_enable == CH395Q_ENABLE)
 8001bbc:	79fa      	ldrb	r2, [r7, #7]
 8001bbe:	49b3      	ldr	r1, [pc, #716]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	4413      	add	r3, r2
 8001bc6:	00db      	lsls	r3, r3, #3
 8001bc8:	440b      	add	r3, r1
 8001bca:	3318      	adds	r3, #24
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d121      	bne.n	8001c16 <ch395_reconnection+0x86>
            {
                ch395_close_socket(g_ch395q_sta.socket[socket_index].config.socket_index);
 8001bd2:	79fa      	ldrb	r2, [r7, #7]
 8001bd4:	49ad      	ldr	r1, [pc, #692]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	00db      	lsls	r3, r3, #3
 8001bda:	4413      	add	r3, r2
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	440b      	add	r3, r1
 8001be0:	3319      	adds	r3, #25
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f000 fc03 	bl	80023f0 <ch395_close_socket>
                g_ch395q_sta.ch395_error(ch395_dhcp_enable(0));                                                                 /* ch395q */
 8001bea:	4ba8      	ldr	r3, [pc, #672]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001bec:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	f000 fca7 	bl	8002544 <ch395_dhcp_enable>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	47a0      	blx	r4
                g_ch395q_sta.socket[socket_index].config.socket_enable = CH395Q_DISABLE;
 8001bfc:	79fa      	ldrb	r2, [r7, #7]
 8001bfe:	49a3      	ldr	r1, [pc, #652]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001c00:	4613      	mov	r3, r2
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	4413      	add	r3, r2
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	440b      	add	r3, r1
 8001c0a:	3318      	adds	r3, #24
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	701a      	strb	r2, [r3, #0]
                g_ch395q_sta.dhcp_status = DHCP_STA;
 8001c10:	4b9e      	ldr	r3, [pc, #632]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001c12:	2202      	movs	r2, #2
 8001c14:	709a      	strb	r2, [r3, #2]
            }

            printf("PHY DISCONN\r\n");
 8001c16:	489e      	ldr	r0, [pc, #632]	; (8001e90 <ch395_reconnection+0x300>)
 8001c18:	f006 fe74 	bl	8008904 <puts>
 8001c1c:	e12a      	b.n	8001e74 <ch395_reconnection+0x2e4>
        }
        else
        {
            if (g_ch395q_sta.phy_status != PHY_DISCONN && g_ch395q_sta.socket[socket_index].config.socket_enable == CH395Q_DISABLE)
 8001c1e:	4b9b      	ldr	r3, [pc, #620]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001c20:	785b      	ldrb	r3, [r3, #1]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	f000 8126 	beq.w	8001e74 <ch395_reconnection+0x2e4>
 8001c28:	79fa      	ldrb	r2, [r7, #7]
 8001c2a:	4998      	ldr	r1, [pc, #608]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	4413      	add	r3, r2
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	440b      	add	r3, r1
 8001c36:	3318      	adds	r3, #24
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	f040 811a 	bne.w	8001e74 <ch395_reconnection+0x2e4>
            {
                if (g_ch395q_sta.dhcp_status == DHCP_STA)
 8001c40:	4b92      	ldr	r3, [pc, #584]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001c42:	789b      	ldrb	r3, [r3, #2]
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d114      	bne.n	8001c72 <ch395_reconnection+0xe2>
                {
                    ch395_cmd_reset();                                                                                          /* ch395q */
 8001c48:	f000 f926 	bl	8001e98 <ch395_cmd_reset>
                    HAL_Delay(100);                                                                                              /* 100 */
 8001c4c:	2064      	movs	r0, #100	; 0x64
 8001c4e:	f001 fe4b 	bl	80038e8 <HAL_Delay>
                    ch395_cmd_init();
 8001c52:	f000 f977 	bl	8001f44 <ch395_cmd_init>
                    HAL_Delay(100);                                                                                              /* 100 */
 8001c56:	2064      	movs	r0, #100	; 0x64
 8001c58:	f001 fe46 	bl	80038e8 <HAL_Delay>
                    ch395_socket_r_s_buf_modify();
 8001c5c:	f7ff fce8 	bl	8001630 <ch395_socket_r_s_buf_modify>
//                    ch395_set_tcpmss(536);
//                    ch395_set_start_para(FUN_PARA_FLAG_TCP_SERVER | SOCK_CTRL_FLAG_SOCKET_CLOSE);
                    g_ch395q_sta.ch395_error(ch395_dhcp_enable(1));                                                             /* DHCP */
 8001c60:	4b8a      	ldr	r3, [pc, #552]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001c62:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001c66:	2001      	movs	r0, #1
 8001c68:	f000 fc6c 	bl	8002544 <ch395_dhcp_enable>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	4618      	mov	r0, r3
 8001c70:	47a0      	blx	r4
                }

                do
                {
                    if (ch395_int_pin_wire == 0)
 8001c72:	2102      	movs	r1, #2
 8001c74:	4887      	ldr	r0, [pc, #540]	; (8001e94 <ch395_reconnection+0x304>)
 8001c76:	f003 f879 	bl	8004d6c <HAL_GPIO_ReadPin>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <ch395_reconnection+0xf4>
                    {
                        ch395_interrupt_handler();                                                                              /*  */
 8001c80:	f7ff fe98 	bl	80019b4 <ch395_interrupt_handler>
                    }
                }
                while (g_ch395q_sta.dhcp_status == DHCP_STA);                                                                   /* DHCP */
 8001c84:	4b81      	ldr	r3, [pc, #516]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001c86:	789b      	ldrb	r3, [r3, #2]
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d0f2      	beq.n	8001c72 <ch395_reconnection+0xe2>

                switch(g_ch395q_sta.socket[socket_index].config.proto)
 8001c8c:	79fa      	ldrb	r2, [r7, #7]
 8001c8e:	497f      	ldr	r1, [pc, #508]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001c90:	4613      	mov	r3, r2
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	4413      	add	r3, r2
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	440b      	add	r3, r1
 8001c9a:	331a      	adds	r3, #26
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	f200 80d2 	bhi.w	8001e48 <ch395_reconnection+0x2b8>
 8001ca4:	a201      	add	r2, pc, #4	; (adr r2, 8001cac <ch395_reconnection+0x11c>)
 8001ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001caa:	bf00      	nop
 8001cac:	08001cbd 	.word	0x08001cbd
 8001cb0:	08001d31 	.word	0x08001d31
 8001cb4:	08001dbd 	.word	0x08001dbd
 8001cb8:	08001e29 	.word	0x08001e29
                {
                    case CH395Q_SOCKET_UDP:
                        /* socket UDP */
                        ch395_set_socket_desip(socket_index, g_ch395q_sta.socket[socket_index].config.des_ip);                  /* socket 0IP */
 8001cbc:	79fa      	ldrb	r2, [r7, #7]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	4413      	add	r3, r2
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	3318      	adds	r3, #24
 8001cc8:	4a70      	ldr	r2, [pc, #448]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001cca:	4413      	add	r3, r2
 8001ccc:	1cda      	adds	r2, r3, #3
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	4611      	mov	r1, r2
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 fa22 	bl	800211c <ch395_set_socket_desip>
                        ch395_set_socket_prot_type(socket_index,  PROTO_TYPE_UDP);                                              /* socket 0 */
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	2102      	movs	r1, #2
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f000 fa51 	bl	8002184 <ch395_set_socket_prot_type>
                        ch395_set_socket_desport(socket_index, g_ch395q_sta.socket[socket_index].config.des_port);              /* socket 0 */
 8001ce2:	79fa      	ldrb	r2, [r7, #7]
 8001ce4:	4969      	ldr	r1, [pc, #420]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	00db      	lsls	r3, r3, #3
 8001cea:	4413      	add	r3, r2
 8001cec:	00db      	lsls	r3, r3, #3
 8001cee:	440b      	add	r3, r1
 8001cf0:	3320      	adds	r3, #32
 8001cf2:	881a      	ldrh	r2, [r3, #0]
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fa61 	bl	80021c0 <ch395_set_socket_desport>
                        ch395_set_socket_sourport(socket_index, g_ch395q_sta.socket[socket_index].config.sour_port);            /* socket 0 */
 8001cfe:	79fa      	ldrb	r2, [r7, #7]
 8001d00:	4962      	ldr	r1, [pc, #392]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001d02:	4613      	mov	r3, r2
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	4413      	add	r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	440b      	add	r3, r1
 8001d0c:	3322      	adds	r3, #34	; 0x22
 8001d0e:	881a      	ldrh	r2, [r3, #0]
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	4611      	mov	r1, r2
 8001d14:	4618      	mov	r0, r3
 8001d16:	f000 fa79 	bl	800220c <ch395_set_socket_sourport>
                        g_ch395q_sta.ch395_error(ch395_open_socket(socket_index));                                              /*  */
 8001d1a:	4b5c      	ldr	r3, [pc, #368]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001d1c:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001d20:	79fb      	ldrb	r3, [r7, #7]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 fb36 	bl	8002394 <ch395_open_socket>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	47a0      	blx	r4
                        break;
 8001d2e:	e097      	b.n	8001e60 <ch395_reconnection+0x2d0>
                    case CH395Q_SOCKET_TCP_CLIENT:
                        /* socket TCPClient */
                        ch395_keeplive_set();                                                                                   /*  */
 8001d30:	f7ff faaa 	bl	8001288 <ch395_keeplive_set>
                        ch395_set_socket_desip(socket_index, g_ch395q_sta.socket[socket_index].config.des_ip);                  /* socket 0IP */
 8001d34:	79fa      	ldrb	r2, [r7, #7]
 8001d36:	4613      	mov	r3, r2
 8001d38:	00db      	lsls	r3, r3, #3
 8001d3a:	4413      	add	r3, r2
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	3318      	adds	r3, #24
 8001d40:	4a52      	ldr	r2, [pc, #328]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001d42:	4413      	add	r3, r2
 8001d44:	1cda      	adds	r2, r3, #3
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	4611      	mov	r1, r2
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f000 f9e6 	bl	800211c <ch395_set_socket_desip>
                        ch395_set_socket_prot_type(socket_index,  PROTO_TYPE_TCP);                                              /* socket 0 */
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	2103      	movs	r1, #3
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 fa15 	bl	8002184 <ch395_set_socket_prot_type>
                        ch395_set_socket_desport(socket_index,g_ch395q_sta.socket[socket_index].config.des_port);               /* socket 0 */
 8001d5a:	79fa      	ldrb	r2, [r7, #7]
 8001d5c:	494b      	ldr	r1, [pc, #300]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001d5e:	4613      	mov	r3, r2
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	4413      	add	r3, r2
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	440b      	add	r3, r1
 8001d68:	3320      	adds	r3, #32
 8001d6a:	881a      	ldrh	r2, [r3, #0]
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	4611      	mov	r1, r2
 8001d70:	4618      	mov	r0, r3
 8001d72:	f000 fa25 	bl	80021c0 <ch395_set_socket_desport>
                        ch395_set_socket_sourport(socket_index,g_ch395q_sta.socket[socket_index].config.sour_port);             /* socket 0 */
 8001d76:	79fa      	ldrb	r2, [r7, #7]
 8001d78:	4944      	ldr	r1, [pc, #272]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	4413      	add	r3, r2
 8001d80:	00db      	lsls	r3, r3, #3
 8001d82:	440b      	add	r3, r1
 8001d84:	3322      	adds	r3, #34	; 0x22
 8001d86:	881a      	ldrh	r2, [r3, #0]
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f000 fa3d 	bl	800220c <ch395_set_socket_sourport>
                        g_ch395q_sta.ch395_error(ch395_open_socket(socket_index));                                              /* sokect */
 8001d92:	4b3e      	ldr	r3, [pc, #248]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001d94:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f000 fafa 	bl	8002394 <ch395_open_socket>
 8001da0:	4603      	mov	r3, r0
 8001da2:	4618      	mov	r0, r3
 8001da4:	47a0      	blx	r4
                        g_ch395q_sta.ch395_error(ch395_tcp_connect(socket_index));                                              /* tcp */
 8001da6:	4b39      	ldr	r3, [pc, #228]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001da8:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f000 fb4c 	bl	800244c <ch395_tcp_connect>
 8001db4:	4603      	mov	r3, r0
 8001db6:	4618      	mov	r0, r3
 8001db8:	47a0      	blx	r4
                        break;
 8001dba:	e051      	b.n	8001e60 <ch395_reconnection+0x2d0>
                    case CH395Q_SOCKET_TCP_SERVER:
                        /* socket TCPServer */
                        ch395_set_socket_desip(socket_index, g_ch395q_sta.socket[socket_index].config.des_ip);                  /* socket 0IP */
 8001dbc:	79fa      	ldrb	r2, [r7, #7]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	00db      	lsls	r3, r3, #3
 8001dc2:	4413      	add	r3, r2
 8001dc4:	00db      	lsls	r3, r3, #3
 8001dc6:	3318      	adds	r3, #24
 8001dc8:	4a30      	ldr	r2, [pc, #192]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001dca:	4413      	add	r3, r2
 8001dcc:	1cda      	adds	r2, r3, #3
 8001dce:	79fb      	ldrb	r3, [r7, #7]
 8001dd0:	4611      	mov	r1, r2
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f000 f9a2 	bl	800211c <ch395_set_socket_desip>
                        ch395_set_socket_prot_type(socket_index,  PROTO_TYPE_TCP);                                              /* socket 0 */
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	2103      	movs	r1, #3
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f000 f9d1 	bl	8002184 <ch395_set_socket_prot_type>
                        ch395_set_socket_sourport(socket_index, g_ch395q_sta.socket[socket_index].config.sour_port);            /* socket 0 */
 8001de2:	79fa      	ldrb	r2, [r7, #7]
 8001de4:	4929      	ldr	r1, [pc, #164]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001de6:	4613      	mov	r3, r2
 8001de8:	00db      	lsls	r3, r3, #3
 8001dea:	4413      	add	r3, r2
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	440b      	add	r3, r1
 8001df0:	3322      	adds	r3, #34	; 0x22
 8001df2:	881a      	ldrh	r2, [r3, #0]
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	4611      	mov	r1, r2
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f000 fa07 	bl	800220c <ch395_set_socket_sourport>
                        g_ch395q_sta.ch395_error(ch395_open_socket(socket_index));                                              /* sokect */
 8001dfe:	4b23      	ldr	r3, [pc, #140]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001e00:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f000 fac4 	bl	8002394 <ch395_open_socket>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	47a0      	blx	r4
                        g_ch395q_sta.ch395_error(ch395_tcp_listen(socket_index));                                               /* tcp */
 8001e12:	4b1e      	ldr	r3, [pc, #120]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001e14:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 fb44 	bl	80024a8 <ch395_tcp_listen>
 8001e20:	4603      	mov	r3, r0
 8001e22:	4618      	mov	r0, r3
 8001e24:	47a0      	blx	r4
                        break;
 8001e26:	e01b      	b.n	8001e60 <ch395_reconnection+0x2d0>
                    case CH395Q_SOCKET_MAC_RAW:
                        ch395_set_socket_prot_type(socket_index,  PROTO_TYPE_MAC_RAW);                                          /* socket 0 */
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 f9a9 	bl	8002184 <ch395_set_socket_prot_type>
                        g_ch395q_sta.ch395_error(ch395_open_socket(socket_index));                                              /* sokect */
 8001e32:	4b16      	ldr	r3, [pc, #88]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001e34:	f8d3 4258 	ldr.w	r4, [r3, #600]	; 0x258
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f000 faaa 	bl	8002394 <ch395_open_socket>
 8001e40:	4603      	mov	r3, r0
 8001e42:	4618      	mov	r0, r3
 8001e44:	47a0      	blx	r4
                        break;
 8001e46:	e00b      	b.n	8001e60 <ch395_reconnection+0x2d0>
                    default:
                        ch395_set_socket_prot_type(socket_index,  PROTO_TYPE_TCP);
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	2103      	movs	r1, #3
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f000 f999 	bl	8002184 <ch395_set_socket_prot_type>
                        ch395_set_socket_sourport(socket_index, 8080);                                                          /* socket 1~7 */
 8001e52:	79fb      	ldrb	r3, [r7, #7]
 8001e54:	f641 7190 	movw	r1, #8080	; 0x1f90
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 f9d7 	bl	800220c <ch395_set_socket_sourport>
                        break;
 8001e5e:	bf00      	nop
                }
                g_ch395q_sta.socket[socket_index].config.socket_enable = CH395Q_ENABLE;
 8001e60:	79fa      	ldrb	r2, [r7, #7]
 8001e62:	490a      	ldr	r1, [pc, #40]	; (8001e8c <ch395_reconnection+0x2fc>)
 8001e64:	4613      	mov	r3, r2
 8001e66:	00db      	lsls	r3, r3, #3
 8001e68:	4413      	add	r3, r2
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	440b      	add	r3, r1
 8001e6e:	3318      	adds	r3, #24
 8001e70:	2202      	movs	r2, #2
 8001e72:	701a      	strb	r2, [r3, #0]
    for (uint8_t socket_index = CH395Q_SOCKET_0 ; socket_index <= CH395Q_SOCKET_7 ; socket_index ++ )
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	3301      	adds	r3, #1
 8001e78:	71fb      	strb	r3, [r7, #7]
 8001e7a:	79fb      	ldrb	r3, [r7, #7]
 8001e7c:	2b07      	cmp	r3, #7
 8001e7e:	f67f ae8d 	bls.w	8001b9c <ch395_reconnection+0xc>
            }
        }
    }
}
 8001e82:	bf00      	nop
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd90      	pop	{r4, r7, pc}
 8001e8c:	200002cc 	.word	0x200002cc
 8001e90:	0800cb08 	.word	0x0800cb08
 8001e94:	40020400 	.word	0x40020400

08001e98 <ch395_cmd_reset>:
 * @brief       ch395
 * @param       
 * @retval      
 */
void ch395_cmd_reset(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
    ch395_write_cmd(CMD00_RESET_ALL);
 8001e9c:	2005      	movs	r0, #5
 8001e9e:	f7ff f9bd 	bl	800121c <ch395_write_cmd>
    ch395_scs_hign;
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	2110      	movs	r1, #16
 8001ea6:	4802      	ldr	r0, [pc, #8]	; (8001eb0 <ch395_cmd_reset+0x18>)
 8001ea8:	f002 ff78 	bl	8004d9c <HAL_GPIO_WritePin>
}
 8001eac:	bf00      	nop
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40020000 	.word	0x40020000

08001eb4 <ch395_cmd_get_ver>:
 * @brief       1
 * @param       
 * @retval      1
 */
uint8_t ch395_cmd_get_ver(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
    uint8_t i;
    ch395_write_cmd(CMD01_GET_IC_VER);
 8001eba:	2001      	movs	r0, #1
 8001ebc:	f7ff f9ae 	bl	800121c <ch395_write_cmd>
    i = ch395_read_data();
 8001ec0:	f7ff f9d5 	bl	800126e <ch395_read_data>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	71fb      	strb	r3, [r7, #7]
    ch395_scs_hign;
 8001ec8:	2201      	movs	r2, #1
 8001eca:	2110      	movs	r1, #16
 8001ecc:	4803      	ldr	r0, [pc, #12]	; (8001edc <ch395_cmd_get_ver+0x28>)
 8001ece:	f002 ff65 	bl	8004d9c <HAL_GPIO_WritePin>
    return i;
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40020000 	.word	0x40020000

08001ee0 <ch395_cmd_check_exist>:
 * @brief       
 * @param       1
 * @retval      ok testdata
 */
uint8_t ch395_cmd_check_exist(uint8_t testdata)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    ch395_write_cmd(CMD11_CHECK_EXIST);
 8001eea:	2006      	movs	r0, #6
 8001eec:	f7ff f996 	bl	800121c <ch395_write_cmd>
    ch395_write_data(testdata);
 8001ef0:	79fb      	ldrb	r3, [r7, #7]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff f9ae 	bl	8001254 <ch395_write_data>
    i = ch395_read_data();
 8001ef8:	f7ff f9b9 	bl	800126e <ch395_read_data>
 8001efc:	4603      	mov	r3, r0
 8001efe:	73fb      	strb	r3, [r7, #15]
    ch395_scs_hign;
 8001f00:	2201      	movs	r2, #1
 8001f02:	2110      	movs	r1, #16
 8001f04:	4803      	ldr	r0, [pc, #12]	; (8001f14 <ch395_cmd_check_exist+0x34>)
 8001f06:	f002 ff49 	bl	8004d9c <HAL_GPIO_WritePin>
    return i;
 8001f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40020000 	.word	0x40020000

08001f18 <ch395_cmd_get_phy_status>:
 * @brief       phy
 * @param       
 * @retval      ch395phyphy/
 */
uint8_t ch395_cmd_get_phy_status(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
    uint8_t i;

    ch395_write_cmd(CMD01_GET_PHY_STATUS);
 8001f1e:	2026      	movs	r0, #38	; 0x26
 8001f20:	f7ff f97c 	bl	800121c <ch395_write_cmd>
    i = ch395_read_data();
 8001f24:	f7ff f9a3 	bl	800126e <ch395_read_data>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	71fb      	strb	r3, [r7, #7]
    ch395_scs_hign;
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	2110      	movs	r1, #16
 8001f30:	4803      	ldr	r0, [pc, #12]	; (8001f40 <ch395_cmd_get_phy_status+0x28>)
 8001f32:	f002 ff33 	bl	8004d9c <HAL_GPIO_WritePin>
    return i;
 8001f36:	79fb      	ldrb	r3, [r7, #7]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40020000 	.word	0x40020000

08001f44 <ch395_cmd_init>:
 * @brief       ch395
 * @param       
 * @retval      
 */
uint8_t ch395_cmd_init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
    uint8_t i = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	71fb      	strb	r3, [r7, #7]
    uint8_t s = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	71bb      	strb	r3, [r7, #6]

    ch395_write_cmd(CMD0W_INIT_CH395);
 8001f52:	2027      	movs	r0, #39	; 0x27
 8001f54:	f7ff f962 	bl	800121c <ch395_write_cmd>
    ch395_scs_hign;
 8001f58:	2201      	movs	r2, #1
 8001f5a:	2110      	movs	r1, #16
 8001f5c:	480c      	ldr	r0, [pc, #48]	; (8001f90 <ch395_cmd_init+0x4c>)
 8001f5e:	f002 ff1d 	bl	8004d9c <HAL_GPIO_WritePin>

    while (1)
    {
        HAL_Delay(10);                          /* 2MS */
 8001f62:	200a      	movs	r0, #10
 8001f64:	f001 fcc0 	bl	80038e8 <HAL_Delay>
        s = ch395_get_cmd_status();            /*  */
 8001f68:	f000 f814 	bl	8001f94 <ch395_get_cmd_status>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	71bb      	strb	r3, [r7, #6]

        if (s != CH395_ERR_BUSY)
 8001f70:	79bb      	ldrb	r3, [r7, #6]
 8001f72:	2b10      	cmp	r3, #16
 8001f74:	d106      	bne.n	8001f84 <ch395_cmd_init+0x40>
        {
            break;         /* CH395 */
        }

        if (i++ > 200)
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	1c5a      	adds	r2, r3, #1
 8001f7a:	71fa      	strb	r2, [r7, #7]
 8001f7c:	2bc8      	cmp	r3, #200	; 0xc8
 8001f7e:	d9f0      	bls.n	8001f62 <ch395_cmd_init+0x1e>
        {
            return CH395_ERR_UNKNOW; /* ,500MS */
 8001f80:	23fa      	movs	r3, #250	; 0xfa
 8001f82:	e001      	b.n	8001f88 <ch395_cmd_init+0x44>
            break;         /* CH395 */
 8001f84:	bf00      	nop
        }
    }

    return s;
 8001f86:	79bb      	ldrb	r3, [r7, #6]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40020000 	.word	0x40020000

08001f94 <ch395_get_cmd_status>:
 * @brief       
 * @param       
 * @retval      
 */
uint8_t ch395_get_cmd_status(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
    uint8_t i;

    ch395_write_cmd(CMD01_GET_CMD_STATUS);
 8001f9a:	202c      	movs	r0, #44	; 0x2c
 8001f9c:	f7ff f93e 	bl	800121c <ch395_write_cmd>
    i = ch395_read_data();
 8001fa0:	f7ff f965 	bl	800126e <ch395_read_data>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	71fb      	strb	r3, [r7, #7]
    ch395_scs_hign;
 8001fa8:	2201      	movs	r2, #1
 8001faa:	2110      	movs	r1, #16
 8001fac:	4803      	ldr	r0, [pc, #12]	; (8001fbc <ch395_get_cmd_status+0x28>)
 8001fae:	f002 fef5 	bl	8004d9c <HAL_GPIO_WritePin>
    return i;
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40020000 	.word	0x40020000

08001fc0 <ch395_cmd_set_ipaddr>:
 * @brief       ch395ip
 * @param       ipaddr ip
 * @retval      
 */
void ch395_cmd_set_ipaddr(uint8_t *ipaddr)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
    uint8_t i;

    ch395_write_cmd(CMD40_SET_IP_ADDR);
 8001fc8:	2022      	movs	r0, #34	; 0x22
 8001fca:	f7ff f927 	bl	800121c <ch395_write_cmd>

    for (i = 0; i < 4; i++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	73fb      	strb	r3, [r7, #15]
 8001fd2:	e009      	b.n	8001fe8 <ch395_cmd_set_ipaddr+0x28>
    {
        ch395_write_data(*ipaddr++);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	607a      	str	r2, [r7, #4]
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff f939 	bl	8001254 <ch395_write_data>
    for (i = 0; i < 4; i++)
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	73fb      	strb	r3, [r7, #15]
 8001fe8:	7bfb      	ldrb	r3, [r7, #15]
 8001fea:	2b03      	cmp	r3, #3
 8001fec:	d9f2      	bls.n	8001fd4 <ch395_cmd_set_ipaddr+0x14>
    }

    ch395_scs_hign;
 8001fee:	2201      	movs	r2, #1
 8001ff0:	2110      	movs	r1, #16
 8001ff2:	4803      	ldr	r0, [pc, #12]	; (8002000 <ch395_cmd_set_ipaddr+0x40>)
 8001ff4:	f002 fed2 	bl	8004d9c <HAL_GPIO_WritePin>
}
 8001ff8:	bf00      	nop
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40020000 	.word	0x40020000

08002004 <ch395_cmd_set_gw_ipaddr>:
 * @brief       ch395ip
 * @param       ipaddr ip
 * @retval      
 */
void ch395_cmd_set_gw_ipaddr(uint8_t *gwipaddr)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    ch395_write_cmd(CMD40_SET_GWIP_ADDR);
 800200c:	2023      	movs	r0, #35	; 0x23
 800200e:	f7ff f905 	bl	800121c <ch395_write_cmd>

    for (i = 0; i < 4; i++)
 8002012:	2300      	movs	r3, #0
 8002014:	73fb      	strb	r3, [r7, #15]
 8002016:	e009      	b.n	800202c <ch395_cmd_set_gw_ipaddr+0x28>
    {
        ch395_write_data(*gwipaddr++);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	1c5a      	adds	r2, r3, #1
 800201c:	607a      	str	r2, [r7, #4]
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff f917 	bl	8001254 <ch395_write_data>
    for (i = 0; i < 4; i++)
 8002026:	7bfb      	ldrb	r3, [r7, #15]
 8002028:	3301      	adds	r3, #1
 800202a:	73fb      	strb	r3, [r7, #15]
 800202c:	7bfb      	ldrb	r3, [r7, #15]
 800202e:	2b03      	cmp	r3, #3
 8002030:	d9f2      	bls.n	8002018 <ch395_cmd_set_gw_ipaddr+0x14>
    }

    ch395_scs_hign;
 8002032:	2201      	movs	r2, #1
 8002034:	2110      	movs	r1, #16
 8002036:	4803      	ldr	r0, [pc, #12]	; (8002044 <ch395_cmd_set_gw_ipaddr+0x40>)
 8002038:	f002 feb0 	bl	8004d9c <HAL_GPIO_WritePin>
}
 800203c:	bf00      	nop
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40020000 	.word	0x40020000

08002048 <ch395_cmd_set_maskaddr>:
 * @brief       ch395255.255.255.0
 * @param       maskaddr 
 * @retval      
 */
void ch395_cmd_set_maskaddr(uint8_t *maskaddr)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    ch395_write_cmd(CMD40_SET_MASK_ADDR);
 8002050:	2024      	movs	r0, #36	; 0x24
 8002052:	f7ff f8e3 	bl	800121c <ch395_write_cmd>

    for (i = 0; i < 4; i++)
 8002056:	2300      	movs	r3, #0
 8002058:	73fb      	strb	r3, [r7, #15]
 800205a:	e009      	b.n	8002070 <ch395_cmd_set_maskaddr+0x28>
    {
        ch395_write_data(*maskaddr++);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	1c5a      	adds	r2, r3, #1
 8002060:	607a      	str	r2, [r7, #4]
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff f8f5 	bl	8001254 <ch395_write_data>
    for (i = 0; i < 4; i++)
 800206a:	7bfb      	ldrb	r3, [r7, #15]
 800206c:	3301      	adds	r3, #1
 800206e:	73fb      	strb	r3, [r7, #15]
 8002070:	7bfb      	ldrb	r3, [r7, #15]
 8002072:	2b03      	cmp	r3, #3
 8002074:	d9f2      	bls.n	800205c <ch395_cmd_set_maskaddr+0x14>
    }

    ch395_scs_hign;
 8002076:	2201      	movs	r2, #1
 8002078:	2110      	movs	r1, #16
 800207a:	4803      	ldr	r0, [pc, #12]	; (8002088 <ch395_cmd_set_maskaddr+0x40>)
 800207c:	f002 fe8e 	bl	8004d9c <HAL_GPIO_WritePin>
}
 8002080:	bf00      	nop
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40020000 	.word	0x40020000

0800208c <ch395_cmd_set_macaddr>:
 * @brief       ch395mac
 * @param       mcaddr mac
 * @retval      
 */
void ch395_cmd_set_macaddr(uint8_t *amcaddr)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
    uint8_t i;

    ch395_write_cmd(CMD60_SET_MAC_ADDR);
 8002094:	2021      	movs	r0, #33	; 0x21
 8002096:	f7ff f8c1 	bl	800121c <ch395_write_cmd>

    for (i = 0; i < 6; i++)
 800209a:	2300      	movs	r3, #0
 800209c:	73fb      	strb	r3, [r7, #15]
 800209e:	e009      	b.n	80020b4 <ch395_cmd_set_macaddr+0x28>
    {
        ch395_write_data(*amcaddr++);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	607a      	str	r2, [r7, #4]
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff f8d3 	bl	8001254 <ch395_write_data>
    for (i = 0; i < 6; i++)
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	3301      	adds	r3, #1
 80020b2:	73fb      	strb	r3, [r7, #15]
 80020b4:	7bfb      	ldrb	r3, [r7, #15]
 80020b6:	2b05      	cmp	r3, #5
 80020b8:	d9f2      	bls.n	80020a0 <ch395_cmd_set_macaddr+0x14>
    }

    ch395_scs_hign;
 80020ba:	2201      	movs	r2, #1
 80020bc:	2110      	movs	r1, #16
 80020be:	4805      	ldr	r0, [pc, #20]	; (80020d4 <ch395_cmd_set_macaddr+0x48>)
 80020c0:	f002 fe6c 	bl	8004d9c <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80020c4:	2064      	movs	r0, #100	; 0x64
 80020c6:	f001 fc0f 	bl	80038e8 <HAL_Delay>
}
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40020000 	.word	0x40020000

080020d8 <ch395_cmd_get_unreachippt>:
     @arg       3-4
     @arg       4-8ip
 * @retval      
 */
void ch395_cmd_get_unreachippt(uint8_t *list)
{
 80020d8:	b590      	push	{r4, r7, lr}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
    uint8_t i;

    ch395_write_cmd(CMD08_GET_UNREACH_IPPORT);
 80020e0:	2028      	movs	r0, #40	; 0x28
 80020e2:	f7ff f89b 	bl	800121c <ch395_write_cmd>

    for (i = 0; i < 8; i++)
 80020e6:	2300      	movs	r3, #0
 80020e8:	73fb      	strb	r3, [r7, #15]
 80020ea:	e009      	b.n	8002100 <ch395_cmd_get_unreachippt+0x28>
    {
        *list++ = ch395_read_data();
 80020ec:	687c      	ldr	r4, [r7, #4]
 80020ee:	1c63      	adds	r3, r4, #1
 80020f0:	607b      	str	r3, [r7, #4]
 80020f2:	f7ff f8bc 	bl	800126e <ch395_read_data>
 80020f6:	4603      	mov	r3, r0
 80020f8:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < 8; i++)
 80020fa:	7bfb      	ldrb	r3, [r7, #15]
 80020fc:	3301      	adds	r3, #1
 80020fe:	73fb      	strb	r3, [r7, #15]
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	2b07      	cmp	r3, #7
 8002104:	d9f2      	bls.n	80020ec <ch395_cmd_get_unreachippt+0x14>
    }

    ch395_scs_hign;
 8002106:	2201      	movs	r2, #1
 8002108:	2110      	movs	r1, #16
 800210a:	4803      	ldr	r0, [pc, #12]	; (8002118 <ch395_cmd_get_unreachippt+0x40>)
 800210c:	f002 fe46 	bl	8004d9c <HAL_GPIO_WritePin>
}
 8002110:	bf00      	nop
 8002112:	3714      	adds	r7, #20
 8002114:	46bd      	mov	sp, r7
 8002116:	bd90      	pop	{r4, r7, pc}
 8002118:	40020000 	.word	0x40020000

0800211c <ch395_set_socket_desip>:
 * @param       sockindex socket
 * @param       ipaddr ip
 * @retval      
 */
void ch395_set_socket_desip(uint8_t sockindex, uint8_t *ipaddr)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	6039      	str	r1, [r7, #0]
 8002126:	71fb      	strb	r3, [r7, #7]
    ch395_write_cmd(CMD50_SET_IP_ADDR_SN);
 8002128:	2031      	movs	r0, #49	; 0x31
 800212a:	f7ff f877 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff f88f 	bl	8001254 <ch395_write_data>
    ch395_write_data(*ipaddr++);
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	1c5a      	adds	r2, r3, #1
 800213a:	603a      	str	r2, [r7, #0]
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff f888 	bl	8001254 <ch395_write_data>
    ch395_write_data(*ipaddr++);
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	1c5a      	adds	r2, r3, #1
 8002148:	603a      	str	r2, [r7, #0]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff f881 	bl	8001254 <ch395_write_data>
    ch395_write_data(*ipaddr++);
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	1c5a      	adds	r2, r3, #1
 8002156:	603a      	str	r2, [r7, #0]
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff f87a 	bl	8001254 <ch395_write_data>
    ch395_write_data(*ipaddr++);
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	1c5a      	adds	r2, r3, #1
 8002164:	603a      	str	r2, [r7, #0]
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff f873 	bl	8001254 <ch395_write_data>
    ch395_scs_hign;
 800216e:	2201      	movs	r2, #1
 8002170:	2110      	movs	r1, #16
 8002172:	4803      	ldr	r0, [pc, #12]	; (8002180 <ch395_set_socket_desip+0x64>)
 8002174:	f002 fe12 	bl	8004d9c <HAL_GPIO_WritePin>
}
 8002178:	bf00      	nop
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40020000 	.word	0x40020000

08002184 <ch395_set_socket_prot_type>:
 * @param       sockindex socket,prottype 
 * @param        socket(ch395inc.h)
 * @retval      
 */
void ch395_set_socket_prot_type(uint8_t sockindex, uint8_t prottype)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	460a      	mov	r2, r1
 800218e:	71fb      	strb	r3, [r7, #7]
 8002190:	4613      	mov	r3, r2
 8002192:	71bb      	strb	r3, [r7, #6]
    ch395_write_cmd(CMD20_SET_PROTO_TYPE_SN);
 8002194:	2034      	movs	r0, #52	; 0x34
 8002196:	f7ff f841 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 800219a:	79fb      	ldrb	r3, [r7, #7]
 800219c:	4618      	mov	r0, r3
 800219e:	f7ff f859 	bl	8001254 <ch395_write_data>
    ch395_write_data(prottype);
 80021a2:	79bb      	ldrb	r3, [r7, #6]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff f855 	bl	8001254 <ch395_write_data>
    ch395_scs_hign;
 80021aa:	2201      	movs	r2, #1
 80021ac:	2110      	movs	r1, #16
 80021ae:	4803      	ldr	r0, [pc, #12]	; (80021bc <ch395_set_socket_prot_type+0x38>)
 80021b0:	f002 fdf4 	bl	8004d9c <HAL_GPIO_WritePin>
}
 80021b4:	bf00      	nop
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40020000 	.word	0x40020000

080021c0 <ch395_set_socket_desport>:
 * @param       sockindex socket
 * @param       desprot 2
 * @retval      
 */
void ch395_set_socket_desport(uint8_t sockindex, uint16_t desprot)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	4603      	mov	r3, r0
 80021c8:	460a      	mov	r2, r1
 80021ca:	71fb      	strb	r3, [r7, #7]
 80021cc:	4613      	mov	r3, r2
 80021ce:	80bb      	strh	r3, [r7, #4]
    ch395_write_cmd(CMD30_SET_DES_PORT_SN);
 80021d0:	2032      	movs	r0, #50	; 0x32
 80021d2:	f7ff f823 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff f83b 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)desprot);
 80021de:	88bb      	ldrh	r3, [r7, #4]
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff f836 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)(desprot >> 8));
 80021e8:	88bb      	ldrh	r3, [r7, #4]
 80021ea:	0a1b      	lsrs	r3, r3, #8
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff f82f 	bl	8001254 <ch395_write_data>
    ch395_scs_hign;
 80021f6:	2201      	movs	r2, #1
 80021f8:	2110      	movs	r1, #16
 80021fa:	4803      	ldr	r0, [pc, #12]	; (8002208 <ch395_set_socket_desport+0x48>)
 80021fc:	f002 fdce 	bl	8004d9c <HAL_GPIO_WritePin>
}
 8002200:	bf00      	nop
 8002202:	3708      	adds	r7, #8
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40020000 	.word	0x40020000

0800220c <ch395_set_socket_sourport>:
 * @param       sockindex socket
 * @param       desprot 2
 * @retval      
 */
void ch395_set_socket_sourport(uint8_t sockindex, uint16_t surprot)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	460a      	mov	r2, r1
 8002216:	71fb      	strb	r3, [r7, #7]
 8002218:	4613      	mov	r3, r2
 800221a:	80bb      	strh	r3, [r7, #4]
    ch395_write_cmd(CMD30_SET_SOUR_PORT_SN);
 800221c:	2033      	movs	r0, #51	; 0x33
 800221e:	f7fe fffd 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 8002222:	79fb      	ldrb	r3, [r7, #7]
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff f815 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)surprot);
 800222a:	88bb      	ldrh	r3, [r7, #4]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff f810 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)(surprot >> 8));
 8002234:	88bb      	ldrh	r3, [r7, #4]
 8002236:	0a1b      	lsrs	r3, r3, #8
 8002238:	b29b      	uxth	r3, r3
 800223a:	b2db      	uxtb	r3, r3
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff f809 	bl	8001254 <ch395_write_data>
    ch395_scs_hign;
 8002242:	2201      	movs	r2, #1
 8002244:	2110      	movs	r1, #16
 8002246:	4803      	ldr	r0, [pc, #12]	; (8002254 <ch395_set_socket_sourport+0x48>)
 8002248:	f002 fda8 	bl	8004d9c <HAL_GPIO_WritePin>
}
 800224c:	bf00      	nop
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	40020000 	.word	0x40020000

08002258 <ch395_send_data>:
 * @param       databuf  
 * @param       len   
 * @retval      
 */
void ch395_send_data(uint8_t sockindex, uint8_t *databuf, uint16_t len)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	6039      	str	r1, [r7, #0]
 8002262:	71fb      	strb	r3, [r7, #7]
 8002264:	4613      	mov	r3, r2
 8002266:	80bb      	strh	r3, [r7, #4]
    uint16_t i;

    ch395_write_cmd(CMD30_WRITE_SEND_BUF_SN);
 8002268:	2039      	movs	r0, #57	; 0x39
 800226a:	f7fe ffd7 	bl	800121c <ch395_write_cmd>
    ch395_write_data((uint8_t)sockindex);
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	4618      	mov	r0, r3
 8002272:	f7fe ffef 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)len);
 8002276:	88bb      	ldrh	r3, [r7, #4]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	4618      	mov	r0, r3
 800227c:	f7fe ffea 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)(len >> 8));
 8002280:	88bb      	ldrh	r3, [r7, #4]
 8002282:	0a1b      	lsrs	r3, r3, #8
 8002284:	b29b      	uxth	r3, r3
 8002286:	b2db      	uxtb	r3, r3
 8002288:	4618      	mov	r0, r3
 800228a:	f7fe ffe3 	bl	8001254 <ch395_write_data>

    for (i = 0; i < len; i++)
 800228e:	2300      	movs	r3, #0
 8002290:	81fb      	strh	r3, [r7, #14]
 8002292:	e009      	b.n	80022a8 <ch395_send_data+0x50>
    {
        ch395_write_data(*databuf++);
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	1c5a      	adds	r2, r3, #1
 8002298:	603a      	str	r2, [r7, #0]
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	4618      	mov	r0, r3
 800229e:	f7fe ffd9 	bl	8001254 <ch395_write_data>
    for (i = 0; i < len; i++)
 80022a2:	89fb      	ldrh	r3, [r7, #14]
 80022a4:	3301      	adds	r3, #1
 80022a6:	81fb      	strh	r3, [r7, #14]
 80022a8:	89fa      	ldrh	r2, [r7, #14]
 80022aa:	88bb      	ldrh	r3, [r7, #4]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d3f1      	bcc.n	8002294 <ch395_send_data+0x3c>
    }

    ch395_scs_hign;
 80022b0:	2201      	movs	r2, #1
 80022b2:	2110      	movs	r1, #16
 80022b4:	4803      	ldr	r0, [pc, #12]	; (80022c4 <ch395_send_data+0x6c>)
 80022b6:	f002 fd71 	bl	8004d9c <HAL_GPIO_WritePin>
}
 80022ba:	bf00      	nop
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	40020000 	.word	0x40020000

080022c8 <ch395_get_recv_length>:
 * @brief       
 * @param       sockindex socket
 * @retval      
 */
uint16_t ch395_get_recv_length(uint8_t sockindex)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	71fb      	strb	r3, [r7, #7]
    uint16_t i;

    ch395_write_cmd(CMD12_GET_RECV_LEN_SN);
 80022d2:	203b      	movs	r0, #59	; 0x3b
 80022d4:	f7fe ffa2 	bl	800121c <ch395_write_cmd>
    ch395_write_data((uint8_t)sockindex);
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7fe ffba 	bl	8001254 <ch395_write_data>
    i = ch395_read_data();
 80022e0:	f7fe ffc5 	bl	800126e <ch395_read_data>
 80022e4:	4603      	mov	r3, r0
 80022e6:	81fb      	strh	r3, [r7, #14]
    i = (uint16_t)(ch395_read_data() << 8) + i;
 80022e8:	f7fe ffc1 	bl	800126e <ch395_read_data>
 80022ec:	4603      	mov	r3, r0
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	021b      	lsls	r3, r3, #8
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	89fb      	ldrh	r3, [r7, #14]
 80022f6:	4413      	add	r3, r2
 80022f8:	81fb      	strh	r3, [r7, #14]
    ch395_scs_hign;
 80022fa:	2201      	movs	r2, #1
 80022fc:	2110      	movs	r1, #16
 80022fe:	4804      	ldr	r0, [pc, #16]	; (8002310 <ch395_get_recv_length+0x48>)
 8002300:	f002 fd4c 	bl	8004d9c <HAL_GPIO_WritePin>
    return i;
 8002304:	89fb      	ldrh	r3, [r7, #14]
}
 8002306:	4618      	mov	r0, r3
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40020000 	.word	0x40020000

08002314 <ch395_get_recv_data>:
 * @param       len  
 * @param       pbuf  
 * @retval      
 */
void ch395_get_recv_data(uint8_t sockindex, uint16_t len, uint8_t *pbuf)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	603a      	str	r2, [r7, #0]
 800231e:	71fb      	strb	r3, [r7, #7]
 8002320:	460b      	mov	r3, r1
 8002322:	80bb      	strh	r3, [r7, #4]
    uint16_t i;

    if (!len)return;
 8002324:	88bb      	ldrh	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d02e      	beq.n	8002388 <ch395_get_recv_data+0x74>

    ch395_write_cmd(CMD30_READ_RECV_BUF_SN);
 800232a:	203c      	movs	r0, #60	; 0x3c
 800232c:	f7fe ff76 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe ff8e 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)len);
 8002338:	88bb      	ldrh	r3, [r7, #4]
 800233a:	b2db      	uxtb	r3, r3
 800233c:	4618      	mov	r0, r3
 800233e:	f7fe ff89 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)(len >> 8));
 8002342:	88bb      	ldrh	r3, [r7, #4]
 8002344:	0a1b      	lsrs	r3, r3, #8
 8002346:	b29b      	uxth	r3, r3
 8002348:	b2db      	uxtb	r3, r3
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe ff82 	bl	8001254 <ch395_write_data>
    HAL_Delay(1);
 8002350:	2001      	movs	r0, #1
 8002352:	f001 fac9 	bl	80038e8 <HAL_Delay>

    for (i = 0; i < len; i++)
 8002356:	2300      	movs	r3, #0
 8002358:	81fb      	strh	r3, [r7, #14]
 800235a:	e00b      	b.n	8002374 <ch395_get_recv_data+0x60>
    {
        *pbuf = ch395_read_data();
 800235c:	f7fe ff87 	bl	800126e <ch395_read_data>
 8002360:	4603      	mov	r3, r0
 8002362:	461a      	mov	r2, r3
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	701a      	strb	r2, [r3, #0]
        pbuf++;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	3301      	adds	r3, #1
 800236c:	603b      	str	r3, [r7, #0]
    for (i = 0; i < len; i++)
 800236e:	89fb      	ldrh	r3, [r7, #14]
 8002370:	3301      	adds	r3, #1
 8002372:	81fb      	strh	r3, [r7, #14]
 8002374:	89fa      	ldrh	r2, [r7, #14]
 8002376:	88bb      	ldrh	r3, [r7, #4]
 8002378:	429a      	cmp	r2, r3
 800237a:	d3ef      	bcc.n	800235c <ch395_get_recv_data+0x48>
    }

    ch395_scs_hign;
 800237c:	2201      	movs	r2, #1
 800237e:	2110      	movs	r1, #16
 8002380:	4803      	ldr	r0, [pc, #12]	; (8002390 <ch395_get_recv_data+0x7c>)
 8002382:	f002 fd0b 	bl	8004d9c <HAL_GPIO_WritePin>
 8002386:	e000      	b.n	800238a <ch395_get_recv_data+0x76>
    if (!len)return;
 8002388:	bf00      	nop
}
 800238a:	3710      	adds	r7, #16
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40020000 	.word	0x40020000

08002394 <ch395_open_socket>:
 * @brief       socket
 * @param       sockindex socket
 * @retval      
 */
uint8_t  ch395_open_socket(uint8_t sockindex)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	73fb      	strb	r3, [r7, #15]
    uint8_t s = 0;
 80023a2:	2300      	movs	r3, #0
 80023a4:	73bb      	strb	r3, [r7, #14]
    ch395_write_cmd(CMD1W_OPEN_SOCKET_SN);
 80023a6:	2035      	movs	r0, #53	; 0x35
 80023a8:	f7fe ff38 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 80023ac:	79fb      	ldrb	r3, [r7, #7]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe ff50 	bl	8001254 <ch395_write_data>
    ch395_scs_hign;
 80023b4:	2201      	movs	r2, #1
 80023b6:	2110      	movs	r1, #16
 80023b8:	480c      	ldr	r0, [pc, #48]	; (80023ec <ch395_open_socket+0x58>)
 80023ba:	f002 fcef 	bl	8004d9c <HAL_GPIO_WritePin>

    while (1)
    {
        HAL_Delay(5);                          /* 2MS */
 80023be:	2005      	movs	r0, #5
 80023c0:	f001 fa92 	bl	80038e8 <HAL_Delay>
        s = ch395_get_cmd_status();           /*  */
 80023c4:	f7ff fde6 	bl	8001f94 <ch395_get_cmd_status>
 80023c8:	4603      	mov	r3, r0
 80023ca:	73bb      	strb	r3, [r7, #14]

        if (s != CH395_ERR_BUSY)
 80023cc:	7bbb      	ldrb	r3, [r7, #14]
 80023ce:	2b10      	cmp	r3, #16
 80023d0:	d106      	bne.n	80023e0 <ch395_open_socket+0x4c>
        {
            break;        /* CH395 */
        }

        if (i++ > 200)
 80023d2:	7bfb      	ldrb	r3, [r7, #15]
 80023d4:	1c5a      	adds	r2, r3, #1
 80023d6:	73fa      	strb	r2, [r7, #15]
 80023d8:	2bc8      	cmp	r3, #200	; 0xc8
 80023da:	d9f0      	bls.n	80023be <ch395_open_socket+0x2a>
        {
            return CH395_ERR_UNKNOW; /*  */
 80023dc:	23fa      	movs	r3, #250	; 0xfa
 80023de:	e001      	b.n	80023e4 <ch395_open_socket+0x50>
            break;        /* CH395 */
 80023e0:	bf00      	nop
        }
    }

    return s;
 80023e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	40020000 	.word	0x40020000

080023f0 <ch395_close_socket>:
 * @brief       socket
 * @param       sockindex socket
 * @retval      
 */
uint8_t  ch395_close_socket(uint8_t sockindex)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	73fb      	strb	r3, [r7, #15]
    uint8_t s = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	73bb      	strb	r3, [r7, #14]
    ch395_write_cmd(CMD1W_CLOSE_SOCKET_SN);
 8002402:	203d      	movs	r0, #61	; 0x3d
 8002404:	f7fe ff0a 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 8002408:	79fb      	ldrb	r3, [r7, #7]
 800240a:	4618      	mov	r0, r3
 800240c:	f7fe ff22 	bl	8001254 <ch395_write_data>
    ch395_scs_hign;
 8002410:	2201      	movs	r2, #1
 8002412:	2110      	movs	r1, #16
 8002414:	480c      	ldr	r0, [pc, #48]	; (8002448 <ch395_close_socket+0x58>)
 8002416:	f002 fcc1 	bl	8004d9c <HAL_GPIO_WritePin>

    while (1)
    {
        HAL_Delay(5);                            /* 2MS */
 800241a:	2005      	movs	r0, #5
 800241c:	f001 fa64 	bl	80038e8 <HAL_Delay>
        s = ch395_get_cmd_status();             /*  */
 8002420:	f7ff fdb8 	bl	8001f94 <ch395_get_cmd_status>
 8002424:	4603      	mov	r3, r0
 8002426:	73bb      	strb	r3, [r7, #14]

        if (s != CH395_ERR_BUSY)
 8002428:	7bbb      	ldrb	r3, [r7, #14]
 800242a:	2b10      	cmp	r3, #16
 800242c:	d106      	bne.n	800243c <ch395_close_socket+0x4c>
        {
            break;          /* CH395 */
        }

        if (i++ > 200)
 800242e:	7bfb      	ldrb	r3, [r7, #15]
 8002430:	1c5a      	adds	r2, r3, #1
 8002432:	73fa      	strb	r2, [r7, #15]
 8002434:	2bc8      	cmp	r3, #200	; 0xc8
 8002436:	d9f0      	bls.n	800241a <ch395_close_socket+0x2a>
        {
            return CH395_ERR_UNKNOW;  /*  */
 8002438:	23fa      	movs	r3, #250	; 0xfa
 800243a:	e001      	b.n	8002440 <ch395_close_socket+0x50>
            break;          /* CH395 */
 800243c:	bf00      	nop
        }
    }

    return s;
 800243e:	7bbb      	ldrb	r3, [r7, #14]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40020000 	.word	0x40020000

0800244c <ch395_tcp_connect>:
 * @brief       tcptcp
 * @param       sockindex socket
 * @retval      
 */
uint8_t ch395_tcp_connect(uint8_t sockindex)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	4603      	mov	r3, r0
 8002454:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;
 8002456:	2300      	movs	r3, #0
 8002458:	73fb      	strb	r3, [r7, #15]
    uint8_t s = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	73bb      	strb	r3, [r7, #14]
    ch395_write_cmd(CMD1W_TCP_CONNECT_SN);
 800245e:	2037      	movs	r0, #55	; 0x37
 8002460:	f7fe fedc 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	4618      	mov	r0, r3
 8002468:	f7fe fef4 	bl	8001254 <ch395_write_data>
    ch395_scs_hign;
 800246c:	2201      	movs	r2, #1
 800246e:	2110      	movs	r1, #16
 8002470:	480c      	ldr	r0, [pc, #48]	; (80024a4 <ch395_tcp_connect+0x58>)
 8002472:	f002 fc93 	bl	8004d9c <HAL_GPIO_WritePin>

    while (1)
    {
        HAL_Delay(5);                            /* 2MS */
 8002476:	2005      	movs	r0, #5
 8002478:	f001 fa36 	bl	80038e8 <HAL_Delay>
        s = ch395_get_cmd_status();             /*  */
 800247c:	f7ff fd8a 	bl	8001f94 <ch395_get_cmd_status>
 8002480:	4603      	mov	r3, r0
 8002482:	73bb      	strb	r3, [r7, #14]

        if (s != CH395_ERR_BUSY)
 8002484:	7bbb      	ldrb	r3, [r7, #14]
 8002486:	2b10      	cmp	r3, #16
 8002488:	d106      	bne.n	8002498 <ch395_tcp_connect+0x4c>
        {
            break;          /* CH395 */
        }

        if (i++ > 200)
 800248a:	7bfb      	ldrb	r3, [r7, #15]
 800248c:	1c5a      	adds	r2, r3, #1
 800248e:	73fa      	strb	r2, [r7, #15]
 8002490:	2bc8      	cmp	r3, #200	; 0xc8
 8002492:	d9f0      	bls.n	8002476 <ch395_tcp_connect+0x2a>
        {
            return CH395_ERR_UNKNOW;  /*  */
 8002494:	23fa      	movs	r3, #250	; 0xfa
 8002496:	e001      	b.n	800249c <ch395_tcp_connect+0x50>
            break;          /* CH395 */
 8002498:	bf00      	nop
        }
    }

    return s;
 800249a:	7bbb      	ldrb	r3, [r7, #14]
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40020000 	.word	0x40020000

080024a8 <ch395_tcp_listen>:
 * @brief       tcptcp
 * @param       sockindex socket
 * @retval      
 */
uint8_t ch395_tcp_listen(uint8_t sockindex)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;
 80024b2:	2300      	movs	r3, #0
 80024b4:	73fb      	strb	r3, [r7, #15]
    uint8_t s = 0;
 80024b6:	2300      	movs	r3, #0
 80024b8:	73bb      	strb	r3, [r7, #14]
    ch395_write_cmd(CMD1W_TCP_LISTEN_SN);
 80024ba:	2036      	movs	r0, #54	; 0x36
 80024bc:	f7fe feae 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 80024c0:	79fb      	ldrb	r3, [r7, #7]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7fe fec6 	bl	8001254 <ch395_write_data>
    ch395_scs_hign;
 80024c8:	2201      	movs	r2, #1
 80024ca:	2110      	movs	r1, #16
 80024cc:	480c      	ldr	r0, [pc, #48]	; (8002500 <ch395_tcp_listen+0x58>)
 80024ce:	f002 fc65 	bl	8004d9c <HAL_GPIO_WritePin>

    while (1)
    {
        HAL_Delay(5);                           /* 2MS */
 80024d2:	2005      	movs	r0, #5
 80024d4:	f001 fa08 	bl	80038e8 <HAL_Delay>
        s = ch395_get_cmd_status();            /*  */
 80024d8:	f7ff fd5c 	bl	8001f94 <ch395_get_cmd_status>
 80024dc:	4603      	mov	r3, r0
 80024de:	73bb      	strb	r3, [r7, #14]

        if (s != CH395_ERR_BUSY)
 80024e0:	7bbb      	ldrb	r3, [r7, #14]
 80024e2:	2b10      	cmp	r3, #16
 80024e4:	d106      	bne.n	80024f4 <ch395_tcp_listen+0x4c>
        {
            break;         /* CH395 */
        }

        if (i++ > 200)
 80024e6:	7bfb      	ldrb	r3, [r7, #15]
 80024e8:	1c5a      	adds	r2, r3, #1
 80024ea:	73fa      	strb	r2, [r7, #15]
 80024ec:	2bc8      	cmp	r3, #200	; 0xc8
 80024ee:	d9f0      	bls.n	80024d2 <ch395_tcp_listen+0x2a>
        {
            return CH395_ERR_UNKNOW; /*  */
 80024f0:	23fa      	movs	r3, #250	; 0xfa
 80024f2:	e001      	b.n	80024f8 <ch395_tcp_listen+0x50>
            break;         /* CH395 */
 80024f4:	bf00      	nop
        }
    }

    return s;
 80024f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40020000 	.word	0x40020000

08002504 <ch395_get_socket_int>:
 * @brief       socket n
 * @param       sockindex   socket
 * @retval      
 */
uint8_t ch395_get_socket_int(uint8_t sockindex)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	71fb      	strb	r3, [r7, #7]
    uint8_t intstatus;
    ch395_write_cmd(CMD11_GET_INT_STATUS_SN);
 800250e:	2030      	movs	r0, #48	; 0x30
 8002510:	f7fe fe84 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 8002514:	79fb      	ldrb	r3, [r7, #7]
 8002516:	4618      	mov	r0, r3
 8002518:	f7fe fe9c 	bl	8001254 <ch395_write_data>
    HAL_Delay(2);
 800251c:	2002      	movs	r0, #2
 800251e:	f001 f9e3 	bl	80038e8 <HAL_Delay>
    intstatus = ch395_read_data();
 8002522:	f7fe fea4 	bl	800126e <ch395_read_data>
 8002526:	4603      	mov	r3, r0
 8002528:	73fb      	strb	r3, [r7, #15]
    ch395_scs_hign;
 800252a:	2201      	movs	r2, #1
 800252c:	2110      	movs	r1, #16
 800252e:	4804      	ldr	r0, [pc, #16]	; (8002540 <ch395_get_socket_int+0x3c>)
 8002530:	f002 fc34 	bl	8004d9c <HAL_GPIO_WritePin>
    return intstatus;
 8002534:	7bfb      	ldrb	r3, [r7, #15]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3710      	adds	r7, #16
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	40020000 	.word	0x40020000

08002544 <ch395_dhcp_enable>:
 *   @arg       1:dhcp
 *   @arg       0dhcp
 * @retval      
 */
uint8_t  ch395_dhcp_enable(uint8_t flag)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	73fb      	strb	r3, [r7, #15]
    uint8_t s;
    ch395_write_cmd(CMD10_DHCP_ENABLE);
 8002552:	2041      	movs	r0, #65	; 0x41
 8002554:	f7fe fe62 	bl	800121c <ch395_write_cmd>
    ch395_write_data(flag);
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	4618      	mov	r0, r3
 800255c:	f7fe fe7a 	bl	8001254 <ch395_write_data>
    ch395_scs_hign;
 8002560:	2201      	movs	r2, #1
 8002562:	2110      	movs	r1, #16
 8002564:	480c      	ldr	r0, [pc, #48]	; (8002598 <ch395_dhcp_enable+0x54>)
 8002566:	f002 fc19 	bl	8004d9c <HAL_GPIO_WritePin>

    while (1)
    {
        HAL_Delay(20);
 800256a:	2014      	movs	r0, #20
 800256c:	f001 f9bc 	bl	80038e8 <HAL_Delay>
        s = ch395_get_cmd_status();            /*  */
 8002570:	f7ff fd10 	bl	8001f94 <ch395_get_cmd_status>
 8002574:	4603      	mov	r3, r0
 8002576:	73bb      	strb	r3, [r7, #14]

        if (s != CH395_ERR_BUSY)
 8002578:	7bbb      	ldrb	r3, [r7, #14]
 800257a:	2b10      	cmp	r3, #16
 800257c:	d106      	bne.n	800258c <ch395_dhcp_enable+0x48>
        {
            break;         /* ch395 */
        }

        if (i++ > 200)
 800257e:	7bfb      	ldrb	r3, [r7, #15]
 8002580:	1c5a      	adds	r2, r3, #1
 8002582:	73fa      	strb	r2, [r7, #15]
 8002584:	2bc8      	cmp	r3, #200	; 0xc8
 8002586:	d9f0      	bls.n	800256a <ch395_dhcp_enable+0x26>
        {
            return CH395_ERR_UNKNOW; /*  */
 8002588:	23fa      	movs	r3, #250	; 0xfa
 800258a:	e001      	b.n	8002590 <ch395_dhcp_enable+0x4c>
            break;         /* ch395 */
 800258c:	bf00      	nop
        }
    }

    return s;
 800258e:	7bbb      	ldrb	r3, [r7, #14]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3710      	adds	r7, #16
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40020000 	.word	0x40020000

0800259c <ch395_get_dhcp_status>:
 * @brief       dhcp
 * @param       
 * @retval      dhcp0
 */
uint8_t ch395_get_dhcp_status(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
    uint8_t status;
    ch395_write_cmd(CMD01_GET_DHCP_STATUS);
 80025a2:	2042      	movs	r0, #66	; 0x42
 80025a4:	f7fe fe3a 	bl	800121c <ch395_write_cmd>
    status = ch395_read_data();
 80025a8:	f7fe fe61 	bl	800126e <ch395_read_data>
 80025ac:	4603      	mov	r3, r0
 80025ae:	71fb      	strb	r3, [r7, #7]
    ch395_scs_hign;
 80025b0:	2201      	movs	r2, #1
 80025b2:	2110      	movs	r1, #16
 80025b4:	4803      	ldr	r0, [pc, #12]	; (80025c4 <ch395_get_dhcp_status+0x28>)
 80025b6:	f002 fbf1 	bl	8004d9c <HAL_GPIO_WritePin>
    return status;
 80025ba:	79fb      	ldrb	r3, [r7, #7]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	40020000 	.word	0x40020000

080025c8 <ch395_get_ipinf>:
 * @brief       ip
 * @param       sockindex socket
 * @retval      12ip,
 */
void ch395_get_ipinf(uint8_t *addr)
{
 80025c8:	b590      	push	{r4, r7, lr}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
    uint8_t i;
    ch395_write_cmd(CMD014_GET_IP_INF);
 80025d0:	2043      	movs	r0, #67	; 0x43
 80025d2:	f7fe fe23 	bl	800121c <ch395_write_cmd>

    for (i = 0; i < 20; i++)
 80025d6:	2300      	movs	r3, #0
 80025d8:	73fb      	strb	r3, [r7, #15]
 80025da:	e009      	b.n	80025f0 <ch395_get_ipinf+0x28>
    {
        *addr++ = ch395_read_data();
 80025dc:	687c      	ldr	r4, [r7, #4]
 80025de:	1c63      	adds	r3, r4, #1
 80025e0:	607b      	str	r3, [r7, #4]
 80025e2:	f7fe fe44 	bl	800126e <ch395_read_data>
 80025e6:	4603      	mov	r3, r0
 80025e8:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < 20; i++)
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	3301      	adds	r3, #1
 80025ee:	73fb      	strb	r3, [r7, #15]
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
 80025f2:	2b13      	cmp	r3, #19
 80025f4:	d9f2      	bls.n	80025dc <ch395_get_ipinf+0x14>
    }

    ch395_scs_hign;
 80025f6:	2201      	movs	r2, #1
 80025f8:	2110      	movs	r1, #16
 80025fa:	4803      	ldr	r0, [pc, #12]	; (8002608 <ch395_get_ipinf+0x40>)
 80025fc:	f002 fbce 	bl	8004d9c <HAL_GPIO_WritePin>
}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	bd90      	pop	{r4, r7, pc}
 8002608:	40020000 	.word	0x40020000

0800260c <ch395_set_socket_recv_buf>:
 * @param       startblk   
 * @param        512
 * @retval      
 */
void ch395_set_socket_recv_buf(uint8_t sockindex, uint8_t startblk, uint8_t blknum)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	71fb      	strb	r3, [r7, #7]
 8002616:	460b      	mov	r3, r1
 8002618:	71bb      	strb	r3, [r7, #6]
 800261a:	4613      	mov	r3, r2
 800261c:	717b      	strb	r3, [r7, #5]
    ch395_write_cmd(CMD30_SET_RECV_BUF);
 800261e:	2052      	movs	r0, #82	; 0x52
 8002620:	f7fe fdfc 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	4618      	mov	r0, r3
 8002628:	f7fe fe14 	bl	8001254 <ch395_write_data>
    ch395_write_data(startblk);
 800262c:	79bb      	ldrb	r3, [r7, #6]
 800262e:	4618      	mov	r0, r3
 8002630:	f7fe fe10 	bl	8001254 <ch395_write_data>
    ch395_write_data(blknum);
 8002634:	797b      	ldrb	r3, [r7, #5]
 8002636:	4618      	mov	r0, r3
 8002638:	f7fe fe0c 	bl	8001254 <ch395_write_data>
}
 800263c:	bf00      	nop
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <ch395_set_socket_send_buf>:
 * @param       startblk   
 * @param       blknum     
 * @retval      
 */
void ch395_set_socket_send_buf(uint8_t sockindex, uint8_t startblk, uint8_t blknum)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	71fb      	strb	r3, [r7, #7]
 800264e:	460b      	mov	r3, r1
 8002650:	71bb      	strb	r3, [r7, #6]
 8002652:	4613      	mov	r3, r2
 8002654:	717b      	strb	r3, [r7, #5]
    ch395_write_cmd(CMD30_SET_SEND_BUF);
 8002656:	2053      	movs	r0, #83	; 0x53
 8002658:	f7fe fde0 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 800265c:	79fb      	ldrb	r3, [r7, #7]
 800265e:	4618      	mov	r0, r3
 8002660:	f7fe fdf8 	bl	8001254 <ch395_write_data>
    ch395_write_data(startblk);
 8002664:	79bb      	ldrb	r3, [r7, #6]
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe fdf4 	bl	8001254 <ch395_write_data>
    ch395_write_data(blknum);
 800266c:	797b      	ldrb	r3, [r7, #5]
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe fdf0 	bl	8001254 <ch395_write_data>
}
 8002674:	bf00      	nop
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <ch395_cmd_get_glob_int_status_all>:
 * @brief       ch395,0x44
 * @param       
 * @retval      
 */
uint16_t ch395_cmd_get_glob_int_status_all(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
    uint16_t init_status;
    ch395_write_cmd(CMD02_GET_GLOB_INT_STATUS_ALL);
 8002682:	2019      	movs	r0, #25
 8002684:	f7fe fdca 	bl	800121c <ch395_write_cmd>
    HAL_Delay(2);
 8002688:	2002      	movs	r0, #2
 800268a:	f001 f92d 	bl	80038e8 <HAL_Delay>
    init_status = ch395_read_data();
 800268e:	f7fe fdee 	bl	800126e <ch395_read_data>
 8002692:	4603      	mov	r3, r0
 8002694:	80fb      	strh	r3, [r7, #6]
    init_status = (uint16_t)(ch395_read_data() << 8) + init_status;
 8002696:	f7fe fdea 	bl	800126e <ch395_read_data>
 800269a:	4603      	mov	r3, r0
 800269c:	b29b      	uxth	r3, r3
 800269e:	021b      	lsls	r3, r3, #8
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	88fb      	ldrh	r3, [r7, #6]
 80026a4:	4413      	add	r3, r2
 80026a6:	80fb      	strh	r3, [r7, #6]
    ch395_scs_hign;
 80026a8:	2201      	movs	r2, #1
 80026aa:	2110      	movs	r1, #16
 80026ac:	4803      	ldr	r0, [pc, #12]	; (80026bc <ch395_cmd_get_glob_int_status_all+0x40>)
 80026ae:	f002 fb75 	bl	8004d9c <HAL_GPIO_WritePin>
    return  init_status;
 80026b2:	88fb      	ldrh	r3, [r7, #6]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40020000 	.word	0x40020000

080026c0 <ch395_set_keeplive>:
 * @param       sockindex socket
 * @param       cmd 0 1
 * @retval      
 */
void ch395_set_keeplive(uint8_t sockindex, uint8_t cmd)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	460a      	mov	r2, r1
 80026ca:	71fb      	strb	r3, [r7, #7]
 80026cc:	4613      	mov	r3, r2
 80026ce:	71bb      	strb	r3, [r7, #6]
    ch395_write_cmd(CMD20_SET_KEEP_LIVE_SN);
 80026d0:	2059      	movs	r0, #89	; 0x59
 80026d2:	f7fe fda3 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fe fdbb 	bl	8001254 <ch395_write_data>
    ch395_write_data(cmd);
 80026de:	79bb      	ldrb	r3, [r7, #6]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fe fdb7 	bl	8001254 <ch395_write_data>
}
 80026e6:	bf00      	nop
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <ch395_keeplive_cnt>:
 * @brief       keepalive
 * @param       cnt 
 * @retval      
 */
void ch395_keeplive_cnt(uint8_t cnt)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	4603      	mov	r3, r0
 80026f6:	71fb      	strb	r3, [r7, #7]
    ch395_write_cmd(CMD10_SET_KEEP_LIVE_CNT);
 80026f8:	2058      	movs	r0, #88	; 0x58
 80026fa:	f7fe fd8f 	bl	800121c <ch395_write_cmd>
    ch395_write_data(cnt);
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	4618      	mov	r0, r3
 8002702:	f7fe fda7 	bl	8001254 <ch395_write_data>
}
 8002706:	bf00      	nop
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <ch395_keeplive_idle>:
 * @brief       keeplive
 * @param       idle ms
 * @retval      
 */
void ch395_keeplive_idle(uint32_t idle)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b082      	sub	sp, #8
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
    ch395_write_cmd(CMD40_SET_KEEP_LIVE_IDLE);
 8002716:	2056      	movs	r0, #86	; 0x56
 8002718:	f7fe fd80 	bl	800121c <ch395_write_cmd>
    ch395_write_data((uint8_t)idle);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	b2db      	uxtb	r3, r3
 8002720:	4618      	mov	r0, r3
 8002722:	f7fe fd97 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)((uint16_t)idle >> 8));
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	b29b      	uxth	r3, r3
 800272a:	0a1b      	lsrs	r3, r3, #8
 800272c:	b29b      	uxth	r3, r3
 800272e:	b2db      	uxtb	r3, r3
 8002730:	4618      	mov	r0, r3
 8002732:	f7fe fd8f 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)(idle >> 16));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	0c1b      	lsrs	r3, r3, #16
 800273a:	b2db      	uxtb	r3, r3
 800273c:	4618      	mov	r0, r3
 800273e:	f7fe fd89 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)(idle >> 24));
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	0e1b      	lsrs	r3, r3, #24
 8002746:	b2db      	uxtb	r3, r3
 8002748:	4618      	mov	r0, r3
 800274a:	f7fe fd83 	bl	8001254 <ch395_write_data>
}
 800274e:	bf00      	nop
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <ch395_keeplive_intvl>:
 * @brief       keeplive
 * @param       intvl ms
 * @retval      
 */
void ch395_keeplive_intvl(uint32_t intvl)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
    ch395_write_cmd(CMD40_SET_KEEP_LIVE_INTVL);
 800275e:	2057      	movs	r0, #87	; 0x57
 8002760:	f7fe fd5c 	bl	800121c <ch395_write_cmd>
    ch395_write_data((uint8_t)intvl);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	b2db      	uxtb	r3, r3
 8002768:	4618      	mov	r0, r3
 800276a:	f7fe fd73 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)((uint16_t)intvl >> 8));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	b29b      	uxth	r3, r3
 8002772:	0a1b      	lsrs	r3, r3, #8
 8002774:	b29b      	uxth	r3, r3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	4618      	mov	r0, r3
 800277a:	f7fe fd6b 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)(intvl >> 16));
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	0c1b      	lsrs	r3, r3, #16
 8002782:	b2db      	uxtb	r3, r3
 8002784:	4618      	mov	r0, r3
 8002786:	f7fe fd65 	bl	8001254 <ch395_write_data>
    ch395_write_data((uint8_t)(intvl >> 24));
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	0e1b      	lsrs	r3, r3, #24
 800278e:	b2db      	uxtb	r3, r3
 8002790:	4618      	mov	r0, r3
 8002792:	f7fe fd5f 	bl	8001254 <ch395_write_data>
}
 8002796:	bf00      	nop
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <ch395_setttl_num>:
 * @param       ssockindex socket
 * @param       ttlnum:ttl
 * @retval      
 */
void ch395_setttl_num(uint8_t sockindex, uint8_t ttlnum)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	4603      	mov	r3, r0
 80027a6:	460a      	mov	r2, r1
 80027a8:	71fb      	strb	r3, [r7, #7]
 80027aa:	4613      	mov	r3, r2
 80027ac:	71bb      	strb	r3, [r7, #6]
    ch395_write_cmd(CMD20_SET_TTL);
 80027ae:	2051      	movs	r0, #81	; 0x51
 80027b0:	f7fe fd34 	bl	800121c <ch395_write_cmd>
    ch395_write_data(sockindex);
 80027b4:	79fb      	ldrb	r3, [r7, #7]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7fe fd4c 	bl	8001254 <ch395_write_data>
    ch395_write_data(ttlnum);
 80027bc:	79bb      	ldrb	r3, [r7, #6]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fe fd48 	bl	8001254 <ch395_write_data>
}
 80027c4:	bf00      	nop
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}

080027cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	607b      	str	r3, [r7, #4]
 80027d6:	4b1b      	ldr	r3, [pc, #108]	; (8002844 <MX_DMA_Init+0x78>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	4a1a      	ldr	r2, [pc, #104]	; (8002844 <MX_DMA_Init+0x78>)
 80027dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027e0:	6313      	str	r3, [r2, #48]	; 0x30
 80027e2:	4b18      	ldr	r3, [pc, #96]	; (8002844 <MX_DMA_Init+0x78>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027ea:	607b      	str	r3, [r7, #4]
 80027ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80027ee:	2300      	movs	r3, #0
 80027f0:	603b      	str	r3, [r7, #0]
 80027f2:	4b14      	ldr	r3, [pc, #80]	; (8002844 <MX_DMA_Init+0x78>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	4a13      	ldr	r2, [pc, #76]	; (8002844 <MX_DMA_Init+0x78>)
 80027f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027fc:	6313      	str	r3, [r2, #48]	; 0x30
 80027fe:	4b11      	ldr	r3, [pc, #68]	; (8002844 <MX_DMA_Init+0x78>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002806:	603b      	str	r3, [r7, #0]
 8002808:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800280a:	2200      	movs	r2, #0
 800280c:	2100      	movs	r1, #0
 800280e:	200b      	movs	r0, #11
 8002810:	f001 fd5b 	bl	80042ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002814:	200b      	movs	r0, #11
 8002816:	f001 fd74 	bl	8004302 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800281a:	2200      	movs	r2, #0
 800281c:	2100      	movs	r1, #0
 800281e:	200c      	movs	r0, #12
 8002820:	f001 fd53 	bl	80042ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002824:	200c      	movs	r0, #12
 8002826:	f001 fd6c 	bl	8004302 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800282a:	2200      	movs	r2, #0
 800282c:	2100      	movs	r1, #0
 800282e:	2038      	movs	r0, #56	; 0x38
 8002830:	f001 fd4b 	bl	80042ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002834:	2038      	movs	r0, #56	; 0x38
 8002836:	f001 fd64 	bl	8004302 <HAL_NVIC_EnableIRQ>

}
 800283a:	bf00      	nop
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40023800 	.word	0x40023800

08002848 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b08a      	sub	sp, #40	; 0x28
 800284c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284e:	f107 0314 	add.w	r3, r7, #20
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	605a      	str	r2, [r3, #4]
 8002858:	609a      	str	r2, [r3, #8]
 800285a:	60da      	str	r2, [r3, #12]
 800285c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	613b      	str	r3, [r7, #16]
 8002862:	4b47      	ldr	r3, [pc, #284]	; (8002980 <MX_GPIO_Init+0x138>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002866:	4a46      	ldr	r2, [pc, #280]	; (8002980 <MX_GPIO_Init+0x138>)
 8002868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800286c:	6313      	str	r3, [r2, #48]	; 0x30
 800286e:	4b44      	ldr	r3, [pc, #272]	; (8002980 <MX_GPIO_Init+0x138>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002876:	613b      	str	r3, [r7, #16]
 8002878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	4b40      	ldr	r3, [pc, #256]	; (8002980 <MX_GPIO_Init+0x138>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	4a3f      	ldr	r2, [pc, #252]	; (8002980 <MX_GPIO_Init+0x138>)
 8002884:	f043 0304 	orr.w	r3, r3, #4
 8002888:	6313      	str	r3, [r2, #48]	; 0x30
 800288a:	4b3d      	ldr	r3, [pc, #244]	; (8002980 <MX_GPIO_Init+0x138>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	60bb      	str	r3, [r7, #8]
 800289a:	4b39      	ldr	r3, [pc, #228]	; (8002980 <MX_GPIO_Init+0x138>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289e:	4a38      	ldr	r2, [pc, #224]	; (8002980 <MX_GPIO_Init+0x138>)
 80028a0:	f043 0301 	orr.w	r3, r3, #1
 80028a4:	6313      	str	r3, [r2, #48]	; 0x30
 80028a6:	4b36      	ldr	r3, [pc, #216]	; (8002980 <MX_GPIO_Init+0x138>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	60bb      	str	r3, [r7, #8]
 80028b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	607b      	str	r3, [r7, #4]
 80028b6:	4b32      	ldr	r3, [pc, #200]	; (8002980 <MX_GPIO_Init+0x138>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	4a31      	ldr	r2, [pc, #196]	; (8002980 <MX_GPIO_Init+0x138>)
 80028bc:	f043 0302 	orr.w	r3, r3, #2
 80028c0:	6313      	str	r3, [r2, #48]	; 0x30
 80028c2:	4b2f      	ldr	r3, [pc, #188]	; (8002980 <MX_GPIO_Init+0x138>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	607b      	str	r3, [r7, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_R_Pin|LED_G_Pin|LED_B_Pin|LED1_Pin
 80028ce:	2201      	movs	r2, #1
 80028d0:	2137      	movs	r1, #55	; 0x37
 80028d2:	482c      	ldr	r0, [pc, #176]	; (8002984 <MX_GPIO_Init+0x13c>)
 80028d4:	f002 fa62 	bl	8004d9c <HAL_GPIO_WritePin>
                          |LED0_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CH395_CS_GPIO_Port, CH395_CS_Pin, GPIO_PIN_RESET);
 80028d8:	2200      	movs	r2, #0
 80028da:	2110      	movs	r1, #16
 80028dc:	482a      	ldr	r0, [pc, #168]	; (8002988 <MX_GPIO_Init+0x140>)
 80028de:	f002 fa5d 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CH395_RST_Pin|SPI2_CS1_Pin, GPIO_PIN_RESET);
 80028e2:	2200      	movs	r2, #0
 80028e4:	f241 0101 	movw	r1, #4097	; 0x1001
 80028e8:	4828      	ldr	r0, [pc, #160]	; (800298c <MX_GPIO_Init+0x144>)
 80028ea:	f002 fa57 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|LED_B_Pin|LED1_Pin
 80028ee:	2337      	movs	r3, #55	; 0x37
 80028f0:	617b      	str	r3, [r7, #20]
                          |LED0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028f2:	2301      	movs	r3, #1
 80028f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fa:	2300      	movs	r3, #0
 80028fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028fe:	f107 0314 	add.w	r3, r7, #20
 8002902:	4619      	mov	r1, r3
 8002904:	481f      	ldr	r0, [pc, #124]	; (8002984 <MX_GPIO_Init+0x13c>)
 8002906:	f002 f8b5 	bl	8004a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CH395_CS_Pin;
 800290a:	2310      	movs	r3, #16
 800290c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800290e:	2301      	movs	r3, #1
 8002910:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002912:	2300      	movs	r3, #0
 8002914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002916:	2301      	movs	r3, #1
 8002918:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CH395_CS_GPIO_Port, &GPIO_InitStruct);
 800291a:	f107 0314 	add.w	r3, r7, #20
 800291e:	4619      	mov	r1, r3
 8002920:	4819      	ldr	r0, [pc, #100]	; (8002988 <MX_GPIO_Init+0x140>)
 8002922:	f002 f8a7 	bl	8004a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CH395_RST_Pin;
 8002926:	2301      	movs	r3, #1
 8002928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800292a:	2301      	movs	r3, #1
 800292c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800292e:	2301      	movs	r3, #1
 8002930:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002932:	2302      	movs	r3, #2
 8002934:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CH395_RST_GPIO_Port, &GPIO_InitStruct);
 8002936:	f107 0314 	add.w	r3, r7, #20
 800293a:	4619      	mov	r1, r3
 800293c:	4813      	ldr	r0, [pc, #76]	; (800298c <MX_GPIO_Init+0x144>)
 800293e:	f002 f899 	bl	8004a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CH395_INT_Pin;
 8002942:	2302      	movs	r3, #2
 8002944:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002946:	2300      	movs	r3, #0
 8002948:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800294a:	2301      	movs	r3, #1
 800294c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CH395_INT_GPIO_Port, &GPIO_InitStruct);
 800294e:	f107 0314 	add.w	r3, r7, #20
 8002952:	4619      	mov	r1, r3
 8002954:	480d      	ldr	r0, [pc, #52]	; (800298c <MX_GPIO_Init+0x144>)
 8002956:	f002 f88d 	bl	8004a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS1_Pin;
 800295a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800295e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002960:	2301      	movs	r3, #1
 8002962:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002964:	2300      	movs	r3, #0
 8002966:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002968:	2300      	movs	r3, #0
 800296a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS1_GPIO_Port, &GPIO_InitStruct);
 800296c:	f107 0314 	add.w	r3, r7, #20
 8002970:	4619      	mov	r1, r3
 8002972:	4806      	ldr	r0, [pc, #24]	; (800298c <MX_GPIO_Init+0x144>)
 8002974:	f002 f87e 	bl	8004a74 <HAL_GPIO_Init>

}
 8002978:	bf00      	nop
 800297a:	3728      	adds	r7, #40	; 0x28
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40023800 	.word	0x40023800
 8002984:	40020800 	.word	0x40020800
 8002988:	40020000 	.word	0x40020000
 800298c:	40020400 	.word	0x40020400

08002990 <HAL_I2C_MemRxCpltCallback>:
/* USER CODE BEGIN 0 */

extern uint8_t IIC_State;

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c1)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	4a06      	ldr	r2, [pc, #24]	; (80029b4 <HAL_I2C_MemRxCpltCallback+0x24>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d102      	bne.n	80029a6 <HAL_I2C_MemRxCpltCallback+0x16>
	{
		IIC_State = 1;
 80029a0:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <HAL_I2C_MemRxCpltCallback+0x28>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	701a      	strb	r2, [r3, #0]
	}
}
 80029a6:	bf00      	nop
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	20000530 	.word	0x20000530
 80029b8:	20000648 	.word	0x20000648

080029bc <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80029c0:	4b12      	ldr	r3, [pc, #72]	; (8002a0c <MX_I2C1_Init+0x50>)
 80029c2:	4a13      	ldr	r2, [pc, #76]	; (8002a10 <MX_I2C1_Init+0x54>)
 80029c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 200000;
 80029c6:	4b11      	ldr	r3, [pc, #68]	; (8002a0c <MX_I2C1_Init+0x50>)
 80029c8:	4a12      	ldr	r2, [pc, #72]	; (8002a14 <MX_I2C1_Init+0x58>)
 80029ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029cc:	4b0f      	ldr	r3, [pc, #60]	; (8002a0c <MX_I2C1_Init+0x50>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80029d2:	4b0e      	ldr	r3, [pc, #56]	; (8002a0c <MX_I2C1_Init+0x50>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029d8:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <MX_I2C1_Init+0x50>)
 80029da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029e0:	4b0a      	ldr	r3, [pc, #40]	; (8002a0c <MX_I2C1_Init+0x50>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80029e6:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <MX_I2C1_Init+0x50>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029ec:	4b07      	ldr	r3, [pc, #28]	; (8002a0c <MX_I2C1_Init+0x50>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029f2:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <MX_I2C1_Init+0x50>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80029f8:	4804      	ldr	r0, [pc, #16]	; (8002a0c <MX_I2C1_Init+0x50>)
 80029fa:	f002 f9e9 	bl	8004dd0 <HAL_I2C_Init>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002a04:	f000 facc 	bl	8002fa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a08:	bf00      	nop
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000530 	.word	0x20000530
 8002a10:	40005400 	.word	0x40005400
 8002a14:	00030d40 	.word	0x00030d40

08002a18 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b08a      	sub	sp, #40	; 0x28
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a20:	f107 0314 	add.w	r3, r7, #20
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a47      	ldr	r2, [pc, #284]	; (8002b54 <HAL_I2C_MspInit+0x13c>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	f040 8087 	bne.w	8002b4a <HAL_I2C_MspInit+0x132>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	613b      	str	r3, [r7, #16]
 8002a40:	4b45      	ldr	r3, [pc, #276]	; (8002b58 <HAL_I2C_MspInit+0x140>)
 8002a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a44:	4a44      	ldr	r2, [pc, #272]	; (8002b58 <HAL_I2C_MspInit+0x140>)
 8002a46:	f043 0302 	orr.w	r3, r3, #2
 8002a4a:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4c:	4b42      	ldr	r3, [pc, #264]	; (8002b58 <HAL_I2C_MspInit+0x140>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	613b      	str	r3, [r7, #16]
 8002a56:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a58:	23c0      	movs	r3, #192	; 0xc0
 8002a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a5c:	2312      	movs	r3, #18
 8002a5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a60:	2300      	movs	r3, #0
 8002a62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a64:	2303      	movs	r3, #3
 8002a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a68:	2304      	movs	r3, #4
 8002a6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a6c:	f107 0314 	add.w	r3, r7, #20
 8002a70:	4619      	mov	r1, r3
 8002a72:	483a      	ldr	r0, [pc, #232]	; (8002b5c <HAL_I2C_MspInit+0x144>)
 8002a74:	f001 fffe 	bl	8004a74 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	4b36      	ldr	r3, [pc, #216]	; (8002b58 <HAL_I2C_MspInit+0x140>)
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a80:	4a35      	ldr	r2, [pc, #212]	; (8002b58 <HAL_I2C_MspInit+0x140>)
 8002a82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a86:	6413      	str	r3, [r2, #64]	; 0x40
 8002a88:	4b33      	ldr	r3, [pc, #204]	; (8002b58 <HAL_I2C_MspInit+0x140>)
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002a94:	4b32      	ldr	r3, [pc, #200]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002a96:	4a33      	ldr	r2, [pc, #204]	; (8002b64 <HAL_I2C_MspInit+0x14c>)
 8002a98:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002a9a:	4b31      	ldr	r3, [pc, #196]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002a9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002aa0:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002aa2:	4b2f      	ldr	r3, [pc, #188]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002aa8:	4b2d      	ldr	r3, [pc, #180]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002aae:	4b2c      	ldr	r3, [pc, #176]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002ab0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ab4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ab6:	4b2a      	ldr	r3, [pc, #168]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002abc:	4b28      	ldr	r3, [pc, #160]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002ac2:	4b27      	ldr	r3, [pc, #156]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ac8:	4b25      	ldr	r3, [pc, #148]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ace:	4b24      	ldr	r3, [pc, #144]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002ad4:	4822      	ldr	r0, [pc, #136]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002ad6:	f001 fc2f 	bl	8004338 <HAL_DMA_Init>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8002ae0:	f000 fa5e 	bl	8002fa0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a1e      	ldr	r2, [pc, #120]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002ae8:	639a      	str	r2, [r3, #56]	; 0x38
 8002aea:	4a1d      	ldr	r2, [pc, #116]	; (8002b60 <HAL_I2C_MspInit+0x148>)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8002af0:	4b1d      	ldr	r3, [pc, #116]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002af2:	4a1e      	ldr	r2, [pc, #120]	; (8002b6c <HAL_I2C_MspInit+0x154>)
 8002af4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8002af6:	4b1c      	ldr	r3, [pc, #112]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002afc:	4b1a      	ldr	r3, [pc, #104]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002afe:	2240      	movs	r2, #64	; 0x40
 8002b00:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b02:	4b19      	ldr	r3, [pc, #100]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b08:	4b17      	ldr	r3, [pc, #92]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002b0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b0e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b10:	4b15      	ldr	r3, [pc, #84]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b16:	4b14      	ldr	r3, [pc, #80]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002b1c:	4b12      	ldr	r3, [pc, #72]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b22:	4b11      	ldr	r3, [pc, #68]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b28:	4b0f      	ldr	r3, [pc, #60]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002b2e:	480e      	ldr	r0, [pc, #56]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002b30:	f001 fc02 	bl	8004338 <HAL_DMA_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_I2C_MspInit+0x126>
    {
      Error_Handler();
 8002b3a:	f000 fa31 	bl	8002fa0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a09      	ldr	r2, [pc, #36]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002b42:	635a      	str	r2, [r3, #52]	; 0x34
 8002b44:	4a08      	ldr	r2, [pc, #32]	; (8002b68 <HAL_I2C_MspInit+0x150>)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002b4a:	bf00      	nop
 8002b4c:	3728      	adds	r7, #40	; 0x28
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40005400 	.word	0x40005400
 8002b58:	40023800 	.word	0x40023800
 8002b5c:	40020400 	.word	0x40020400
 8002b60:	20000584 	.word	0x20000584
 8002b64:	40026010 	.word	0x40026010
 8002b68:	200005e4 	.word	0x200005e4
 8002b6c:	40026028 	.word	0x40026028

08002b70 <LIS2DH12_ReadAcc_Init>:
 *      Author: 15300
 */
#include "lis2dh12.h"

void LIS2DH12_ReadAcc_Init(I2C_HandleTypeDef *hi2c)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af02      	add	r7, sp, #8
 8002b76:	6078      	str	r0, [r7, #4]
	uint8_t ctrlreg1_addr_data[2] = {0x20, 0x9f};
 8002b78:	f649 7320 	movw	r3, #40736	; 0x9f20
 8002b7c:	81bb      	strh	r3, [r7, #12]
	uint8_t ctrlreg4_addr_data[2] = {0x23, 0x00};
 8002b7e:	2323      	movs	r3, #35	; 0x23
 8002b80:	813b      	strh	r3, [r7, #8]

	HAL_I2C_Master_Transmit(hi2c, LIS2DH12_Addr_SD0_SA0_0, ctrlreg1_addr_data, 2, HAL_MAX_DELAY);
 8002b82:	f107 020c 	add.w	r2, r7, #12
 8002b86:	f04f 33ff 	mov.w	r3, #4294967295
 8002b8a:	9300      	str	r3, [sp, #0]
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	2130      	movs	r1, #48	; 0x30
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f002 fa61 	bl	8005058 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(hi2c, LIS2DH12_Addr_SD0_SA0_0, ctrlreg4_addr_data, 2, HAL_MAX_DELAY);
 8002b96:	f107 0208 	add.w	r2, r7, #8
 8002b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9e:	9300      	str	r3, [sp, #0]
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	2130      	movs	r1, #48	; 0x30
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f002 fa57 	bl	8005058 <HAL_I2C_Master_Transmit>
}
 8002baa:	bf00      	nop
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
	...

08002bb4 <LIS2DH12_ReadAccall>:
{
	HAL_I2C_Master_Receive_DMA(hi2c, LIS2DH12_Addr_SD0_SA0_0, value, 1);
}

void LIS2DH12_ReadAccall(I2C_HandleTypeDef *hi2c, uint8_t *value)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b092      	sub	sp, #72	; 0x48
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	static uint8_t accall_addr = 0xa8;
	char message[50] = {0};
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	f107 0310 	add.w	r3, r7, #16
 8002bc6:	222e      	movs	r2, #46	; 0x2e
 8002bc8:	2100      	movs	r1, #0
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f005 ffc8 	bl	8008b60 <memset>

	status = HAL_I2C_Mem_Read_DMA(hi2c, LIS2DH12_Addr_SD0_SA0_0, accall_addr, I2C_MEMADD_SIZE_8BIT, value, 6);
 8002bd0:	4b09      	ldr	r3, [pc, #36]	; (8002bf8 <LIS2DH12_ReadAccall+0x44>)
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	b29a      	uxth	r2, r3
 8002bd6:	2306      	movs	r3, #6
 8002bd8:	9301      	str	r3, [sp, #4]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	9300      	str	r3, [sp, #0]
 8002bde:	2301      	movs	r3, #1
 8002be0:	2130      	movs	r1, #48	; 0x30
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f002 fb36 	bl	8005254 <HAL_I2C_Mem_Read_DMA>
 8002be8:	4603      	mov	r3, r0
 8002bea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
//	else if(status == HAL_TIMEOUT)
//	{
//		sprintf(message, "i2c timeout!\r\n");
//		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
//	}
}
 8002bee:	bf00      	nop
 8002bf0:	3740      	adds	r7, #64	; 0x40
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	20000000 	.word	0x20000000

08002bfc <HAL_TIM_PeriodElapsedCallback>:

	return ss;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
	if(htim == &htim6)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a2e      	ldr	r2, [pc, #184]	; (8002cc0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d155      	bne.n	8002cb8 <HAL_TIM_PeriodElapsedCallback+0xbc>
	{
		if(IIC_State == 1)
 8002c0c:	4b2d      	ldr	r3, [pc, #180]	; (8002cc4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d131      	bne.n	8002c78 <HAL_TIM_PeriodElapsedCallback+0x7c>
		{
			uint16_t *dataptr_x;
			uint16_t *dataptr_y;

			if(iic_switch == 1)
 8002c14:	4b2c      	ldr	r3, [pc, #176]	; (8002cc8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d104      	bne.n	8002c26 <HAL_TIM_PeriodElapsedCallback+0x2a>
			{
				dataptr_x = iic_accx_buf_1;
 8002c1c:	4b2b      	ldr	r3, [pc, #172]	; (8002ccc <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002c1e:	617b      	str	r3, [r7, #20]
				dataptr_y = iic_accy_buf_1;
 8002c20:	4b2b      	ldr	r3, [pc, #172]	; (8002cd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002c22:	613b      	str	r3, [r7, #16]
 8002c24:	e007      	b.n	8002c36 <HAL_TIM_PeriodElapsedCallback+0x3a>
			}
			else if(iic_switch == 2)
 8002c26:	4b28      	ldr	r3, [pc, #160]	; (8002cc8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d103      	bne.n	8002c36 <HAL_TIM_PeriodElapsedCallback+0x3a>
			{
				dataptr_x = iic_accx_buf_2;
 8002c2e:	4b29      	ldr	r3, [pc, #164]	; (8002cd4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002c30:	617b      	str	r3, [r7, #20]
				dataptr_y = iic_accy_buf_2;
 8002c32:	4b29      	ldr	r3, [pc, #164]	; (8002cd8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002c34:	613b      	str	r3, [r7, #16]
			}
			*(dataptr_x + iic_num) = acc_all[1];
 8002c36:	4b29      	ldr	r3, [pc, #164]	; (8002cdc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002c38:	f993 1001 	ldrsb.w	r1, [r3, #1]
 8002c3c:	4b28      	ldr	r3, [pc, #160]	; (8002ce0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002c3e:	881b      	ldrh	r3, [r3, #0]
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	4413      	add	r3, r2
 8002c46:	b28a      	uxth	r2, r1
 8002c48:	801a      	strh	r2, [r3, #0]
			*(dataptr_y + iic_num) = acc_all[3];
 8002c4a:	4b24      	ldr	r3, [pc, #144]	; (8002cdc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002c4c:	f993 1003 	ldrsb.w	r1, [r3, #3]
 8002c50:	4b23      	ldr	r3, [pc, #140]	; (8002ce0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002c52:	881b      	ldrh	r3, [r3, #0]
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	4413      	add	r3, r2
 8002c5a:	b28a      	uxth	r2, r1
 8002c5c:	801a      	strh	r2, [r3, #0]

			iic_num++;
 8002c5e:	4b20      	ldr	r3, [pc, #128]	; (8002ce0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	3301      	adds	r3, #1
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	4b1e      	ldr	r3, [pc, #120]	; (8002ce0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002c68:	801a      	strh	r2, [r3, #0]
			IIC_State = 0;
 8002c6a:	4b16      	ldr	r3, [pc, #88]	; (8002cc4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	701a      	strb	r2, [r3, #0]
			LIS2DH12_ReadAccall(&hi2c1, acc_all);
 8002c70:	491a      	ldr	r1, [pc, #104]	; (8002cdc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002c72:	481c      	ldr	r0, [pc, #112]	; (8002ce4 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002c74:	f7ff ff9e 	bl	8002bb4 <LIS2DH12_ReadAccall>
		}

		uint16_t *dataptr_z;

		if(adc_switch == 1)
 8002c78:	4b1b      	ldr	r3, [pc, #108]	; (8002ce8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d102      	bne.n	8002c86 <HAL_TIM_PeriodElapsedCallback+0x8a>
		{
			dataptr_z = adc_accz_buf_1;
 8002c80:	4b1a      	ldr	r3, [pc, #104]	; (8002cec <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002c82:	60fb      	str	r3, [r7, #12]
 8002c84:	e005      	b.n	8002c92 <HAL_TIM_PeriodElapsedCallback+0x96>
		}
		else if(adc_switch == 2)
 8002c86:	4b18      	ldr	r3, [pc, #96]	; (8002ce8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d101      	bne.n	8002c92 <HAL_TIM_PeriodElapsedCallback+0x96>
		{
			dataptr_z = adc_accz_buf_2;
 8002c8e:	4b18      	ldr	r3, [pc, #96]	; (8002cf0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002c90:	60fb      	str	r3, [r7, #12]
		}
		*(dataptr_z + adc_num) = adc_buf[1];
 8002c92:	4b18      	ldr	r3, [pc, #96]	; (8002cf4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002c94:	881b      	ldrh	r3, [r3, #0]
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	4a16      	ldr	r2, [pc, #88]	; (8002cf8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8002c9e:	8852      	ldrh	r2, [r2, #2]
 8002ca0:	801a      	strh	r2, [r3, #0]

		adc_num++;
 8002ca2:	4b14      	ldr	r3, [pc, #80]	; (8002cf4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	b29a      	uxth	r2, r3
 8002caa:	4b12      	ldr	r3, [pc, #72]	; (8002cf4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002cac:	801a      	strh	r2, [r3, #0]

		tim_num++;
 8002cae:	4b13      	ldr	r3, [pc, #76]	; (8002cfc <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	4a11      	ldr	r2, [pc, #68]	; (8002cfc <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002cb6:	6013      	str	r3, [r2, #0]
	}
}
 8002cb8:	bf00      	nop
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	2000635c 	.word	0x2000635c
 8002cc4:	20000648 	.word	0x20000648
 8002cc8:	2000001d 	.word	0x2000001d
 8002ccc:	20004348 	.word	0x20004348
 8002cd0:	200052e8 	.word	0x200052e8
 8002cd4:	20004b18 	.word	0x20004b18
 8002cd8:	20005ab8 	.word	0x20005ab8
 8002cdc:	2000064c 	.word	0x2000064c
 8002ce0:	200033a6 	.word	0x200033a6
 8002ce4:	20000530 	.word	0x20000530
 8002ce8:	2000001c 	.word	0x2000001c
 8002cec:	200033a8 	.word	0x200033a8
 8002cf0:	20003b78 	.word	0x20003b78
 8002cf4:	200033a4 	.word	0x200033a4
 8002cf8:	20000644 	.word	0x20000644
 8002cfc:	20006288 	.word	0x20006288

08002d00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d06:	f000 fd7d 	bl	8003804 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d0a:	f000 f8df 	bl	8002ecc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d0e:	f7ff fd9b 	bl	8002848 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d12:	f7ff fd5b 	bl	80027cc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002d16:	f000 fc21 	bl	800355c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002d1a:	f7ff fe4f 	bl	80029bc <MX_I2C1_Init>
  MX_SPI2_Init();
 8002d1e:	f000 f97b 	bl	8003018 <MX_SPI2_Init>
  MX_SPI1_Init();
 8002d22:	f000 f943 	bl	8002fac <MX_SPI1_Init>
  MX_ADC1_Init();
 8002d26:	f7fe f983 	bl	8001030 <MX_ADC1_Init>
  MX_TIM6_Init();
 8002d2a:	f000 fba7 	bl	800347c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  // ADC Init (ADXL1002 + NTC)
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, (uint32_t)2);
 8002d2e:	2202      	movs	r2, #2
 8002d30:	494e      	ldr	r1, [pc, #312]	; (8002e6c <main+0x16c>)
 8002d32:	484f      	ldr	r0, [pc, #316]	; (8002e70 <main+0x170>)
 8002d34:	f000 fe40 	bl	80039b8 <HAL_ADC_Start_DMA>

  // Flash Init
  __HAL_SPI_ENABLE(&hspi2);
 8002d38:	4b4e      	ldr	r3, [pc, #312]	; (8002e74 <main+0x174>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	4b4d      	ldr	r3, [pc, #308]	; (8002e74 <main+0x174>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d46:	601a      	str	r2, [r3, #0]
  SPI2_ReadWriteByte(0Xff);
 8002d48:	20ff      	movs	r0, #255	; 0xff
 8002d4a:	f000 fa2f 	bl	80031ac <SPI2_ReadWriteByte>
  W25QXX_Init();
 8002d4e:	f000 fc77 	bl	8003640 <W25QXX_Init>
//	  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
//	  HAL_Delay(500);
//  }

  // Lis2dh12 Init (IIC + DMA)
  HAL_Delay(10);
 8002d52:	200a      	movs	r0, #10
 8002d54:	f000 fdc8 	bl	80038e8 <HAL_Delay>
  LIS2DH12_ReadAcc_Init(&hi2c1);
 8002d58:	4847      	ldr	r0, [pc, #284]	; (8002e78 <main+0x178>)
 8002d5a:	f7ff ff09 	bl	8002b70 <LIS2DH12_ReadAcc_Init>
  LIS2DH12_ReadAccall(&hi2c1, acc_all);
 8002d5e:	4947      	ldr	r1, [pc, #284]	; (8002e7c <main+0x17c>)
 8002d60:	4845      	ldr	r0, [pc, #276]	; (8002e78 <main+0x178>)
 8002d62:	f7ff ff27 	bl	8002bb4 <LIS2DH12_ReadAccall>
  HAL_Delay(10);
 8002d66:	200a      	movs	r0, #10
 8002d68:	f000 fdbe 	bl	80038e8 <HAL_Delay>

  // CH395 TCP Init
  __HAL_SPI_ENABLE(&hspi1);
 8002d6c:	4b44      	ldr	r3, [pc, #272]	; (8002e80 <main+0x180>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	4b43      	ldr	r3, [pc, #268]	; (8002e80 <main+0x180>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d7a:	601a      	str	r2, [r3, #0]
  spi1_read_write_byte(0Xff);
 8002d7c:	20ff      	movs	r0, #255	; 0xff
 8002d7e:	f000 f9ff 	bl	8003180 <spi1_read_write_byte>
  ch395_hardware_init();
 8002d82:	f7fe fca9 	bl	80016d8 <ch395_hardware_init>
  do
  {
	  ch395q_handler();
 8002d86:	f7fe feed 	bl	8001b64 <ch395q_handler>
  }
  while (g_ch395q_sta.dhcp_status == DHCP_STA);                                                                       /* DHCP */
 8002d8a:	4b3e      	ldr	r3, [pc, #248]	; (8002e84 <main+0x184>)
 8002d8c:	789b      	ldrb	r3, [r3, #2]
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d0f9      	beq.n	8002d86 <main+0x86>

  cha95_sockct_sta[0].socket_enable = CH395Q_ENABLE;                                                                  /* socket */
 8002d92:	4b3d      	ldr	r3, [pc, #244]	; (8002e88 <main+0x188>)
 8002d94:	2202      	movs	r2, #2
 8002d96:	701a      	strb	r2, [r3, #0]
  cha95_sockct_sta[0].socket_index = CH395Q_SOCKET_0;                                                                 /* socket */
 8002d98:	4b3b      	ldr	r3, [pc, #236]	; (8002e88 <main+0x188>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	705a      	strb	r2, [r3, #1]
 8002d9e:	4b3b      	ldr	r3, [pc, #236]	; (8002e8c <main+0x18c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
  memcpy(cha95_sockct_sta[0].des_ip, ch395_des_ipaddr, sizeof(cha95_sockct_sta[0].des_ip));                           /* IP */
 8002da2:	4a39      	ldr	r2, [pc, #228]	; (8002e88 <main+0x188>)
 8002da4:	f8c2 3003 	str.w	r3, [r2, #3]
 8002da8:	4b39      	ldr	r3, [pc, #228]	; (8002e90 <main+0x190>)
 8002daa:	681b      	ldr	r3, [r3, #0]
  memcpy(cha95_sockct_sta[0].net_config.ipaddr, ch395_ipaddr, sizeof(cha95_sockct_sta[0].net_config.ipaddr));         /* IP */
 8002dac:	4a36      	ldr	r2, [pc, #216]	; (8002e88 <main+0x188>)
 8002dae:	6353      	str	r3, [r2, #52]	; 0x34
 8002db0:	4b38      	ldr	r3, [pc, #224]	; (8002e94 <main+0x194>)
 8002db2:	681b      	ldr	r3, [r3, #0]
  memcpy(cha95_sockct_sta[0].net_config.gwipaddr, ch395_gw_ipaddr, sizeof(cha95_sockct_sta[0].net_config.gwipaddr));  /* IP */
 8002db4:	4a34      	ldr	r2, [pc, #208]	; (8002e88 <main+0x188>)
 8002db6:	6393      	str	r3, [r2, #56]	; 0x38
 8002db8:	4b37      	ldr	r3, [pc, #220]	; (8002e98 <main+0x198>)
 8002dba:	681b      	ldr	r3, [r3, #0]
  memcpy(cha95_sockct_sta[0].net_config.maskaddr, ch395_ipmask, sizeof(cha95_sockct_sta[0].net_config.maskaddr));     /*  */
 8002dbc:	4a32      	ldr	r2, [pc, #200]	; (8002e88 <main+0x188>)
 8002dbe:	63d3      	str	r3, [r2, #60]	; 0x3c
  memcpy(cha95_sockct_sta[0].net_config.macaddr, ch395_macaddr, sizeof(cha95_sockct_sta[0].net_config.macaddr));      /* MAC */
 8002dc0:	4b31      	ldr	r3, [pc, #196]	; (8002e88 <main+0x188>)
 8002dc2:	4a36      	ldr	r2, [pc, #216]	; (8002e9c <main+0x19c>)
 8002dc4:	3340      	adds	r3, #64	; 0x40
 8002dc6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002dca:	6018      	str	r0, [r3, #0]
 8002dcc:	3304      	adds	r3, #4
 8002dce:	8019      	strh	r1, [r3, #0]
  cha95_sockct_sta[0].des_port = 14494;                                                                                /*  */
 8002dd0:	4b2d      	ldr	r3, [pc, #180]	; (8002e88 <main+0x188>)
 8002dd2:	f643 029e 	movw	r2, #14494	; 0x389e
 8002dd6:	811a      	strh	r2, [r3, #8]
  cha95_sockct_sta[0].sour_port = 8080;                                                                               /*  */
 8002dd8:	4b2b      	ldr	r3, [pc, #172]	; (8002e88 <main+0x188>)
 8002dda:	f641 7290 	movw	r2, #8080	; 0x1f90
 8002dde:	815a      	strh	r2, [r3, #10]
  cha95_sockct_sta[0].proto = CH395Q_SOCKET_TCP_CLIENT;                                                               /*  */
 8002de0:	4b29      	ldr	r3, [pc, #164]	; (8002e88 <main+0x188>)
 8002de2:	2201      	movs	r2, #1
 8002de4:	709a      	strb	r2, [r3, #2]
  cha95_sockct_sta[0].send.buf = socket0_send_buf;                                                                    /*  */
 8002de6:	4b28      	ldr	r3, [pc, #160]	; (8002e88 <main+0x188>)
 8002de8:	4a2d      	ldr	r2, [pc, #180]	; (8002ea0 <main+0x1a0>)
 8002dea:	60da      	str	r2, [r3, #12]
  cha95_sockct_sta[0].send.size = sizeof(socket0_send_buf);                                                           /*  */
 8002dec:	4b26      	ldr	r3, [pc, #152]	; (8002e88 <main+0x188>)
 8002dee:	f242 7210 	movw	r2, #10000	; 0x2710
 8002df2:	611a      	str	r2, [r3, #16]
  cha95_sockct_sta[0].recv.buf =  socket0_recv_buf;                                                                   /*  */
 8002df4:	4b24      	ldr	r3, [pc, #144]	; (8002e88 <main+0x188>)
 8002df6:	4a2b      	ldr	r2, [pc, #172]	; (8002ea4 <main+0x1a4>)
 8002df8:	619a      	str	r2, [r3, #24]
  cha95_sockct_sta[0].recv.size = sizeof(socket0_recv_buf);                                                           /*  */
 8002dfa:	4b23      	ldr	r3, [pc, #140]	; (8002e88 <main+0x188>)
 8002dfc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e00:	61da      	str	r2, [r3, #28]
  ch395q_socket_config(&cha95_sockct_sta[0]);                                                                         /* socket */
 8002e02:	4821      	ldr	r0, [pc, #132]	; (8002e88 <main+0x188>)
 8002e04:	f7fe fa50 	bl	80012a8 <ch395q_socket_config>

  sprintf(socket0_send_buf, "%s", rtimrequest);
 8002e08:	4a27      	ldr	r2, [pc, #156]	; (8002ea8 <main+0x1a8>)
 8002e0a:	4928      	ldr	r1, [pc, #160]	; (8002eac <main+0x1ac>)
 8002e0c:	4824      	ldr	r0, [pc, #144]	; (8002ea0 <main+0x1a0>)
 8002e0e:	f005 fd81 	bl	8008914 <siprintf>
	  ch395_send_data(0, (uint8_t *)socket0_send_buf, strlen((char *)socket0_send_buf));
	  HAL_Delay(500);
	  ch395q_handler();
	  isFound = strstr(socket0_recv_buf, "rtim");
  }while(isFound == NULL);*/
  printf("rtim requesting...\r\n");
 8002e12:	4827      	ldr	r0, [pc, #156]	; (8002eb0 <main+0x1b0>)
 8002e14:	f005 fd76 	bl	8008904 <puts>
  ch395_send_data(0, (uint8_t *)socket0_send_buf, strlen((char *)socket0_send_buf));
 8002e18:	4821      	ldr	r0, [pc, #132]	; (8002ea0 <main+0x1a0>)
 8002e1a:	f7fd fa49 	bl	80002b0 <strlen>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	461a      	mov	r2, r3
 8002e24:	491e      	ldr	r1, [pc, #120]	; (8002ea0 <main+0x1a0>)
 8002e26:	2000      	movs	r0, #0
 8002e28:	f7ff fa16 	bl	8002258 <ch395_send_data>
  HAL_Delay(2000);
 8002e2c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002e30:	f000 fd5a 	bl	80038e8 <HAL_Delay>
  ch395q_handler();
 8002e34:	f7fe fe96 	bl	8001b64 <ch395q_handler>
  isFound = strstr(socket0_recv_buf, "rtim");
 8002e38:	491e      	ldr	r1, [pc, #120]	; (8002eb4 <main+0x1b4>)
 8002e3a:	481a      	ldr	r0, [pc, #104]	; (8002ea4 <main+0x1a4>)
 8002e3c:	f005 fe98 	bl	8008b70 <strstr>
 8002e40:	6078      	str	r0, [r7, #4]
  memcpy(rtim, isFound + 4, 16);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	3304      	adds	r3, #4
 8002e46:	2210      	movs	r2, #16
 8002e48:	4619      	mov	r1, r3
 8002e4a:	481b      	ldr	r0, [pc, #108]	; (8002eb8 <main+0x1b8>)
 8002e4c:	f005 ff1c 	bl	8008c88 <memcpy>
  printf("rtim:[%s]\r\n", rtim);
 8002e50:	4919      	ldr	r1, [pc, #100]	; (8002eb8 <main+0x1b8>)
 8002e52:	481a      	ldr	r0, [pc, #104]	; (8002ebc <main+0x1bc>)
 8002e54:	f005 fcf0 	bl	8008838 <iprintf>
  sscanf(rtim, "%8d%8d", &rtime_head_8, &rtime_foot_8);
 8002e58:	4b19      	ldr	r3, [pc, #100]	; (8002ec0 <main+0x1c0>)
 8002e5a:	4a1a      	ldr	r2, [pc, #104]	; (8002ec4 <main+0x1c4>)
 8002e5c:	491a      	ldr	r1, [pc, #104]	; (8002ec8 <main+0x1c8>)
 8002e5e:	4816      	ldr	r0, [pc, #88]	; (8002eb8 <main+0x1b8>)
 8002e60:	f005 fd78 	bl	8008954 <siscanf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(20);
 8002e64:	2014      	movs	r0, #20
 8002e66:	f000 fd3f 	bl	80038e8 <HAL_Delay>
 8002e6a:	e7fb      	b.n	8002e64 <main+0x164>
 8002e6c:	20000644 	.word	0x20000644
 8002e70:	20000224 	.word	0x20000224
 8002e74:	20006300 	.word	0x20006300
 8002e78:	20000530 	.word	0x20000530
 8002e7c:	2000064c 	.word	0x2000064c
 8002e80:	200062a8 	.word	0x200062a8
 8002e84:	200002cc 	.word	0x200002cc
 8002e88:	20003164 	.word	0x20003164
 8002e8c:	20000018 	.word	0x20000018
 8002e90:	20000004 	.word	0x20000004
 8002e94:	20000008 	.word	0x20000008
 8002e98:	2000000c 	.word	0x2000000c
 8002e9c:	20000010 	.word	0x20000010
 8002ea0:	20000654 	.word	0x20000654
 8002ea4:	20002d64 	.word	0x20002d64
 8002ea8:	20000020 	.word	0x20000020
 8002eac:	0800cc3c 	.word	0x0800cc3c
 8002eb0:	0800cc40 	.word	0x0800cc40
 8002eb4:	0800cc54 	.word	0x0800cc54
 8002eb8:	2000628c 	.word	0x2000628c
 8002ebc:	0800cc5c 	.word	0x0800cc5c
 8002ec0:	200062a4 	.word	0x200062a4
 8002ec4:	200062a0 	.word	0x200062a0
 8002ec8:	0800cc68 	.word	0x0800cc68

08002ecc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b094      	sub	sp, #80	; 0x50
 8002ed0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ed2:	f107 031c 	add.w	r3, r7, #28
 8002ed6:	2234      	movs	r2, #52	; 0x34
 8002ed8:	2100      	movs	r1, #0
 8002eda:	4618      	mov	r0, r3
 8002edc:	f005 fe40 	bl	8008b60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ee0:	f107 0308 	add.w	r3, r7, #8
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	605a      	str	r2, [r3, #4]
 8002eea:	609a      	str	r2, [r3, #8]
 8002eec:	60da      	str	r2, [r3, #12]
 8002eee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	607b      	str	r3, [r7, #4]
 8002ef4:	4b28      	ldr	r3, [pc, #160]	; (8002f98 <SystemClock_Config+0xcc>)
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef8:	4a27      	ldr	r2, [pc, #156]	; (8002f98 <SystemClock_Config+0xcc>)
 8002efa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002efe:	6413      	str	r3, [r2, #64]	; 0x40
 8002f00:	4b25      	ldr	r3, [pc, #148]	; (8002f98 <SystemClock_Config+0xcc>)
 8002f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f08:	607b      	str	r3, [r7, #4]
 8002f0a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	603b      	str	r3, [r7, #0]
 8002f10:	4b22      	ldr	r3, [pc, #136]	; (8002f9c <SystemClock_Config+0xd0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a21      	ldr	r2, [pc, #132]	; (8002f9c <SystemClock_Config+0xd0>)
 8002f16:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f1a:	6013      	str	r3, [r2, #0]
 8002f1c:	4b1f      	ldr	r3, [pc, #124]	; (8002f9c <SystemClock_Config+0xd0>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f24:	603b      	str	r3, [r7, #0]
 8002f26:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f30:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f32:	2302      	movs	r3, #2
 8002f34:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f36:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002f3a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002f3c:	2304      	movs	r3, #4
 8002f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002f40:	2364      	movs	r3, #100	; 0x64
 8002f42:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f44:	2302      	movs	r3, #2
 8002f46:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002f48:	2302      	movs	r3, #2
 8002f4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f50:	f107 031c 	add.w	r3, r7, #28
 8002f54:	4618      	mov	r0, r3
 8002f56:	f003 f95d 	bl	8006214 <HAL_RCC_OscConfig>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002f60:	f000 f81e 	bl	8002fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f64:	230f      	movs	r3, #15
 8002f66:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f68:	2302      	movs	r3, #2
 8002f6a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f74:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f76:	2300      	movs	r3, #0
 8002f78:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002f7a:	f107 0308 	add.w	r3, r7, #8
 8002f7e:	2103      	movs	r1, #3
 8002f80:	4618      	mov	r0, r3
 8002f82:	f002 ff27 	bl	8005dd4 <HAL_RCC_ClockConfig>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002f8c:	f000 f808 	bl	8002fa0 <Error_Handler>
  }
}
 8002f90:	bf00      	nop
 8002f92:	3750      	adds	r7, #80	; 0x50
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	40023800 	.word	0x40023800
 8002f9c:	40007000 	.word	0x40007000

08002fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fa4:	b672      	cpsid	i
}
 8002fa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fa8:	e7fe      	b.n	8002fa8 <Error_Handler+0x8>
	...

08002fac <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002fb0:	4b17      	ldr	r3, [pc, #92]	; (8003010 <MX_SPI1_Init+0x64>)
 8002fb2:	4a18      	ldr	r2, [pc, #96]	; (8003014 <MX_SPI1_Init+0x68>)
 8002fb4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002fb6:	4b16      	ldr	r3, [pc, #88]	; (8003010 <MX_SPI1_Init+0x64>)
 8002fb8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002fbc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002fbe:	4b14      	ldr	r3, [pc, #80]	; (8003010 <MX_SPI1_Init+0x64>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002fc4:	4b12      	ldr	r3, [pc, #72]	; (8003010 <MX_SPI1_Init+0x64>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002fca:	4b11      	ldr	r3, [pc, #68]	; (8003010 <MX_SPI1_Init+0x64>)
 8002fcc:	2202      	movs	r2, #2
 8002fce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002fd0:	4b0f      	ldr	r3, [pc, #60]	; (8003010 <MX_SPI1_Init+0x64>)
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002fd6:	4b0e      	ldr	r3, [pc, #56]	; (8003010 <MX_SPI1_Init+0x64>)
 8002fd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fdc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002fde:	4b0c      	ldr	r3, [pc, #48]	; (8003010 <MX_SPI1_Init+0x64>)
 8002fe0:	2238      	movs	r2, #56	; 0x38
 8002fe2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <MX_SPI1_Init+0x64>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002fea:	4b09      	ldr	r3, [pc, #36]	; (8003010 <MX_SPI1_Init+0x64>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ff0:	4b07      	ldr	r3, [pc, #28]	; (8003010 <MX_SPI1_Init+0x64>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002ff6:	4b06      	ldr	r3, [pc, #24]	; (8003010 <MX_SPI1_Init+0x64>)
 8002ff8:	220a      	movs	r2, #10
 8002ffa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ffc:	4804      	ldr	r0, [pc, #16]	; (8003010 <MX_SPI1_Init+0x64>)
 8002ffe:	f003 fb8d 	bl	800671c <HAL_SPI_Init>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003008:	f7ff ffca 	bl	8002fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800300c:	bf00      	nop
 800300e:	bd80      	pop	{r7, pc}
 8003010:	200062a8 	.word	0x200062a8
 8003014:	40013000 	.word	0x40013000

08003018 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800301c:	4b17      	ldr	r3, [pc, #92]	; (800307c <MX_SPI2_Init+0x64>)
 800301e:	4a18      	ldr	r2, [pc, #96]	; (8003080 <MX_SPI2_Init+0x68>)
 8003020:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003022:	4b16      	ldr	r3, [pc, #88]	; (800307c <MX_SPI2_Init+0x64>)
 8003024:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003028:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800302a:	4b14      	ldr	r3, [pc, #80]	; (800307c <MX_SPI2_Init+0x64>)
 800302c:	2200      	movs	r2, #0
 800302e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003030:	4b12      	ldr	r3, [pc, #72]	; (800307c <MX_SPI2_Init+0x64>)
 8003032:	2200      	movs	r2, #0
 8003034:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003036:	4b11      	ldr	r3, [pc, #68]	; (800307c <MX_SPI2_Init+0x64>)
 8003038:	2202      	movs	r2, #2
 800303a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800303c:	4b0f      	ldr	r3, [pc, #60]	; (800307c <MX_SPI2_Init+0x64>)
 800303e:	2201      	movs	r2, #1
 8003040:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003042:	4b0e      	ldr	r3, [pc, #56]	; (800307c <MX_SPI2_Init+0x64>)
 8003044:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003048:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800304a:	4b0c      	ldr	r3, [pc, #48]	; (800307c <MX_SPI2_Init+0x64>)
 800304c:	2200      	movs	r2, #0
 800304e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003050:	4b0a      	ldr	r3, [pc, #40]	; (800307c <MX_SPI2_Init+0x64>)
 8003052:	2200      	movs	r2, #0
 8003054:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003056:	4b09      	ldr	r3, [pc, #36]	; (800307c <MX_SPI2_Init+0x64>)
 8003058:	2200      	movs	r2, #0
 800305a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800305c:	4b07      	ldr	r3, [pc, #28]	; (800307c <MX_SPI2_Init+0x64>)
 800305e:	2200      	movs	r2, #0
 8003060:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003062:	4b06      	ldr	r3, [pc, #24]	; (800307c <MX_SPI2_Init+0x64>)
 8003064:	220a      	movs	r2, #10
 8003066:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003068:	4804      	ldr	r0, [pc, #16]	; (800307c <MX_SPI2_Init+0x64>)
 800306a:	f003 fb57 	bl	800671c <HAL_SPI_Init>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003074:	f7ff ff94 	bl	8002fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003078:	bf00      	nop
 800307a:	bd80      	pop	{r7, pc}
 800307c:	20006300 	.word	0x20006300
 8003080:	40003800 	.word	0x40003800

08003084 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b08c      	sub	sp, #48	; 0x30
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800308c:	f107 031c 	add.w	r3, r7, #28
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	609a      	str	r2, [r3, #8]
 8003098:	60da      	str	r2, [r3, #12]
 800309a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a32      	ldr	r2, [pc, #200]	; (800316c <HAL_SPI_MspInit+0xe8>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d12c      	bne.n	8003100 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80030a6:	2300      	movs	r3, #0
 80030a8:	61bb      	str	r3, [r7, #24]
 80030aa:	4b31      	ldr	r3, [pc, #196]	; (8003170 <HAL_SPI_MspInit+0xec>)
 80030ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ae:	4a30      	ldr	r2, [pc, #192]	; (8003170 <HAL_SPI_MspInit+0xec>)
 80030b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030b4:	6453      	str	r3, [r2, #68]	; 0x44
 80030b6:	4b2e      	ldr	r3, [pc, #184]	; (8003170 <HAL_SPI_MspInit+0xec>)
 80030b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030be:	61bb      	str	r3, [r7, #24]
 80030c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030c2:	2300      	movs	r3, #0
 80030c4:	617b      	str	r3, [r7, #20]
 80030c6:	4b2a      	ldr	r3, [pc, #168]	; (8003170 <HAL_SPI_MspInit+0xec>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ca:	4a29      	ldr	r2, [pc, #164]	; (8003170 <HAL_SPI_MspInit+0xec>)
 80030cc:	f043 0301 	orr.w	r3, r3, #1
 80030d0:	6313      	str	r3, [r2, #48]	; 0x30
 80030d2:	4b27      	ldr	r3, [pc, #156]	; (8003170 <HAL_SPI_MspInit+0xec>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	617b      	str	r3, [r7, #20]
 80030dc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80030de:	23e0      	movs	r3, #224	; 0xe0
 80030e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e2:	2302      	movs	r3, #2
 80030e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e6:	2300      	movs	r3, #0
 80030e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ea:	2303      	movs	r3, #3
 80030ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030ee:	2305      	movs	r3, #5
 80030f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f2:	f107 031c 	add.w	r3, r7, #28
 80030f6:	4619      	mov	r1, r3
 80030f8:	481e      	ldr	r0, [pc, #120]	; (8003174 <HAL_SPI_MspInit+0xf0>)
 80030fa:	f001 fcbb 	bl	8004a74 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80030fe:	e031      	b.n	8003164 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a1c      	ldr	r2, [pc, #112]	; (8003178 <HAL_SPI_MspInit+0xf4>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d12c      	bne.n	8003164 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800310a:	2300      	movs	r3, #0
 800310c:	613b      	str	r3, [r7, #16]
 800310e:	4b18      	ldr	r3, [pc, #96]	; (8003170 <HAL_SPI_MspInit+0xec>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	4a17      	ldr	r2, [pc, #92]	; (8003170 <HAL_SPI_MspInit+0xec>)
 8003114:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003118:	6413      	str	r3, [r2, #64]	; 0x40
 800311a:	4b15      	ldr	r3, [pc, #84]	; (8003170 <HAL_SPI_MspInit+0xec>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003122:	613b      	str	r3, [r7, #16]
 8003124:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003126:	2300      	movs	r3, #0
 8003128:	60fb      	str	r3, [r7, #12]
 800312a:	4b11      	ldr	r3, [pc, #68]	; (8003170 <HAL_SPI_MspInit+0xec>)
 800312c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312e:	4a10      	ldr	r2, [pc, #64]	; (8003170 <HAL_SPI_MspInit+0xec>)
 8003130:	f043 0302 	orr.w	r3, r3, #2
 8003134:	6313      	str	r3, [r2, #48]	; 0x30
 8003136:	4b0e      	ldr	r3, [pc, #56]	; (8003170 <HAL_SPI_MspInit+0xec>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	60fb      	str	r3, [r7, #12]
 8003140:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003142:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003148:	2302      	movs	r3, #2
 800314a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	2300      	movs	r3, #0
 800314e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003150:	2303      	movs	r3, #3
 8003152:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003154:	2305      	movs	r3, #5
 8003156:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003158:	f107 031c 	add.w	r3, r7, #28
 800315c:	4619      	mov	r1, r3
 800315e:	4807      	ldr	r0, [pc, #28]	; (800317c <HAL_SPI_MspInit+0xf8>)
 8003160:	f001 fc88 	bl	8004a74 <HAL_GPIO_Init>
}
 8003164:	bf00      	nop
 8003166:	3730      	adds	r7, #48	; 0x30
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	40013000 	.word	0x40013000
 8003170:	40023800 	.word	0x40023800
 8003174:	40020000 	.word	0x40020000
 8003178:	40003800 	.word	0x40003800
 800317c:	40020400 	.word	0x40020400

08003180 <spi1_read_write_byte>:
 * @brief       SPI1
 * @param       txdata  : (1)
 * @retval      (1)
 */
uint8_t spi1_read_write_byte(uint8_t txdata)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b086      	sub	sp, #24
 8003184:	af02      	add	r7, sp, #8
 8003186:	4603      	mov	r3, r0
 8003188:	71fb      	strb	r3, [r7, #7]
    uint8_t rxdata;
    HAL_SPI_TransmitReceive(&hspi1, &txdata, &rxdata, 1, 1000);
 800318a:	f107 020f 	add.w	r2, r7, #15
 800318e:	1df9      	adds	r1, r7, #7
 8003190:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	2301      	movs	r3, #1
 8003198:	4803      	ldr	r0, [pc, #12]	; (80031a8 <spi1_read_write_byte+0x28>)
 800319a:	f003 fb48 	bl	800682e <HAL_SPI_TransmitReceive>
    return rxdata; /*  */
 800319e:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	200062a8 	.word	0x200062a8

080031ac <SPI2_ReadWriteByte>:
  * @brief          SPI2SPI Flash
  * @param[in]     	TxData 
  * @retval         RxData 
  */
uint8_t SPI2_ReadWriteByte(uint8_t TxData)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af02      	add	r7, sp, #8
 80031b2:	4603      	mov	r3, r0
 80031b4:	71fb      	strb	r3, [r7, #7]
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, &TxData, &RxData, 1, 1000);
 80031b6:	f107 020f 	add.w	r2, r7, #15
 80031ba:	1df9      	adds	r1, r7, #7
 80031bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031c0:	9300      	str	r3, [sp, #0]
 80031c2:	2301      	movs	r3, #1
 80031c4:	4803      	ldr	r0, [pc, #12]	; (80031d4 <SPI2_ReadWriteByte+0x28>)
 80031c6:	f003 fb32 	bl	800682e <HAL_SPI_TransmitReceive>
	return RxData;
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	20006300 	.word	0x20006300

080031d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031de:	2300      	movs	r3, #0
 80031e0:	607b      	str	r3, [r7, #4]
 80031e2:	4b10      	ldr	r3, [pc, #64]	; (8003224 <HAL_MspInit+0x4c>)
 80031e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e6:	4a0f      	ldr	r2, [pc, #60]	; (8003224 <HAL_MspInit+0x4c>)
 80031e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031ec:	6453      	str	r3, [r2, #68]	; 0x44
 80031ee:	4b0d      	ldr	r3, [pc, #52]	; (8003224 <HAL_MspInit+0x4c>)
 80031f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031f6:	607b      	str	r3, [r7, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031fa:	2300      	movs	r3, #0
 80031fc:	603b      	str	r3, [r7, #0]
 80031fe:	4b09      	ldr	r3, [pc, #36]	; (8003224 <HAL_MspInit+0x4c>)
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	4a08      	ldr	r2, [pc, #32]	; (8003224 <HAL_MspInit+0x4c>)
 8003204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003208:	6413      	str	r3, [r2, #64]	; 0x40
 800320a:	4b06      	ldr	r3, [pc, #24]	; (8003224 <HAL_MspInit+0x4c>)
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	40023800 	.word	0x40023800

08003228 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800322c:	e7fe      	b.n	800322c <NMI_Handler+0x4>

0800322e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800322e:	b480      	push	{r7}
 8003230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003232:	e7fe      	b.n	8003232 <HardFault_Handler+0x4>

08003234 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003234:	b480      	push	{r7}
 8003236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003238:	e7fe      	b.n	8003238 <MemManage_Handler+0x4>

0800323a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800323a:	b480      	push	{r7}
 800323c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800323e:	e7fe      	b.n	800323e <BusFault_Handler+0x4>

08003240 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003244:	e7fe      	b.n	8003244 <UsageFault_Handler+0x4>

08003246 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003246:	b480      	push	{r7}
 8003248:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800324a:	bf00      	nop
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr

08003254 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003258:	bf00      	nop
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003262:	b480      	push	{r7}
 8003264:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003266:	bf00      	nop
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003274:	f000 fb18 	bl	80038a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003278:	bf00      	nop
 800327a:	bd80      	pop	{r7, pc}

0800327c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003280:	4802      	ldr	r0, [pc, #8]	; (800328c <DMA1_Stream0_IRQHandler+0x10>)
 8003282:	f001 f981 	bl	8004588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003286:	bf00      	nop
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	20000584 	.word	0x20000584

08003290 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003294:	4802      	ldr	r0, [pc, #8]	; (80032a0 <DMA1_Stream1_IRQHandler+0x10>)
 8003296:	f001 f977 	bl	8004588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	200005e4 	.word	0x200005e4

080032a4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80032a8:	4802      	ldr	r0, [pc, #8]	; (80032b4 <TIM6_IRQHandler+0x10>)
 80032aa:	f003 fd7c 	bl	8006da6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80032ae:	bf00      	nop
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	2000635c 	.word	0x2000635c

080032b8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80032bc:	4802      	ldr	r0, [pc, #8]	; (80032c8 <DMA2_Stream0_IRQHandler+0x10>)
 80032be:	f001 f963 	bl	8004588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80032c2:	bf00      	nop
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	2000026c 	.word	0x2000026c

080032cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  return 1;
 80032d0:	2301      	movs	r3, #1
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <_kill>:

int _kill(int pid, int sig)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032e6:	f005 fca3 	bl	8008c30 <__errno>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2216      	movs	r2, #22
 80032ee:	601a      	str	r2, [r3, #0]
  return -1;
 80032f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3708      	adds	r7, #8
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <_exit>:

void _exit (int status)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003304:	f04f 31ff 	mov.w	r1, #4294967295
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f7ff ffe7 	bl	80032dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800330e:	e7fe      	b.n	800330e <_exit+0x12>

08003310 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b086      	sub	sp, #24
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]
 8003320:	e00a      	b.n	8003338 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003322:	f3af 8000 	nop.w
 8003326:	4601      	mov	r1, r0
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	1c5a      	adds	r2, r3, #1
 800332c:	60ba      	str	r2, [r7, #8]
 800332e:	b2ca      	uxtb	r2, r1
 8003330:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	3301      	adds	r3, #1
 8003336:	617b      	str	r3, [r7, #20]
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	429a      	cmp	r2, r3
 800333e:	dbf0      	blt.n	8003322 <_read+0x12>
  }

  return len;
 8003340:	687b      	ldr	r3, [r7, #4]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3718      	adds	r7, #24
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}

0800334a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	b086      	sub	sp, #24
 800334e:	af00      	add	r7, sp, #0
 8003350:	60f8      	str	r0, [r7, #12]
 8003352:	60b9      	str	r1, [r7, #8]
 8003354:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003356:	2300      	movs	r3, #0
 8003358:	617b      	str	r3, [r7, #20]
 800335a:	e009      	b.n	8003370 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	1c5a      	adds	r2, r3, #1
 8003360:	60ba      	str	r2, [r7, #8]
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	4618      	mov	r0, r3
 8003366:	f000 f8e7 	bl	8003538 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	3301      	adds	r3, #1
 800336e:	617b      	str	r3, [r7, #20]
 8003370:	697a      	ldr	r2, [r7, #20]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	429a      	cmp	r2, r3
 8003376:	dbf1      	blt.n	800335c <_write+0x12>
  }
  return len;
 8003378:	687b      	ldr	r3, [r7, #4]
}
 800337a:	4618      	mov	r0, r3
 800337c:	3718      	adds	r7, #24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <_close>:

int _close(int file)
{
 8003382:	b480      	push	{r7}
 8003384:	b083      	sub	sp, #12
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800338a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800338e:	4618      	mov	r0, r3
 8003390:	370c      	adds	r7, #12
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr

0800339a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800339a:	b480      	push	{r7}
 800339c:	b083      	sub	sp, #12
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
 80033a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80033aa:	605a      	str	r2, [r3, #4]
  return 0;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <_isatty>:

int _isatty(int file)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80033c2:	2301      	movs	r3, #1
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3714      	adds	r7, #20
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
	...

080033ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b086      	sub	sp, #24
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033f4:	4a14      	ldr	r2, [pc, #80]	; (8003448 <_sbrk+0x5c>)
 80033f6:	4b15      	ldr	r3, [pc, #84]	; (800344c <_sbrk+0x60>)
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003400:	4b13      	ldr	r3, [pc, #76]	; (8003450 <_sbrk+0x64>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d102      	bne.n	800340e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003408:	4b11      	ldr	r3, [pc, #68]	; (8003450 <_sbrk+0x64>)
 800340a:	4a12      	ldr	r2, [pc, #72]	; (8003454 <_sbrk+0x68>)
 800340c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800340e:	4b10      	ldr	r3, [pc, #64]	; (8003450 <_sbrk+0x64>)
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4413      	add	r3, r2
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	429a      	cmp	r2, r3
 800341a:	d207      	bcs.n	800342c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800341c:	f005 fc08 	bl	8008c30 <__errno>
 8003420:	4603      	mov	r3, r0
 8003422:	220c      	movs	r2, #12
 8003424:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003426:	f04f 33ff 	mov.w	r3, #4294967295
 800342a:	e009      	b.n	8003440 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800342c:	4b08      	ldr	r3, [pc, #32]	; (8003450 <_sbrk+0x64>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003432:	4b07      	ldr	r3, [pc, #28]	; (8003450 <_sbrk+0x64>)
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4413      	add	r3, r2
 800343a:	4a05      	ldr	r2, [pc, #20]	; (8003450 <_sbrk+0x64>)
 800343c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800343e:	68fb      	ldr	r3, [r7, #12]
}
 8003440:	4618      	mov	r0, r3
 8003442:	3718      	adds	r7, #24
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	20040000 	.word	0x20040000
 800344c:	00000400 	.word	0x00000400
 8003450:	20006358 	.word	0x20006358
 8003454:	20006538 	.word	0x20006538

08003458 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800345c:	4b06      	ldr	r3, [pc, #24]	; (8003478 <SystemInit+0x20>)
 800345e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003462:	4a05      	ldr	r2, [pc, #20]	; (8003478 <SystemInit+0x20>)
 8003464:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003468:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800346c:	bf00      	nop
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	e000ed00 	.word	0xe000ed00

0800347c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003482:	463b      	mov	r3, r7
 8003484:	2200      	movs	r2, #0
 8003486:	601a      	str	r2, [r3, #0]
 8003488:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800348a:	4b15      	ldr	r3, [pc, #84]	; (80034e0 <MX_TIM6_Init+0x64>)
 800348c:	4a15      	ldr	r2, [pc, #84]	; (80034e4 <MX_TIM6_Init+0x68>)
 800348e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 8003490:	4b13      	ldr	r3, [pc, #76]	; (80034e0 <MX_TIM6_Init+0x64>)
 8003492:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003496:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003498:	4b11      	ldr	r3, [pc, #68]	; (80034e0 <MX_TIM6_Init+0x64>)
 800349a:	2200      	movs	r2, #0
 800349c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10-1;
 800349e:	4b10      	ldr	r3, [pc, #64]	; (80034e0 <MX_TIM6_Init+0x64>)
 80034a0:	2209      	movs	r2, #9
 80034a2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034a4:	4b0e      	ldr	r3, [pc, #56]	; (80034e0 <MX_TIM6_Init+0x64>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80034aa:	480d      	ldr	r0, [pc, #52]	; (80034e0 <MX_TIM6_Init+0x64>)
 80034ac:	f003 fc2c 	bl	8006d08 <HAL_TIM_Base_Init>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d001      	beq.n	80034ba <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80034b6:	f7ff fd73 	bl	8002fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034ba:	2300      	movs	r3, #0
 80034bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034be:	2300      	movs	r3, #0
 80034c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80034c2:	463b      	mov	r3, r7
 80034c4:	4619      	mov	r1, r3
 80034c6:	4806      	ldr	r0, [pc, #24]	; (80034e0 <MX_TIM6_Init+0x64>)
 80034c8:	f003 fe3e 	bl	8007148 <HAL_TIMEx_MasterConfigSynchronization>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80034d2:	f7ff fd65 	bl	8002fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80034d6:	bf00      	nop
 80034d8:	3708      	adds	r7, #8
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	2000635c 	.word	0x2000635c
 80034e4:	40001000 	.word	0x40001000

080034e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a0e      	ldr	r2, [pc, #56]	; (8003530 <HAL_TIM_Base_MspInit+0x48>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d115      	bne.n	8003526 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	4b0d      	ldr	r3, [pc, #52]	; (8003534 <HAL_TIM_Base_MspInit+0x4c>)
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	4a0c      	ldr	r2, [pc, #48]	; (8003534 <HAL_TIM_Base_MspInit+0x4c>)
 8003504:	f043 0310 	orr.w	r3, r3, #16
 8003508:	6413      	str	r3, [r2, #64]	; 0x40
 800350a:	4b0a      	ldr	r3, [pc, #40]	; (8003534 <HAL_TIM_Base_MspInit+0x4c>)
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	f003 0310 	and.w	r3, r3, #16
 8003512:	60fb      	str	r3, [r7, #12]
 8003514:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003516:	2200      	movs	r2, #0
 8003518:	2100      	movs	r1, #0
 800351a:	2036      	movs	r0, #54	; 0x36
 800351c:	f000 fed5 	bl	80042ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003520:	2036      	movs	r0, #54	; 0x36
 8003522:	f000 feee 	bl	8004302 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003526:	bf00      	nop
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40001000 	.word	0x40001000
 8003534:	40023800 	.word	0x40023800

08003538 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1, 0xFFFF);
 8003540:	1d39      	adds	r1, r7, #4
 8003542:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003546:	2201      	movs	r2, #1
 8003548:	4803      	ldr	r0, [pc, #12]	; (8003558 <__io_putchar+0x20>)
 800354a:	f003 feda 	bl	8007302 <HAL_UART_Transmit>
    return ch;
 800354e:	687b      	ldr	r3, [r7, #4]
}
 8003550:	4618      	mov	r0, r3
 8003552:	3708      	adds	r7, #8
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	200063a4 	.word	0x200063a4

0800355c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003560:	4b11      	ldr	r3, [pc, #68]	; (80035a8 <MX_USART1_UART_Init+0x4c>)
 8003562:	4a12      	ldr	r2, [pc, #72]	; (80035ac <MX_USART1_UART_Init+0x50>)
 8003564:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003566:	4b10      	ldr	r3, [pc, #64]	; (80035a8 <MX_USART1_UART_Init+0x4c>)
 8003568:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800356c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800356e:	4b0e      	ldr	r3, [pc, #56]	; (80035a8 <MX_USART1_UART_Init+0x4c>)
 8003570:	2200      	movs	r2, #0
 8003572:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003574:	4b0c      	ldr	r3, [pc, #48]	; (80035a8 <MX_USART1_UART_Init+0x4c>)
 8003576:	2200      	movs	r2, #0
 8003578:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800357a:	4b0b      	ldr	r3, [pc, #44]	; (80035a8 <MX_USART1_UART_Init+0x4c>)
 800357c:	2200      	movs	r2, #0
 800357e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003580:	4b09      	ldr	r3, [pc, #36]	; (80035a8 <MX_USART1_UART_Init+0x4c>)
 8003582:	220c      	movs	r2, #12
 8003584:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003586:	4b08      	ldr	r3, [pc, #32]	; (80035a8 <MX_USART1_UART_Init+0x4c>)
 8003588:	2200      	movs	r2, #0
 800358a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800358c:	4b06      	ldr	r3, [pc, #24]	; (80035a8 <MX_USART1_UART_Init+0x4c>)
 800358e:	2200      	movs	r2, #0
 8003590:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003592:	4805      	ldr	r0, [pc, #20]	; (80035a8 <MX_USART1_UART_Init+0x4c>)
 8003594:	f003 fe68 	bl	8007268 <HAL_UART_Init>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800359e:	f7ff fcff 	bl	8002fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80035a2:	bf00      	nop
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	200063a4 	.word	0x200063a4
 80035ac:	40011000 	.word	0x40011000

080035b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b08a      	sub	sp, #40	; 0x28
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b8:	f107 0314 	add.w	r3, r7, #20
 80035bc:	2200      	movs	r2, #0
 80035be:	601a      	str	r2, [r3, #0]
 80035c0:	605a      	str	r2, [r3, #4]
 80035c2:	609a      	str	r2, [r3, #8]
 80035c4:	60da      	str	r2, [r3, #12]
 80035c6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a19      	ldr	r2, [pc, #100]	; (8003634 <HAL_UART_MspInit+0x84>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d12c      	bne.n	800362c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80035d2:	2300      	movs	r3, #0
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	4b18      	ldr	r3, [pc, #96]	; (8003638 <HAL_UART_MspInit+0x88>)
 80035d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035da:	4a17      	ldr	r2, [pc, #92]	; (8003638 <HAL_UART_MspInit+0x88>)
 80035dc:	f043 0310 	orr.w	r3, r3, #16
 80035e0:	6453      	str	r3, [r2, #68]	; 0x44
 80035e2:	4b15      	ldr	r3, [pc, #84]	; (8003638 <HAL_UART_MspInit+0x88>)
 80035e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e6:	f003 0310 	and.w	r3, r3, #16
 80035ea:	613b      	str	r3, [r7, #16]
 80035ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ee:	2300      	movs	r3, #0
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	4b11      	ldr	r3, [pc, #68]	; (8003638 <HAL_UART_MspInit+0x88>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	4a10      	ldr	r2, [pc, #64]	; (8003638 <HAL_UART_MspInit+0x88>)
 80035f8:	f043 0301 	orr.w	r3, r3, #1
 80035fc:	6313      	str	r3, [r2, #48]	; 0x30
 80035fe:	4b0e      	ldr	r3, [pc, #56]	; (8003638 <HAL_UART_MspInit+0x88>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	60fb      	str	r3, [r7, #12]
 8003608:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800360a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800360e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003610:	2302      	movs	r3, #2
 8003612:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003614:	2300      	movs	r3, #0
 8003616:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003618:	2303      	movs	r3, #3
 800361a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800361c:	2307      	movs	r3, #7
 800361e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003620:	f107 0314 	add.w	r3, r7, #20
 8003624:	4619      	mov	r1, r3
 8003626:	4805      	ldr	r0, [pc, #20]	; (800363c <HAL_UART_MspInit+0x8c>)
 8003628:	f001 fa24 	bl	8004a74 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800362c:	bf00      	nop
 800362e:	3728      	adds	r7, #40	; 0x28
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40011000 	.word	0x40011000
 8003638:	40023800 	.word	0x40023800
 800363c:	40020000 	.word	0x40020000

08003640 <W25QXX_Init>:
//W25Q80
//1M,16Block,256Sector

//SPI FLASHIO
void W25QXX_Init(void)
{ 
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
  uint8_t temp;

	__HAL_SPI_ENABLE(&hspi2);                 //SPI2
 8003646:	4b1d      	ldr	r3, [pc, #116]	; (80036bc <W25QXX_Init+0x7c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	4b1b      	ldr	r3, [pc, #108]	; (80036bc <W25QXX_Init+0x7c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003654:	601a      	str	r2, [r3, #0]
  SPI2_ReadWriteByte(0Xff);                        //
 8003656:	20ff      	movs	r0, #255	; 0xff
 8003658:	f7ff fda8 	bl	80031ac <SPI2_ReadWriteByte>
	
	W25QXX_CS(1);			                //SPI FLASH
 800365c:	2201      	movs	r2, #1
 800365e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003662:	4817      	ldr	r0, [pc, #92]	; (80036c0 <W25QXX_Init+0x80>)
 8003664:	f001 fb9a 	bl	8004d9c <HAL_GPIO_WritePin>

	W25QXX_TYPE=W25QXX_ReadID();	        //FLASH ID
 8003668:	f000 f86a 	bl	8003740 <W25QXX_ReadID>
 800366c:	4603      	mov	r3, r0
 800366e:	461a      	mov	r2, r3
 8003670:	4b14      	ldr	r3, [pc, #80]	; (80036c4 <W25QXX_Init+0x84>)
 8003672:	801a      	strh	r2, [r3, #0]

    if(W25QXX_TYPE==W25Q256)                
 8003674:	4b13      	ldr	r3, [pc, #76]	; (80036c4 <W25QXX_Init+0x84>)
 8003676:	881b      	ldrh	r3, [r3, #0]
 8003678:	f64e 7218 	movw	r2, #61208	; 0xef18
 800367c:	4293      	cmp	r3, r2
 800367e:	d118      	bne.n	80036b2 <W25QXX_Init+0x72>
    {
        temp=W25QXX_ReadSR(3);              //3
 8003680:	2003      	movs	r0, #3
 8003682:	f000 f821 	bl	80036c8 <W25QXX_ReadSR>
 8003686:	4603      	mov	r3, r0
 8003688:	71fb      	strb	r3, [r7, #7]
        if((temp&0X01)==0)			        //4,4
 800368a:	79fb      	ldrb	r3, [r7, #7]
 800368c:	f003 0301 	and.w	r3, r3, #1
 8003690:	2b00      	cmp	r3, #0
 8003692:	d10e      	bne.n	80036b2 <W25QXX_Init+0x72>
		{
			W25QXX_CS(0); 			        //
 8003694:	2200      	movs	r2, #0
 8003696:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800369a:	4809      	ldr	r0, [pc, #36]	; (80036c0 <W25QXX_Init+0x80>)
 800369c:	f001 fb7e 	bl	8004d9c <HAL_GPIO_WritePin>
			SPI2_ReadWriteByte(W25X_Enable4ByteAddr);//4
 80036a0:	20b7      	movs	r0, #183	; 0xb7
 80036a2:	f7ff fd83 	bl	80031ac <SPI2_ReadWriteByte>
			W25QXX_CS(1);       		  	//
 80036a6:	2201      	movs	r2, #1
 80036a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036ac:	4804      	ldr	r0, [pc, #16]	; (80036c0 <W25QXX_Init+0x80>)
 80036ae:	f001 fb75 	bl	8004d9c <HAL_GPIO_WritePin>
		}
    }
}  
 80036b2:	bf00      	nop
 80036b4:	3708      	adds	r7, #8
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	20006300 	.word	0x20006300
 80036c0:	40020400 	.word	0x40020400
 80036c4:	20000034 	.word	0x20000034

080036c8 <W25QXX_ReadSR>:
//BIT7      6    5    4   3   2   1   0
//HOLD/RST  DRV1 DRV0 (R) (R) WPS ADP ADS
//regno::1~3
//:
uint8_t W25QXX_ReadSR(uint8_t regno)
{  
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	4603      	mov	r3, r0
 80036d0:	71fb      	strb	r3, [r7, #7]
	uint8_t byte=0,command=0;
 80036d2:	2300      	movs	r3, #0
 80036d4:	73bb      	strb	r3, [r7, #14]
 80036d6:	2300      	movs	r3, #0
 80036d8:	73fb      	strb	r3, [r7, #15]
    switch(regno)
 80036da:	79fb      	ldrb	r3, [r7, #7]
 80036dc:	2b03      	cmp	r3, #3
 80036de:	d00c      	beq.n	80036fa <W25QXX_ReadSR+0x32>
 80036e0:	2b03      	cmp	r3, #3
 80036e2:	dc0d      	bgt.n	8003700 <W25QXX_ReadSR+0x38>
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d002      	beq.n	80036ee <W25QXX_ReadSR+0x26>
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d003      	beq.n	80036f4 <W25QXX_ReadSR+0x2c>
 80036ec:	e008      	b.n	8003700 <W25QXX_ReadSR+0x38>
    {
        case 1:
            command=W25X_ReadStatusReg1;    //1
 80036ee:	2305      	movs	r3, #5
 80036f0:	73fb      	strb	r3, [r7, #15]
            break;
 80036f2:	e008      	b.n	8003706 <W25QXX_ReadSR+0x3e>
        case 2:
            command=W25X_ReadStatusReg2;    //2
 80036f4:	2335      	movs	r3, #53	; 0x35
 80036f6:	73fb      	strb	r3, [r7, #15]
            break;
 80036f8:	e005      	b.n	8003706 <W25QXX_ReadSR+0x3e>
        case 3:
            command=W25X_ReadStatusReg3;    //3
 80036fa:	2315      	movs	r3, #21
 80036fc:	73fb      	strb	r3, [r7, #15]
            break;
 80036fe:	e002      	b.n	8003706 <W25QXX_ReadSR+0x3e>
        default:
            command=W25X_ReadStatusReg1;    
 8003700:	2305      	movs	r3, #5
 8003702:	73fb      	strb	r3, [r7, #15]
            break;
 8003704:	bf00      	nop
    }    
	W25QXX_CS(0);                       	//
 8003706:	2200      	movs	r2, #0
 8003708:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800370c:	480b      	ldr	r0, [pc, #44]	; (800373c <W25QXX_ReadSR+0x74>)
 800370e:	f001 fb45 	bl	8004d9c <HAL_GPIO_WritePin>
	SPI2_ReadWriteByte(command);            //
 8003712:	7bfb      	ldrb	r3, [r7, #15]
 8003714:	4618      	mov	r0, r3
 8003716:	f7ff fd49 	bl	80031ac <SPI2_ReadWriteByte>
	byte=SPI2_ReadWriteByte(0Xff);          //
 800371a:	20ff      	movs	r0, #255	; 0xff
 800371c:	f7ff fd46 	bl	80031ac <SPI2_ReadWriteByte>
 8003720:	4603      	mov	r3, r0
 8003722:	73bb      	strb	r3, [r7, #14]
	W25QXX_CS(1);                         	//
 8003724:	2201      	movs	r2, #1
 8003726:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800372a:	4804      	ldr	r0, [pc, #16]	; (800373c <W25QXX_ReadSR+0x74>)
 800372c:	f001 fb36 	bl	8004d9c <HAL_GPIO_WritePin>
	return byte;   
 8003730:	7bbb      	ldrb	r3, [r7, #14]
} 
 8003732:	4618      	mov	r0, r3
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	40020400 	.word	0x40020400

08003740 <W25QXX_ReadID>:
//0XEF15,W25Q32
//0XEF16,W25Q64
//0XEF17,W25Q128
//0XEF18,W25Q256
uint16_t W25QXX_ReadID(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
	uint16_t Temp = 0;
 8003746:	2300      	movs	r3, #0
 8003748:	80fb      	strh	r3, [r7, #6]
	W25QXX_CS(0);				    
 800374a:	2200      	movs	r2, #0
 800374c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003750:	4816      	ldr	r0, [pc, #88]	; (80037ac <W25QXX_ReadID+0x6c>)
 8003752:	f001 fb23 	bl	8004d9c <HAL_GPIO_WritePin>
	SPI2_ReadWriteByte(0x90);//ID
 8003756:	2090      	movs	r0, #144	; 0x90
 8003758:	f7ff fd28 	bl	80031ac <SPI2_ReadWriteByte>
	SPI2_ReadWriteByte(0x00); 	    
 800375c:	2000      	movs	r0, #0
 800375e:	f7ff fd25 	bl	80031ac <SPI2_ReadWriteByte>
	SPI2_ReadWriteByte(0x00); 	    
 8003762:	2000      	movs	r0, #0
 8003764:	f7ff fd22 	bl	80031ac <SPI2_ReadWriteByte>
	SPI2_ReadWriteByte(0x00); 	 			   
 8003768:	2000      	movs	r0, #0
 800376a:	f7ff fd1f 	bl	80031ac <SPI2_ReadWriteByte>
	Temp|=SPI2_ReadWriteByte(0xFF)<<8;  
 800376e:	20ff      	movs	r0, #255	; 0xff
 8003770:	f7ff fd1c 	bl	80031ac <SPI2_ReadWriteByte>
 8003774:	4603      	mov	r3, r0
 8003776:	021b      	lsls	r3, r3, #8
 8003778:	b21a      	sxth	r2, r3
 800377a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800377e:	4313      	orrs	r3, r2
 8003780:	b21b      	sxth	r3, r3
 8003782:	80fb      	strh	r3, [r7, #6]
	Temp|=SPI2_ReadWriteByte(0xFF);	 
 8003784:	20ff      	movs	r0, #255	; 0xff
 8003786:	f7ff fd11 	bl	80031ac <SPI2_ReadWriteByte>
 800378a:	4603      	mov	r3, r0
 800378c:	b29a      	uxth	r2, r3
 800378e:	88fb      	ldrh	r3, [r7, #6]
 8003790:	4313      	orrs	r3, r2
 8003792:	80fb      	strh	r3, [r7, #6]
	W25QXX_CS(1);				    
 8003794:	2201      	movs	r2, #1
 8003796:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800379a:	4804      	ldr	r0, [pc, #16]	; (80037ac <W25QXX_ReadID+0x6c>)
 800379c:	f001 fafe 	bl	8004d9c <HAL_GPIO_WritePin>
	return Temp;
 80037a0:	88fb      	ldrh	r3, [r7, #6]
}   		    
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40020400 	.word	0x40020400

080037b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80037b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80037e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037b4:	480d      	ldr	r0, [pc, #52]	; (80037ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80037b6:	490e      	ldr	r1, [pc, #56]	; (80037f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80037b8:	4a0e      	ldr	r2, [pc, #56]	; (80037f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80037ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037bc:	e002      	b.n	80037c4 <LoopCopyDataInit>

080037be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037c2:	3304      	adds	r3, #4

080037c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037c8:	d3f9      	bcc.n	80037be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037ca:	4a0b      	ldr	r2, [pc, #44]	; (80037f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80037cc:	4c0b      	ldr	r4, [pc, #44]	; (80037fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80037ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037d0:	e001      	b.n	80037d6 <LoopFillZerobss>

080037d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037d4:	3204      	adds	r2, #4

080037d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037d8:	d3fb      	bcc.n	80037d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80037da:	f7ff fe3d 	bl	8003458 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037de:	f005 fa2d 	bl	8008c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037e2:	f7ff fa8d 	bl	8002d00 <main>
  bx  lr    
 80037e6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80037e8:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80037ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037f0:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 80037f4:	0800d0f4 	.word	0x0800d0f4
  ldr r2, =_sbss
 80037f8:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 80037fc:	20006538 	.word	0x20006538

08003800 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003800:	e7fe      	b.n	8003800 <ADC_IRQHandler>
	...

08003804 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003808:	4b0e      	ldr	r3, [pc, #56]	; (8003844 <HAL_Init+0x40>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a0d      	ldr	r2, [pc, #52]	; (8003844 <HAL_Init+0x40>)
 800380e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003812:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003814:	4b0b      	ldr	r3, [pc, #44]	; (8003844 <HAL_Init+0x40>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a0a      	ldr	r2, [pc, #40]	; (8003844 <HAL_Init+0x40>)
 800381a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800381e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003820:	4b08      	ldr	r3, [pc, #32]	; (8003844 <HAL_Init+0x40>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a07      	ldr	r2, [pc, #28]	; (8003844 <HAL_Init+0x40>)
 8003826:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800382a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800382c:	2003      	movs	r0, #3
 800382e:	f000 fd41 	bl	80042b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003832:	200f      	movs	r0, #15
 8003834:	f000 f808 	bl	8003848 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003838:	f7ff fcce 	bl	80031d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800383c:	2300      	movs	r3, #0
}
 800383e:	4618      	mov	r0, r3
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40023c00 	.word	0x40023c00

08003848 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003850:	4b12      	ldr	r3, [pc, #72]	; (800389c <HAL_InitTick+0x54>)
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	4b12      	ldr	r3, [pc, #72]	; (80038a0 <HAL_InitTick+0x58>)
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	4619      	mov	r1, r3
 800385a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800385e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003862:	fbb2 f3f3 	udiv	r3, r2, r3
 8003866:	4618      	mov	r0, r3
 8003868:	f000 fd59 	bl	800431e <HAL_SYSTICK_Config>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e00e      	b.n	8003894 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2b0f      	cmp	r3, #15
 800387a:	d80a      	bhi.n	8003892 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800387c:	2200      	movs	r2, #0
 800387e:	6879      	ldr	r1, [r7, #4]
 8003880:	f04f 30ff 	mov.w	r0, #4294967295
 8003884:	f000 fd21 	bl	80042ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003888:	4a06      	ldr	r2, [pc, #24]	; (80038a4 <HAL_InitTick+0x5c>)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
 8003890:	e000      	b.n	8003894 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
}
 8003894:	4618      	mov	r0, r3
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	20000030 	.word	0x20000030
 80038a0:	2000003c 	.word	0x2000003c
 80038a4:	20000038 	.word	0x20000038

080038a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038ac:	4b06      	ldr	r3, [pc, #24]	; (80038c8 <HAL_IncTick+0x20>)
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	461a      	mov	r2, r3
 80038b2:	4b06      	ldr	r3, [pc, #24]	; (80038cc <HAL_IncTick+0x24>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4413      	add	r3, r2
 80038b8:	4a04      	ldr	r2, [pc, #16]	; (80038cc <HAL_IncTick+0x24>)
 80038ba:	6013      	str	r3, [r2, #0]
}
 80038bc:	bf00      	nop
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	2000003c 	.word	0x2000003c
 80038cc:	200063e8 	.word	0x200063e8

080038d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  return uwTick;
 80038d4:	4b03      	ldr	r3, [pc, #12]	; (80038e4 <HAL_GetTick+0x14>)
 80038d6:	681b      	ldr	r3, [r3, #0]
}
 80038d8:	4618      	mov	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	200063e8 	.word	0x200063e8

080038e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038f0:	f7ff ffee 	bl	80038d0 <HAL_GetTick>
 80038f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003900:	d005      	beq.n	800390e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003902:	4b0a      	ldr	r3, [pc, #40]	; (800392c <HAL_Delay+0x44>)
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	461a      	mov	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4413      	add	r3, r2
 800390c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800390e:	bf00      	nop
 8003910:	f7ff ffde 	bl	80038d0 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	429a      	cmp	r2, r3
 800391e:	d8f7      	bhi.n	8003910 <HAL_Delay+0x28>
  {
  }
}
 8003920:	bf00      	nop
 8003922:	bf00      	nop
 8003924:	3710      	adds	r7, #16
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	2000003c 	.word	0x2000003c

08003930 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003938:	2300      	movs	r3, #0
 800393a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e033      	b.n	80039ae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394a:	2b00      	cmp	r3, #0
 800394c:	d109      	bne.n	8003962 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f7fd fbce 	bl	80010f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003966:	f003 0310 	and.w	r3, r3, #16
 800396a:	2b00      	cmp	r3, #0
 800396c:	d118      	bne.n	80039a0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003976:	f023 0302 	bic.w	r3, r3, #2
 800397a:	f043 0202 	orr.w	r2, r3, #2
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 fa48 	bl	8003e18 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	f023 0303 	bic.w	r3, r3, #3
 8003996:	f043 0201 	orr.w	r2, r3, #1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	641a      	str	r2, [r3, #64]	; 0x40
 800399e:	e001      	b.n	80039a4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
	...

080039b8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d101      	bne.n	80039d6 <HAL_ADC_Start_DMA+0x1e>
 80039d2:	2302      	movs	r3, #2
 80039d4:	e0ce      	b.n	8003b74 <HAL_ADC_Start_DMA+0x1bc>
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2201      	movs	r2, #1
 80039da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d018      	beq.n	8003a1e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689a      	ldr	r2, [r3, #8]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f042 0201 	orr.w	r2, r2, #1
 80039fa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80039fc:	4b5f      	ldr	r3, [pc, #380]	; (8003b7c <HAL_ADC_Start_DMA+0x1c4>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a5f      	ldr	r2, [pc, #380]	; (8003b80 <HAL_ADC_Start_DMA+0x1c8>)
 8003a02:	fba2 2303 	umull	r2, r3, r2, r3
 8003a06:	0c9a      	lsrs	r2, r3, #18
 8003a08:	4613      	mov	r3, r2
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	4413      	add	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003a10:	e002      	b.n	8003a18 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	3b01      	subs	r3, #1
 8003a16:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1f9      	bne.n	8003a12 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a2c:	d107      	bne.n	8003a3e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a3c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f003 0301 	and.w	r3, r3, #1
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	f040 8086 	bne.w	8003b5a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a52:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003a56:	f023 0301 	bic.w	r3, r3, #1
 8003a5a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d007      	beq.n	8003a80 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a74:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a78:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a8c:	d106      	bne.n	8003a9c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a92:	f023 0206 	bic.w	r2, r3, #6
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	645a      	str	r2, [r3, #68]	; 0x44
 8003a9a:	e002      	b.n	8003aa2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003aaa:	4b36      	ldr	r3, [pc, #216]	; (8003b84 <HAL_ADC_Start_DMA+0x1cc>)
 8003aac:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab2:	4a35      	ldr	r2, [pc, #212]	; (8003b88 <HAL_ADC_Start_DMA+0x1d0>)
 8003ab4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aba:	4a34      	ldr	r2, [pc, #208]	; (8003b8c <HAL_ADC_Start_DMA+0x1d4>)
 8003abc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac2:	4a33      	ldr	r2, [pc, #204]	; (8003b90 <HAL_ADC_Start_DMA+0x1d8>)
 8003ac4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003ace:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	685a      	ldr	r2, [r3, #4]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003ade:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689a      	ldr	r2, [r3, #8]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aee:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	334c      	adds	r3, #76	; 0x4c
 8003afa:	4619      	mov	r1, r3
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f000 fcc8 	bl	8004494 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f003 031f 	and.w	r3, r3, #31
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10f      	bne.n	8003b30 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d129      	bne.n	8003b72 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003b2c:	609a      	str	r2, [r3, #8]
 8003b2e:	e020      	b.n	8003b72 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a17      	ldr	r2, [pc, #92]	; (8003b94 <HAL_ADC_Start_DMA+0x1dc>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d11b      	bne.n	8003b72 <HAL_ADC_Start_DMA+0x1ba>
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d114      	bne.n	8003b72 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689a      	ldr	r2, [r3, #8]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003b56:	609a      	str	r2, [r3, #8]
 8003b58:	e00b      	b.n	8003b72 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5e:	f043 0210 	orr.w	r2, r3, #16
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6a:	f043 0201 	orr.w	r2, r3, #1
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3718      	adds	r7, #24
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	20000030 	.word	0x20000030
 8003b80:	431bde83 	.word	0x431bde83
 8003b84:	40012300 	.word	0x40012300
 8003b88:	08004011 	.word	0x08004011
 8003b8c:	080040cb 	.word	0x080040cb
 8003b90:	080040e7 	.word	0x080040e7
 8003b94:	40012000 	.word	0x40012000

08003b98 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003ba0:	bf00      	nop
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003bb4:	bf00      	nop
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003bde:	2300      	movs	r3, #0
 8003be0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d101      	bne.n	8003bf0 <HAL_ADC_ConfigChannel+0x1c>
 8003bec:	2302      	movs	r3, #2
 8003bee:	e105      	b.n	8003dfc <HAL_ADC_ConfigChannel+0x228>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b09      	cmp	r3, #9
 8003bfe:	d925      	bls.n	8003c4c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68d9      	ldr	r1, [r3, #12]
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	4613      	mov	r3, r2
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	4413      	add	r3, r2
 8003c14:	3b1e      	subs	r3, #30
 8003c16:	2207      	movs	r2, #7
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	43da      	mvns	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	400a      	ands	r2, r1
 8003c24:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68d9      	ldr	r1, [r3, #12]
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	4618      	mov	r0, r3
 8003c38:	4603      	mov	r3, r0
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	4403      	add	r3, r0
 8003c3e:	3b1e      	subs	r3, #30
 8003c40:	409a      	lsls	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	60da      	str	r2, [r3, #12]
 8003c4a:	e022      	b.n	8003c92 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	6919      	ldr	r1, [r3, #16]
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	461a      	mov	r2, r3
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	4413      	add	r3, r2
 8003c60:	2207      	movs	r2, #7
 8003c62:	fa02 f303 	lsl.w	r3, r2, r3
 8003c66:	43da      	mvns	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	400a      	ands	r2, r1
 8003c6e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	6919      	ldr	r1, [r3, #16]
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	689a      	ldr	r2, [r3, #8]
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	4618      	mov	r0, r3
 8003c82:	4603      	mov	r3, r0
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	4403      	add	r3, r0
 8003c88:	409a      	lsls	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	2b06      	cmp	r3, #6
 8003c98:	d824      	bhi.n	8003ce4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685a      	ldr	r2, [r3, #4]
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	4413      	add	r3, r2
 8003caa:	3b05      	subs	r3, #5
 8003cac:	221f      	movs	r2, #31
 8003cae:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb2:	43da      	mvns	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	400a      	ands	r2, r1
 8003cba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	4618      	mov	r0, r3
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	685a      	ldr	r2, [r3, #4]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	4413      	add	r3, r2
 8003cd4:	3b05      	subs	r3, #5
 8003cd6:	fa00 f203 	lsl.w	r2, r0, r3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	635a      	str	r2, [r3, #52]	; 0x34
 8003ce2:	e04c      	b.n	8003d7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	2b0c      	cmp	r3, #12
 8003cea:	d824      	bhi.n	8003d36 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	4413      	add	r3, r2
 8003cfc:	3b23      	subs	r3, #35	; 0x23
 8003cfe:	221f      	movs	r2, #31
 8003d00:	fa02 f303 	lsl.w	r3, r2, r3
 8003d04:	43da      	mvns	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	400a      	ands	r2, r1
 8003d0c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685a      	ldr	r2, [r3, #4]
 8003d20:	4613      	mov	r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4413      	add	r3, r2
 8003d26:	3b23      	subs	r3, #35	; 0x23
 8003d28:	fa00 f203 	lsl.w	r2, r0, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	430a      	orrs	r2, r1
 8003d32:	631a      	str	r2, [r3, #48]	; 0x30
 8003d34:	e023      	b.n	8003d7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685a      	ldr	r2, [r3, #4]
 8003d40:	4613      	mov	r3, r2
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	4413      	add	r3, r2
 8003d46:	3b41      	subs	r3, #65	; 0x41
 8003d48:	221f      	movs	r2, #31
 8003d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4e:	43da      	mvns	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	400a      	ands	r2, r1
 8003d56:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	4618      	mov	r0, r3
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	685a      	ldr	r2, [r3, #4]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	4413      	add	r3, r2
 8003d70:	3b41      	subs	r3, #65	; 0x41
 8003d72:	fa00 f203 	lsl.w	r2, r0, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d7e:	4b22      	ldr	r3, [pc, #136]	; (8003e08 <HAL_ADC_ConfigChannel+0x234>)
 8003d80:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a21      	ldr	r2, [pc, #132]	; (8003e0c <HAL_ADC_ConfigChannel+0x238>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d109      	bne.n	8003da0 <HAL_ADC_ConfigChannel+0x1cc>
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2b12      	cmp	r3, #18
 8003d92:	d105      	bne.n	8003da0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a19      	ldr	r2, [pc, #100]	; (8003e0c <HAL_ADC_ConfigChannel+0x238>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d123      	bne.n	8003df2 <HAL_ADC_ConfigChannel+0x21e>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2b10      	cmp	r3, #16
 8003db0:	d003      	beq.n	8003dba <HAL_ADC_ConfigChannel+0x1e6>
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2b11      	cmp	r3, #17
 8003db8:	d11b      	bne.n	8003df2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2b10      	cmp	r3, #16
 8003dcc:	d111      	bne.n	8003df2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003dce:	4b10      	ldr	r3, [pc, #64]	; (8003e10 <HAL_ADC_ConfigChannel+0x23c>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a10      	ldr	r2, [pc, #64]	; (8003e14 <HAL_ADC_ConfigChannel+0x240>)
 8003dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd8:	0c9a      	lsrs	r2, r3, #18
 8003dda:	4613      	mov	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	4413      	add	r3, r2
 8003de0:	005b      	lsls	r3, r3, #1
 8003de2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003de4:	e002      	b.n	8003dec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	3b01      	subs	r3, #1
 8003dea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f9      	bne.n	8003de6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3714      	adds	r7, #20
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr
 8003e08:	40012300 	.word	0x40012300
 8003e0c:	40012000 	.word	0x40012000
 8003e10:	20000030 	.word	0x20000030
 8003e14:	431bde83 	.word	0x431bde83

08003e18 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e20:	4b79      	ldr	r3, [pc, #484]	; (8004008 <ADC_Init+0x1f0>)
 8003e22:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	685a      	ldr	r2, [r3, #4]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	6859      	ldr	r1, [r3, #4]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	021a      	lsls	r2, r3, #8
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	685a      	ldr	r2, [r3, #4]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003e70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	6859      	ldr	r1, [r3, #4]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	430a      	orrs	r2, r1
 8003e82:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689a      	ldr	r2, [r3, #8]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6899      	ldr	r1, [r3, #8]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	68da      	ldr	r2, [r3, #12]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eaa:	4a58      	ldr	r2, [pc, #352]	; (800400c <ADC_Init+0x1f4>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d022      	beq.n	8003ef6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	689a      	ldr	r2, [r3, #8]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ebe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	6899      	ldr	r1, [r3, #8]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ee0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6899      	ldr	r1, [r3, #8]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	609a      	str	r2, [r3, #8]
 8003ef4:	e00f      	b.n	8003f16 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003f04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689a      	ldr	r2, [r3, #8]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003f14:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	689a      	ldr	r2, [r3, #8]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f022 0202 	bic.w	r2, r2, #2
 8003f24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	6899      	ldr	r1, [r3, #8]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	7e1b      	ldrb	r3, [r3, #24]
 8003f30:	005a      	lsls	r2, r3, #1
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	430a      	orrs	r2, r1
 8003f38:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d01b      	beq.n	8003f7c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f52:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003f62:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6859      	ldr	r1, [r3, #4]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	035a      	lsls	r2, r3, #13
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	430a      	orrs	r2, r1
 8003f78:	605a      	str	r2, [r3, #4]
 8003f7a:	e007      	b.n	8003f8c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f8a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003f9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	69db      	ldr	r3, [r3, #28]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	051a      	lsls	r2, r3, #20
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	689a      	ldr	r2, [r3, #8]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003fc0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	6899      	ldr	r1, [r3, #8]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003fce:	025a      	lsls	r2, r3, #9
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689a      	ldr	r2, [r3, #8]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fe6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6899      	ldr	r1, [r3, #8]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	029a      	lsls	r2, r3, #10
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	430a      	orrs	r2, r1
 8003ffa:	609a      	str	r2, [r3, #8]
}
 8003ffc:	bf00      	nop
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	40012300 	.word	0x40012300
 800400c:	0f000001 	.word	0x0f000001

08004010 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800401c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004022:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004026:	2b00      	cmp	r3, #0
 8004028:	d13c      	bne.n	80040a4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d12b      	bne.n	800409c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004048:	2b00      	cmp	r3, #0
 800404a:	d127      	bne.n	800409c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004052:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004056:	2b00      	cmp	r3, #0
 8004058:	d006      	beq.n	8004068 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004064:	2b00      	cmp	r3, #0
 8004066:	d119      	bne.n	800409c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0220 	bic.w	r2, r2, #32
 8004076:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004088:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d105      	bne.n	800409c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004094:	f043 0201 	orr.w	r2, r3, #1
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f7ff fd7b 	bl	8003b98 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80040a2:	e00e      	b.n	80040c2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a8:	f003 0310 	and.w	r3, r3, #16
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d003      	beq.n	80040b8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f7ff fd85 	bl	8003bc0 <HAL_ADC_ErrorCallback>
}
 80040b6:	e004      	b.n	80040c2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	4798      	blx	r3
}
 80040c2:	bf00      	nop
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b084      	sub	sp, #16
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f7ff fd67 	bl	8003bac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80040de:	bf00      	nop
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b084      	sub	sp, #16
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2240      	movs	r2, #64	; 0x40
 80040f8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040fe:	f043 0204 	orr.w	r2, r3, #4
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f7ff fd5a 	bl	8003bc0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800410c:	bf00      	nop
 800410e:	3710      	adds	r7, #16
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f003 0307 	and.w	r3, r3, #7
 8004122:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004124:	4b0c      	ldr	r3, [pc, #48]	; (8004158 <__NVIC_SetPriorityGrouping+0x44>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800412a:	68ba      	ldr	r2, [r7, #8]
 800412c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004130:	4013      	ands	r3, r2
 8004132:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800413c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004140:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004144:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004146:	4a04      	ldr	r2, [pc, #16]	; (8004158 <__NVIC_SetPriorityGrouping+0x44>)
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	60d3      	str	r3, [r2, #12]
}
 800414c:	bf00      	nop
 800414e:	3714      	adds	r7, #20
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr
 8004158:	e000ed00 	.word	0xe000ed00

0800415c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800415c:	b480      	push	{r7}
 800415e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004160:	4b04      	ldr	r3, [pc, #16]	; (8004174 <__NVIC_GetPriorityGrouping+0x18>)
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	0a1b      	lsrs	r3, r3, #8
 8004166:	f003 0307 	and.w	r3, r3, #7
}
 800416a:	4618      	mov	r0, r3
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr
 8004174:	e000ed00 	.word	0xe000ed00

08004178 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	4603      	mov	r3, r0
 8004180:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004186:	2b00      	cmp	r3, #0
 8004188:	db0b      	blt.n	80041a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800418a:	79fb      	ldrb	r3, [r7, #7]
 800418c:	f003 021f 	and.w	r2, r3, #31
 8004190:	4907      	ldr	r1, [pc, #28]	; (80041b0 <__NVIC_EnableIRQ+0x38>)
 8004192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	2001      	movs	r0, #1
 800419a:	fa00 f202 	lsl.w	r2, r0, r2
 800419e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041a2:	bf00      	nop
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	e000e100 	.word	0xe000e100

080041b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	4603      	mov	r3, r0
 80041bc:	6039      	str	r1, [r7, #0]
 80041be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	db0a      	blt.n	80041de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	490c      	ldr	r1, [pc, #48]	; (8004200 <__NVIC_SetPriority+0x4c>)
 80041ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d2:	0112      	lsls	r2, r2, #4
 80041d4:	b2d2      	uxtb	r2, r2
 80041d6:	440b      	add	r3, r1
 80041d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041dc:	e00a      	b.n	80041f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	4908      	ldr	r1, [pc, #32]	; (8004204 <__NVIC_SetPriority+0x50>)
 80041e4:	79fb      	ldrb	r3, [r7, #7]
 80041e6:	f003 030f 	and.w	r3, r3, #15
 80041ea:	3b04      	subs	r3, #4
 80041ec:	0112      	lsls	r2, r2, #4
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	440b      	add	r3, r1
 80041f2:	761a      	strb	r2, [r3, #24]
}
 80041f4:	bf00      	nop
 80041f6:	370c      	adds	r7, #12
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	e000e100 	.word	0xe000e100
 8004204:	e000ed00 	.word	0xe000ed00

08004208 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004208:	b480      	push	{r7}
 800420a:	b089      	sub	sp, #36	; 0x24
 800420c:	af00      	add	r7, sp, #0
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f003 0307 	and.w	r3, r3, #7
 800421a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	f1c3 0307 	rsb	r3, r3, #7
 8004222:	2b04      	cmp	r3, #4
 8004224:	bf28      	it	cs
 8004226:	2304      	movcs	r3, #4
 8004228:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	3304      	adds	r3, #4
 800422e:	2b06      	cmp	r3, #6
 8004230:	d902      	bls.n	8004238 <NVIC_EncodePriority+0x30>
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	3b03      	subs	r3, #3
 8004236:	e000      	b.n	800423a <NVIC_EncodePriority+0x32>
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800423c:	f04f 32ff 	mov.w	r2, #4294967295
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	fa02 f303 	lsl.w	r3, r2, r3
 8004246:	43da      	mvns	r2, r3
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	401a      	ands	r2, r3
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004250:	f04f 31ff 	mov.w	r1, #4294967295
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	fa01 f303 	lsl.w	r3, r1, r3
 800425a:	43d9      	mvns	r1, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004260:	4313      	orrs	r3, r2
         );
}
 8004262:	4618      	mov	r0, r3
 8004264:	3724      	adds	r7, #36	; 0x24
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
	...

08004270 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	3b01      	subs	r3, #1
 800427c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004280:	d301      	bcc.n	8004286 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004282:	2301      	movs	r3, #1
 8004284:	e00f      	b.n	80042a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004286:	4a0a      	ldr	r2, [pc, #40]	; (80042b0 <SysTick_Config+0x40>)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3b01      	subs	r3, #1
 800428c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800428e:	210f      	movs	r1, #15
 8004290:	f04f 30ff 	mov.w	r0, #4294967295
 8004294:	f7ff ff8e 	bl	80041b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004298:	4b05      	ldr	r3, [pc, #20]	; (80042b0 <SysTick_Config+0x40>)
 800429a:	2200      	movs	r2, #0
 800429c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800429e:	4b04      	ldr	r3, [pc, #16]	; (80042b0 <SysTick_Config+0x40>)
 80042a0:	2207      	movs	r2, #7
 80042a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	e000e010 	.word	0xe000e010

080042b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f7ff ff29 	bl	8004114 <__NVIC_SetPriorityGrouping>
}
 80042c2:	bf00      	nop
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b086      	sub	sp, #24
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	4603      	mov	r3, r0
 80042d2:	60b9      	str	r1, [r7, #8]
 80042d4:	607a      	str	r2, [r7, #4]
 80042d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80042d8:	2300      	movs	r3, #0
 80042da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042dc:	f7ff ff3e 	bl	800415c <__NVIC_GetPriorityGrouping>
 80042e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	68b9      	ldr	r1, [r7, #8]
 80042e6:	6978      	ldr	r0, [r7, #20]
 80042e8:	f7ff ff8e 	bl	8004208 <NVIC_EncodePriority>
 80042ec:	4602      	mov	r2, r0
 80042ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042f2:	4611      	mov	r1, r2
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7ff ff5d 	bl	80041b4 <__NVIC_SetPriority>
}
 80042fa:	bf00      	nop
 80042fc:	3718      	adds	r7, #24
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004302:	b580      	push	{r7, lr}
 8004304:	b082      	sub	sp, #8
 8004306:	af00      	add	r7, sp, #0
 8004308:	4603      	mov	r3, r0
 800430a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800430c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004310:	4618      	mov	r0, r3
 8004312:	f7ff ff31 	bl	8004178 <__NVIC_EnableIRQ>
}
 8004316:	bf00      	nop
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b082      	sub	sp, #8
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7ff ffa2 	bl	8004270 <SysTick_Config>
 800432c:	4603      	mov	r3, r0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3708      	adds	r7, #8
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
	...

08004338 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b086      	sub	sp, #24
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004340:	2300      	movs	r3, #0
 8004342:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004344:	f7ff fac4 	bl	80038d0 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e099      	b.n	8004488 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2202      	movs	r2, #2
 8004358:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 0201 	bic.w	r2, r2, #1
 8004372:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004374:	e00f      	b.n	8004396 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004376:	f7ff faab 	bl	80038d0 <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	2b05      	cmp	r3, #5
 8004382:	d908      	bls.n	8004396 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2220      	movs	r2, #32
 8004388:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2203      	movs	r2, #3
 800438e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e078      	b.n	8004488 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0301 	and.w	r3, r3, #1
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1e8      	bne.n	8004376 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	4b38      	ldr	r3, [pc, #224]	; (8004490 <HAL_DMA_Init+0x158>)
 80043b0:	4013      	ands	r3, r2
 80043b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	691b      	ldr	r3, [r3, #16]
 80043c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d107      	bne.n	8004400 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f8:	4313      	orrs	r3, r2
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	f023 0307 	bic.w	r3, r3, #7
 8004416:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	4313      	orrs	r3, r2
 8004420:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004426:	2b04      	cmp	r3, #4
 8004428:	d117      	bne.n	800445a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	4313      	orrs	r3, r2
 8004432:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00e      	beq.n	800445a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 fa9d 	bl	800497c <DMA_CheckFifoParam>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d008      	beq.n	800445a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2240      	movs	r2, #64	; 0x40
 800444c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004456:	2301      	movs	r3, #1
 8004458:	e016      	b.n	8004488 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	697a      	ldr	r2, [r7, #20]
 8004460:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 fa54 	bl	8004910 <DMA_CalcBaseAndBitshift>
 8004468:	4603      	mov	r3, r0
 800446a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004470:	223f      	movs	r2, #63	; 0x3f
 8004472:	409a      	lsls	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3718      	adds	r7, #24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	f010803f 	.word	0xf010803f

08004494 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b086      	sub	sp, #24
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
 80044a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044a2:	2300      	movs	r3, #0
 80044a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d101      	bne.n	80044ba <HAL_DMA_Start_IT+0x26>
 80044b6:	2302      	movs	r3, #2
 80044b8:	e040      	b.n	800453c <HAL_DMA_Start_IT+0xa8>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d12f      	bne.n	800452e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2202      	movs	r2, #2
 80044d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	68b9      	ldr	r1, [r7, #8]
 80044e2:	68f8      	ldr	r0, [r7, #12]
 80044e4:	f000 f9e6 	bl	80048b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044ec:	223f      	movs	r2, #63	; 0x3f
 80044ee:	409a      	lsls	r2, r3
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f042 0216 	orr.w	r2, r2, #22
 8004502:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004508:	2b00      	cmp	r3, #0
 800450a:	d007      	beq.n	800451c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0208 	orr.w	r2, r2, #8
 800451a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f042 0201 	orr.w	r2, r2, #1
 800452a:	601a      	str	r2, [r3, #0]
 800452c:	e005      	b.n	800453a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004536:	2302      	movs	r3, #2
 8004538:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800453a:	7dfb      	ldrb	r3, [r7, #23]
}
 800453c:	4618      	mov	r0, r3
 800453e:	3718      	adds	r7, #24
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004552:	b2db      	uxtb	r3, r3
 8004554:	2b02      	cmp	r3, #2
 8004556:	d004      	beq.n	8004562 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2280      	movs	r2, #128	; 0x80
 800455c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e00c      	b.n	800457c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2205      	movs	r2, #5
 8004566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f022 0201 	bic.w	r2, r2, #1
 8004578:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b086      	sub	sp, #24
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004590:	2300      	movs	r3, #0
 8004592:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004594:	4b8e      	ldr	r3, [pc, #568]	; (80047d0 <HAL_DMA_IRQHandler+0x248>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a8e      	ldr	r2, [pc, #568]	; (80047d4 <HAL_DMA_IRQHandler+0x24c>)
 800459a:	fba2 2303 	umull	r2, r3, r2, r3
 800459e:	0a9b      	lsrs	r3, r3, #10
 80045a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b2:	2208      	movs	r2, #8
 80045b4:	409a      	lsls	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	4013      	ands	r3, r2
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d01a      	beq.n	80045f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d013      	beq.n	80045f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f022 0204 	bic.w	r2, r2, #4
 80045da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e0:	2208      	movs	r2, #8
 80045e2:	409a      	lsls	r2, r3
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ec:	f043 0201 	orr.w	r2, r3, #1
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045f8:	2201      	movs	r2, #1
 80045fa:	409a      	lsls	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4013      	ands	r3, r2
 8004600:	2b00      	cmp	r3, #0
 8004602:	d012      	beq.n	800462a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00b      	beq.n	800462a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004616:	2201      	movs	r2, #1
 8004618:	409a      	lsls	r2, r3
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004622:	f043 0202 	orr.w	r2, r3, #2
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800462e:	2204      	movs	r2, #4
 8004630:	409a      	lsls	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	4013      	ands	r3, r2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d012      	beq.n	8004660 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0302 	and.w	r3, r3, #2
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00b      	beq.n	8004660 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800464c:	2204      	movs	r2, #4
 800464e:	409a      	lsls	r2, r3
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004658:	f043 0204 	orr.w	r2, r3, #4
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004664:	2210      	movs	r2, #16
 8004666:	409a      	lsls	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4013      	ands	r3, r2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d043      	beq.n	80046f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b00      	cmp	r3, #0
 800467c:	d03c      	beq.n	80046f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004682:	2210      	movs	r2, #16
 8004684:	409a      	lsls	r2, r3
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d018      	beq.n	80046ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d108      	bne.n	80046b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d024      	beq.n	80046f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	4798      	blx	r3
 80046b6:	e01f      	b.n	80046f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d01b      	beq.n	80046f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	4798      	blx	r3
 80046c8:	e016      	b.n	80046f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d107      	bne.n	80046e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f022 0208 	bic.w	r2, r2, #8
 80046e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d003      	beq.n	80046f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046fc:	2220      	movs	r2, #32
 80046fe:	409a      	lsls	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	4013      	ands	r3, r2
 8004704:	2b00      	cmp	r3, #0
 8004706:	f000 808f 	beq.w	8004828 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0310 	and.w	r3, r3, #16
 8004714:	2b00      	cmp	r3, #0
 8004716:	f000 8087 	beq.w	8004828 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800471e:	2220      	movs	r2, #32
 8004720:	409a      	lsls	r2, r3
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b05      	cmp	r3, #5
 8004730:	d136      	bne.n	80047a0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f022 0216 	bic.w	r2, r2, #22
 8004740:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	695a      	ldr	r2, [r3, #20]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004750:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004756:	2b00      	cmp	r3, #0
 8004758:	d103      	bne.n	8004762 <HAL_DMA_IRQHandler+0x1da>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800475e:	2b00      	cmp	r3, #0
 8004760:	d007      	beq.n	8004772 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0208 	bic.w	r2, r2, #8
 8004770:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004776:	223f      	movs	r2, #63	; 0x3f
 8004778:	409a      	lsls	r2, r3
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004792:	2b00      	cmp	r3, #0
 8004794:	d07e      	beq.n	8004894 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	4798      	blx	r3
        }
        return;
 800479e:	e079      	b.n	8004894 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d01d      	beq.n	80047ea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10d      	bne.n	80047d8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d031      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	4798      	blx	r3
 80047cc:	e02c      	b.n	8004828 <HAL_DMA_IRQHandler+0x2a0>
 80047ce:	bf00      	nop
 80047d0:	20000030 	.word	0x20000030
 80047d4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d023      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	4798      	blx	r3
 80047e8:	e01e      	b.n	8004828 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d10f      	bne.n	8004818 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f022 0210 	bic.w	r2, r2, #16
 8004806:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800481c:	2b00      	cmp	r3, #0
 800481e:	d003      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800482c:	2b00      	cmp	r3, #0
 800482e:	d032      	beq.n	8004896 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004834:	f003 0301 	and.w	r3, r3, #1
 8004838:	2b00      	cmp	r3, #0
 800483a:	d022      	beq.n	8004882 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2205      	movs	r2, #5
 8004840:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f022 0201 	bic.w	r2, r2, #1
 8004852:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	3301      	adds	r3, #1
 8004858:	60bb      	str	r3, [r7, #8]
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	429a      	cmp	r2, r3
 800485e:	d307      	bcc.n	8004870 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1f2      	bne.n	8004854 <HAL_DMA_IRQHandler+0x2cc>
 800486e:	e000      	b.n	8004872 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004870:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004886:	2b00      	cmp	r3, #0
 8004888:	d005      	beq.n	8004896 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	4798      	blx	r3
 8004892:	e000      	b.n	8004896 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004894:	bf00      	nop
    }
  }
}
 8004896:	3718      	adds	r7, #24
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
 80048c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	2b40      	cmp	r3, #64	; 0x40
 80048e0:	d108      	bne.n	80048f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80048f2:	e007      	b.n	8004904 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	60da      	str	r2, [r3, #12]
}
 8004904:	bf00      	nop
 8004906:	3714      	adds	r7, #20
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	b2db      	uxtb	r3, r3
 800491e:	3b10      	subs	r3, #16
 8004920:	4a14      	ldr	r2, [pc, #80]	; (8004974 <DMA_CalcBaseAndBitshift+0x64>)
 8004922:	fba2 2303 	umull	r2, r3, r2, r3
 8004926:	091b      	lsrs	r3, r3, #4
 8004928:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800492a:	4a13      	ldr	r2, [pc, #76]	; (8004978 <DMA_CalcBaseAndBitshift+0x68>)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	4413      	add	r3, r2
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	461a      	mov	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2b03      	cmp	r3, #3
 800493c:	d909      	bls.n	8004952 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004946:	f023 0303 	bic.w	r3, r3, #3
 800494a:	1d1a      	adds	r2, r3, #4
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	659a      	str	r2, [r3, #88]	; 0x58
 8004950:	e007      	b.n	8004962 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800495a:	f023 0303 	bic.w	r3, r3, #3
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004966:	4618      	mov	r0, r3
 8004968:	3714      	adds	r7, #20
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	aaaaaaab 	.word	0xaaaaaaab
 8004978:	0800cc94 	.word	0x0800cc94

0800497c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004984:	2300      	movs	r3, #0
 8004986:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800498c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d11f      	bne.n	80049d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	2b03      	cmp	r3, #3
 800499a:	d856      	bhi.n	8004a4a <DMA_CheckFifoParam+0xce>
 800499c:	a201      	add	r2, pc, #4	; (adr r2, 80049a4 <DMA_CheckFifoParam+0x28>)
 800499e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a2:	bf00      	nop
 80049a4:	080049b5 	.word	0x080049b5
 80049a8:	080049c7 	.word	0x080049c7
 80049ac:	080049b5 	.word	0x080049b5
 80049b0:	08004a4b 	.word	0x08004a4b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d046      	beq.n	8004a4e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049c4:	e043      	b.n	8004a4e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049ce:	d140      	bne.n	8004a52 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049d4:	e03d      	b.n	8004a52 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049de:	d121      	bne.n	8004a24 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2b03      	cmp	r3, #3
 80049e4:	d837      	bhi.n	8004a56 <DMA_CheckFifoParam+0xda>
 80049e6:	a201      	add	r2, pc, #4	; (adr r2, 80049ec <DMA_CheckFifoParam+0x70>)
 80049e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ec:	080049fd 	.word	0x080049fd
 80049f0:	08004a03 	.word	0x08004a03
 80049f4:	080049fd 	.word	0x080049fd
 80049f8:	08004a15 	.word	0x08004a15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004a00:	e030      	b.n	8004a64 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d025      	beq.n	8004a5a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a12:	e022      	b.n	8004a5a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a18:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a1c:	d11f      	bne.n	8004a5e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a22:	e01c      	b.n	8004a5e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d903      	bls.n	8004a32 <DMA_CheckFifoParam+0xb6>
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	2b03      	cmp	r3, #3
 8004a2e:	d003      	beq.n	8004a38 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a30:	e018      	b.n	8004a64 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	73fb      	strb	r3, [r7, #15]
      break;
 8004a36:	e015      	b.n	8004a64 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d00e      	beq.n	8004a62 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	73fb      	strb	r3, [r7, #15]
      break;
 8004a48:	e00b      	b.n	8004a62 <DMA_CheckFifoParam+0xe6>
      break;
 8004a4a:	bf00      	nop
 8004a4c:	e00a      	b.n	8004a64 <DMA_CheckFifoParam+0xe8>
      break;
 8004a4e:	bf00      	nop
 8004a50:	e008      	b.n	8004a64 <DMA_CheckFifoParam+0xe8>
      break;
 8004a52:	bf00      	nop
 8004a54:	e006      	b.n	8004a64 <DMA_CheckFifoParam+0xe8>
      break;
 8004a56:	bf00      	nop
 8004a58:	e004      	b.n	8004a64 <DMA_CheckFifoParam+0xe8>
      break;
 8004a5a:	bf00      	nop
 8004a5c:	e002      	b.n	8004a64 <DMA_CheckFifoParam+0xe8>
      break;   
 8004a5e:	bf00      	nop
 8004a60:	e000      	b.n	8004a64 <DMA_CheckFifoParam+0xe8>
      break;
 8004a62:	bf00      	nop
    }
  } 
  
  return status; 
 8004a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3714      	adds	r7, #20
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop

08004a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b089      	sub	sp, #36	; 0x24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a82:	2300      	movs	r3, #0
 8004a84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	61fb      	str	r3, [r7, #28]
 8004a8e:	e153      	b.n	8004d38 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a90:	2201      	movs	r2, #1
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	fa02 f303 	lsl.w	r3, r2, r3
 8004a98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004aa4:	693a      	ldr	r2, [r7, #16]
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	f040 8142 	bne.w	8004d32 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f003 0303 	and.w	r3, r3, #3
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d005      	beq.n	8004ac6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d130      	bne.n	8004b28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	005b      	lsls	r3, r3, #1
 8004ad0:	2203      	movs	r2, #3
 8004ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad6:	43db      	mvns	r3, r3
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	4013      	ands	r3, r2
 8004adc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	68da      	ldr	r2, [r3, #12]
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aea:	69ba      	ldr	r2, [r7, #24]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	69ba      	ldr	r2, [r7, #24]
 8004af4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004afc:	2201      	movs	r2, #1
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	fa02 f303 	lsl.w	r3, r2, r3
 8004b04:	43db      	mvns	r3, r3
 8004b06:	69ba      	ldr	r2, [r7, #24]
 8004b08:	4013      	ands	r3, r2
 8004b0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	091b      	lsrs	r3, r3, #4
 8004b12:	f003 0201 	and.w	r2, r3, #1
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	69ba      	ldr	r2, [r7, #24]
 8004b26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f003 0303 	and.w	r3, r3, #3
 8004b30:	2b03      	cmp	r3, #3
 8004b32:	d017      	beq.n	8004b64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	2203      	movs	r2, #3
 8004b40:	fa02 f303 	lsl.w	r3, r2, r3
 8004b44:	43db      	mvns	r3, r3
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	4013      	ands	r3, r2
 8004b4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	689a      	ldr	r2, [r3, #8]
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	005b      	lsls	r3, r3, #1
 8004b54:	fa02 f303 	lsl.w	r3, r2, r3
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f003 0303 	and.w	r3, r3, #3
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d123      	bne.n	8004bb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	08da      	lsrs	r2, r3, #3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3208      	adds	r2, #8
 8004b78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	f003 0307 	and.w	r3, r3, #7
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	220f      	movs	r2, #15
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	69ba      	ldr	r2, [r7, #24]
 8004b90:	4013      	ands	r3, r2
 8004b92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	691a      	ldr	r2, [r3, #16]
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	f003 0307 	and.w	r3, r3, #7
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	08da      	lsrs	r2, r3, #3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	3208      	adds	r2, #8
 8004bb2:	69b9      	ldr	r1, [r7, #24]
 8004bb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	005b      	lsls	r3, r3, #1
 8004bc2:	2203      	movs	r2, #3
 8004bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc8:	43db      	mvns	r3, r3
 8004bca:	69ba      	ldr	r2, [r7, #24]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f003 0203 	and.w	r2, r3, #3
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	005b      	lsls	r3, r3, #1
 8004bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f000 809c 	beq.w	8004d32 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	60fb      	str	r3, [r7, #12]
 8004bfe:	4b54      	ldr	r3, [pc, #336]	; (8004d50 <HAL_GPIO_Init+0x2dc>)
 8004c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c02:	4a53      	ldr	r2, [pc, #332]	; (8004d50 <HAL_GPIO_Init+0x2dc>)
 8004c04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c08:	6453      	str	r3, [r2, #68]	; 0x44
 8004c0a:	4b51      	ldr	r3, [pc, #324]	; (8004d50 <HAL_GPIO_Init+0x2dc>)
 8004c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c12:	60fb      	str	r3, [r7, #12]
 8004c14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c16:	4a4f      	ldr	r2, [pc, #316]	; (8004d54 <HAL_GPIO_Init+0x2e0>)
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	089b      	lsrs	r3, r3, #2
 8004c1c:	3302      	adds	r3, #2
 8004c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	f003 0303 	and.w	r3, r3, #3
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	220f      	movs	r2, #15
 8004c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c32:	43db      	mvns	r3, r3
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	4013      	ands	r3, r2
 8004c38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a46      	ldr	r2, [pc, #280]	; (8004d58 <HAL_GPIO_Init+0x2e4>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d013      	beq.n	8004c6a <HAL_GPIO_Init+0x1f6>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a45      	ldr	r2, [pc, #276]	; (8004d5c <HAL_GPIO_Init+0x2e8>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d00d      	beq.n	8004c66 <HAL_GPIO_Init+0x1f2>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a44      	ldr	r2, [pc, #272]	; (8004d60 <HAL_GPIO_Init+0x2ec>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d007      	beq.n	8004c62 <HAL_GPIO_Init+0x1ee>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a43      	ldr	r2, [pc, #268]	; (8004d64 <HAL_GPIO_Init+0x2f0>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d101      	bne.n	8004c5e <HAL_GPIO_Init+0x1ea>
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e006      	b.n	8004c6c <HAL_GPIO_Init+0x1f8>
 8004c5e:	2307      	movs	r3, #7
 8004c60:	e004      	b.n	8004c6c <HAL_GPIO_Init+0x1f8>
 8004c62:	2302      	movs	r3, #2
 8004c64:	e002      	b.n	8004c6c <HAL_GPIO_Init+0x1f8>
 8004c66:	2301      	movs	r3, #1
 8004c68:	e000      	b.n	8004c6c <HAL_GPIO_Init+0x1f8>
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	69fa      	ldr	r2, [r7, #28]
 8004c6e:	f002 0203 	and.w	r2, r2, #3
 8004c72:	0092      	lsls	r2, r2, #2
 8004c74:	4093      	lsls	r3, r2
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c7c:	4935      	ldr	r1, [pc, #212]	; (8004d54 <HAL_GPIO_Init+0x2e0>)
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	089b      	lsrs	r3, r3, #2
 8004c82:	3302      	adds	r3, #2
 8004c84:	69ba      	ldr	r2, [r7, #24]
 8004c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c8a:	4b37      	ldr	r3, [pc, #220]	; (8004d68 <HAL_GPIO_Init+0x2f4>)
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	43db      	mvns	r3, r3
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	4013      	ands	r3, r2
 8004c98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d003      	beq.n	8004cae <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004ca6:	69ba      	ldr	r2, [r7, #24]
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004cae:	4a2e      	ldr	r2, [pc, #184]	; (8004d68 <HAL_GPIO_Init+0x2f4>)
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004cb4:	4b2c      	ldr	r3, [pc, #176]	; (8004d68 <HAL_GPIO_Init+0x2f4>)
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	43db      	mvns	r3, r3
 8004cbe:	69ba      	ldr	r2, [r7, #24]
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004cd0:	69ba      	ldr	r2, [r7, #24]
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004cd8:	4a23      	ldr	r2, [pc, #140]	; (8004d68 <HAL_GPIO_Init+0x2f4>)
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004cde:	4b22      	ldr	r3, [pc, #136]	; (8004d68 <HAL_GPIO_Init+0x2f4>)
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	43db      	mvns	r3, r3
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	4013      	ands	r3, r2
 8004cec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d003      	beq.n	8004d02 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8004cfa:	69ba      	ldr	r2, [r7, #24]
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d02:	4a19      	ldr	r2, [pc, #100]	; (8004d68 <HAL_GPIO_Init+0x2f4>)
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d08:	4b17      	ldr	r3, [pc, #92]	; (8004d68 <HAL_GPIO_Init+0x2f4>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	43db      	mvns	r3, r3
 8004d12:	69ba      	ldr	r2, [r7, #24]
 8004d14:	4013      	ands	r3, r2
 8004d16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d2c:	4a0e      	ldr	r2, [pc, #56]	; (8004d68 <HAL_GPIO_Init+0x2f4>)
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	3301      	adds	r3, #1
 8004d36:	61fb      	str	r3, [r7, #28]
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	2b0f      	cmp	r3, #15
 8004d3c:	f67f aea8 	bls.w	8004a90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004d40:	bf00      	nop
 8004d42:	bf00      	nop
 8004d44:	3724      	adds	r7, #36	; 0x24
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40023800 	.word	0x40023800
 8004d54:	40013800 	.word	0x40013800
 8004d58:	40020000 	.word	0x40020000
 8004d5c:	40020400 	.word	0x40020400
 8004d60:	40020800 	.word	0x40020800
 8004d64:	40020c00 	.word	0x40020c00
 8004d68:	40013c00 	.word	0x40013c00

08004d6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	460b      	mov	r3, r1
 8004d76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691a      	ldr	r2, [r3, #16]
 8004d7c:	887b      	ldrh	r3, [r7, #2]
 8004d7e:	4013      	ands	r3, r2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d002      	beq.n	8004d8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004d84:	2301      	movs	r3, #1
 8004d86:	73fb      	strb	r3, [r7, #15]
 8004d88:	e001      	b.n	8004d8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	460b      	mov	r3, r1
 8004da6:	807b      	strh	r3, [r7, #2]
 8004da8:	4613      	mov	r3, r2
 8004daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dac:	787b      	ldrb	r3, [r7, #1]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d003      	beq.n	8004dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004db2:	887a      	ldrh	r2, [r7, #2]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004db8:	e003      	b.n	8004dc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004dba:	887b      	ldrh	r3, [r7, #2]
 8004dbc:	041a      	lsls	r2, r3, #16
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	619a      	str	r2, [r3, #24]
}
 8004dc2:	bf00      	nop
 8004dc4:	370c      	adds	r7, #12
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
	...

08004dd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e12b      	b.n	800503a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d106      	bne.n	8004dfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f7fd fe0e 	bl	8002a18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2224      	movs	r2, #36	; 0x24
 8004e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f022 0201 	bic.w	r2, r2, #1
 8004e12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e34:	f001 f9c6 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 8004e38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	4a81      	ldr	r2, [pc, #516]	; (8005044 <HAL_I2C_Init+0x274>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d807      	bhi.n	8004e54 <HAL_I2C_Init+0x84>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	4a80      	ldr	r2, [pc, #512]	; (8005048 <HAL_I2C_Init+0x278>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	bf94      	ite	ls
 8004e4c:	2301      	movls	r3, #1
 8004e4e:	2300      	movhi	r3, #0
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	e006      	b.n	8004e62 <HAL_I2C_Init+0x92>
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	4a7d      	ldr	r2, [pc, #500]	; (800504c <HAL_I2C_Init+0x27c>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	bf94      	ite	ls
 8004e5c:	2301      	movls	r3, #1
 8004e5e:	2300      	movhi	r3, #0
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d001      	beq.n	8004e6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e0e7      	b.n	800503a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	4a78      	ldr	r2, [pc, #480]	; (8005050 <HAL_I2C_Init+0x280>)
 8004e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e72:	0c9b      	lsrs	r3, r3, #18
 8004e74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	430a      	orrs	r2, r1
 8004e88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	4a6a      	ldr	r2, [pc, #424]	; (8005044 <HAL_I2C_Init+0x274>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d802      	bhi.n	8004ea4 <HAL_I2C_Init+0xd4>
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	3301      	adds	r3, #1
 8004ea2:	e009      	b.n	8004eb8 <HAL_I2C_Init+0xe8>
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004eaa:	fb02 f303 	mul.w	r3, r2, r3
 8004eae:	4a69      	ldr	r2, [pc, #420]	; (8005054 <HAL_I2C_Init+0x284>)
 8004eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb4:	099b      	lsrs	r3, r3, #6
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	6812      	ldr	r2, [r2, #0]
 8004ebc:	430b      	orrs	r3, r1
 8004ebe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	69db      	ldr	r3, [r3, #28]
 8004ec6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004eca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	495c      	ldr	r1, [pc, #368]	; (8005044 <HAL_I2C_Init+0x274>)
 8004ed4:	428b      	cmp	r3, r1
 8004ed6:	d819      	bhi.n	8004f0c <HAL_I2C_Init+0x13c>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	1e59      	subs	r1, r3, #1
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	005b      	lsls	r3, r3, #1
 8004ee2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ee6:	1c59      	adds	r1, r3, #1
 8004ee8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004eec:	400b      	ands	r3, r1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00a      	beq.n	8004f08 <HAL_I2C_Init+0x138>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	1e59      	subs	r1, r3, #1
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	005b      	lsls	r3, r3, #1
 8004efc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f00:	3301      	adds	r3, #1
 8004f02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f06:	e051      	b.n	8004fac <HAL_I2C_Init+0x1dc>
 8004f08:	2304      	movs	r3, #4
 8004f0a:	e04f      	b.n	8004fac <HAL_I2C_Init+0x1dc>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d111      	bne.n	8004f38 <HAL_I2C_Init+0x168>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	1e58      	subs	r0, r3, #1
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6859      	ldr	r1, [r3, #4]
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	440b      	add	r3, r1
 8004f22:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f26:	3301      	adds	r3, #1
 8004f28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	bf0c      	ite	eq
 8004f30:	2301      	moveq	r3, #1
 8004f32:	2300      	movne	r3, #0
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	e012      	b.n	8004f5e <HAL_I2C_Init+0x18e>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	1e58      	subs	r0, r3, #1
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6859      	ldr	r1, [r3, #4]
 8004f40:	460b      	mov	r3, r1
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	440b      	add	r3, r1
 8004f46:	0099      	lsls	r1, r3, #2
 8004f48:	440b      	add	r3, r1
 8004f4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f4e:	3301      	adds	r3, #1
 8004f50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	bf0c      	ite	eq
 8004f58:	2301      	moveq	r3, #1
 8004f5a:	2300      	movne	r3, #0
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <HAL_I2C_Init+0x196>
 8004f62:	2301      	movs	r3, #1
 8004f64:	e022      	b.n	8004fac <HAL_I2C_Init+0x1dc>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10e      	bne.n	8004f8c <HAL_I2C_Init+0x1bc>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	1e58      	subs	r0, r3, #1
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6859      	ldr	r1, [r3, #4]
 8004f76:	460b      	mov	r3, r1
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	440b      	add	r3, r1
 8004f7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f80:	3301      	adds	r3, #1
 8004f82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f8a:	e00f      	b.n	8004fac <HAL_I2C_Init+0x1dc>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	1e58      	subs	r0, r3, #1
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6859      	ldr	r1, [r3, #4]
 8004f94:	460b      	mov	r3, r1
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	440b      	add	r3, r1
 8004f9a:	0099      	lsls	r1, r3, #2
 8004f9c:	440b      	add	r3, r1
 8004f9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fa8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004fac:	6879      	ldr	r1, [r7, #4]
 8004fae:	6809      	ldr	r1, [r1, #0]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	69da      	ldr	r2, [r3, #28]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	431a      	orrs	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	430a      	orrs	r2, r1
 8004fce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004fda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	6911      	ldr	r1, [r2, #16]
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	68d2      	ldr	r2, [r2, #12]
 8004fe6:	4311      	orrs	r1, r2
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	6812      	ldr	r2, [r2, #0]
 8004fec:	430b      	orrs	r3, r1
 8004fee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	695a      	ldr	r2, [r3, #20]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	699b      	ldr	r3, [r3, #24]
 8005002:	431a      	orrs	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	430a      	orrs	r2, r1
 800500a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f042 0201 	orr.w	r2, r2, #1
 800501a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2220      	movs	r2, #32
 8005026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	000186a0 	.word	0x000186a0
 8005048:	001e847f 	.word	0x001e847f
 800504c:	003d08ff 	.word	0x003d08ff
 8005050:	431bde83 	.word	0x431bde83
 8005054:	10624dd3 	.word	0x10624dd3

08005058 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b088      	sub	sp, #32
 800505c:	af02      	add	r7, sp, #8
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	607a      	str	r2, [r7, #4]
 8005062:	461a      	mov	r2, r3
 8005064:	460b      	mov	r3, r1
 8005066:	817b      	strh	r3, [r7, #10]
 8005068:	4613      	mov	r3, r2
 800506a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800506c:	f7fe fc30 	bl	80038d0 <HAL_GetTick>
 8005070:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b20      	cmp	r3, #32
 800507c:	f040 80e0 	bne.w	8005240 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	9300      	str	r3, [sp, #0]
 8005084:	2319      	movs	r3, #25
 8005086:	2201      	movs	r2, #1
 8005088:	4970      	ldr	r1, [pc, #448]	; (800524c <HAL_I2C_Master_Transmit+0x1f4>)
 800508a:	68f8      	ldr	r0, [r7, #12]
 800508c:	f000 fd1a 	bl	8005ac4 <I2C_WaitOnFlagUntilTimeout>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d001      	beq.n	800509a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005096:	2302      	movs	r3, #2
 8005098:	e0d3      	b.n	8005242 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d101      	bne.n	80050a8 <HAL_I2C_Master_Transmit+0x50>
 80050a4:	2302      	movs	r3, #2
 80050a6:	e0cc      	b.n	8005242 <HAL_I2C_Master_Transmit+0x1ea>
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d007      	beq.n	80050ce <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f042 0201 	orr.w	r2, r2, #1
 80050cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2221      	movs	r2, #33	; 0x21
 80050e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2210      	movs	r2, #16
 80050ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	893a      	ldrh	r2, [r7, #8]
 80050fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005104:	b29a      	uxth	r2, r3
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	4a50      	ldr	r2, [pc, #320]	; (8005250 <HAL_I2C_Master_Transmit+0x1f8>)
 800510e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005110:	8979      	ldrh	r1, [r7, #10]
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	6a3a      	ldr	r2, [r7, #32]
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f000 fa58 	bl	80055cc <I2C_MasterRequestWrite>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e08d      	b.n	8005242 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005126:	2300      	movs	r3, #0
 8005128:	613b      	str	r3, [r7, #16]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	613b      	str	r3, [r7, #16]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	699b      	ldr	r3, [r3, #24]
 8005138:	613b      	str	r3, [r7, #16]
 800513a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800513c:	e066      	b.n	800520c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	6a39      	ldr	r1, [r7, #32]
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f000 fd94 	bl	8005c70 <I2C_WaitOnTXEFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00d      	beq.n	800516a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005152:	2b04      	cmp	r3, #4
 8005154:	d107      	bne.n	8005166 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005164:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e06b      	b.n	8005242 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516e:	781a      	ldrb	r2, [r3, #0]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517a:	1c5a      	adds	r2, r3, #1
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005184:	b29b      	uxth	r3, r3
 8005186:	3b01      	subs	r3, #1
 8005188:	b29a      	uxth	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005192:	3b01      	subs	r3, #1
 8005194:	b29a      	uxth	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	f003 0304 	and.w	r3, r3, #4
 80051a4:	2b04      	cmp	r3, #4
 80051a6:	d11b      	bne.n	80051e0 <HAL_I2C_Master_Transmit+0x188>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d017      	beq.n	80051e0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b4:	781a      	ldrb	r2, [r3, #0]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c0:	1c5a      	adds	r2, r3, #1
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	3b01      	subs	r3, #1
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051d8:	3b01      	subs	r3, #1
 80051da:	b29a      	uxth	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	6a39      	ldr	r1, [r7, #32]
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 fd84 	bl	8005cf2 <I2C_WaitOnBTFFlagUntilTimeout>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00d      	beq.n	800520c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f4:	2b04      	cmp	r3, #4
 80051f6:	d107      	bne.n	8005208 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005206:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e01a      	b.n	8005242 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005210:	2b00      	cmp	r3, #0
 8005212:	d194      	bne.n	800513e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005222:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2220      	movs	r2, #32
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800523c:	2300      	movs	r3, #0
 800523e:	e000      	b.n	8005242 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005240:	2302      	movs	r3, #2
  }
}
 8005242:	4618      	mov	r0, r3
 8005244:	3718      	adds	r7, #24
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	00100002 	.word	0x00100002
 8005250:	ffff0000 	.word	0xffff0000

08005254 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b08c      	sub	sp, #48	; 0x30
 8005258:	af02      	add	r7, sp, #8
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	4608      	mov	r0, r1
 800525e:	4611      	mov	r1, r2
 8005260:	461a      	mov	r2, r3
 8005262:	4603      	mov	r3, r0
 8005264:	817b      	strh	r3, [r7, #10]
 8005266:	460b      	mov	r3, r1
 8005268:	813b      	strh	r3, [r7, #8]
 800526a:	4613      	mov	r3, r2
 800526c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800526e:	f7fe fb2f 	bl	80038d0 <HAL_GetTick>
 8005272:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 8005274:	2300      	movs	r3, #0
 8005276:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800527e:	b2db      	uxtb	r3, r3
 8005280:	2b20      	cmp	r3, #32
 8005282:	f040 8176 	bne.w	8005572 <HAL_I2C_Mem_Read_DMA+0x31e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005286:	4b95      	ldr	r3, [pc, #596]	; (80054dc <HAL_I2C_Mem_Read_DMA+0x288>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	08db      	lsrs	r3, r3, #3
 800528c:	4a94      	ldr	r2, [pc, #592]	; (80054e0 <HAL_I2C_Mem_Read_DMA+0x28c>)
 800528e:	fba2 2303 	umull	r2, r3, r2, r3
 8005292:	0a1a      	lsrs	r2, r3, #8
 8005294:	4613      	mov	r3, r2
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	4413      	add	r3, r2
 800529a:	009a      	lsls	r2, r3, #2
 800529c:	4413      	add	r3, r2
 800529e:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	3b01      	subs	r3, #1
 80052a4:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d116      	bne.n	80052da <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2200      	movs	r2, #0
 80052b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2220      	movs	r2, #32
 80052b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c6:	f043 0220 	orr.w	r2, r3, #32
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e14c      	b.n	8005574 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d0db      	beq.n	80052a0 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d101      	bne.n	80052f6 <HAL_I2C_Mem_Read_DMA+0xa2>
 80052f2:	2302      	movs	r3, #2
 80052f4:	e13e      	b.n	8005574 <HAL_I2C_Mem_Read_DMA+0x320>
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2201      	movs	r2, #1
 80052fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0301 	and.w	r3, r3, #1
 8005308:	2b01      	cmp	r3, #1
 800530a:	d007      	beq.n	800531c <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0201 	orr.w	r2, r2, #1
 800531a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800532a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2222      	movs	r2, #34	; 0x22
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2240      	movs	r2, #64	; 0x40
 8005338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005346:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800534c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005352:	b29a      	uxth	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	4a62      	ldr	r2, [pc, #392]	; (80054e4 <HAL_I2C_Mem_Read_DMA+0x290>)
 800535c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800535e:	897a      	ldrh	r2, [r7, #10]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8005364:	893a      	ldrh	r2, [r7, #8]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800536a:	88fa      	ldrh	r2, [r7, #6]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2200      	movs	r2, #0
 8005374:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800537a:	2b00      	cmp	r3, #0
 800537c:	f000 80cc 	beq.w	8005518 <HAL_I2C_Mem_Read_DMA+0x2c4>
    {
      if (hi2c->hdmarx != NULL)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005384:	2b00      	cmp	r3, #0
 8005386:	d02d      	beq.n	80053e4 <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800538c:	4a56      	ldr	r2, [pc, #344]	; (80054e8 <HAL_I2C_Mem_Read_DMA+0x294>)
 800538e:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005394:	4a55      	ldr	r2, [pc, #340]	; (80054ec <HAL_I2C_Mem_Read_DMA+0x298>)
 8005396:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539c:	2200      	movs	r2, #0
 800539e:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a4:	2200      	movs	r2, #0
 80053a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ac:	2200      	movs	r2, #0
 80053ae:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b4:	2200      	movs	r2, #0
 80053b6:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	3310      	adds	r3, #16
 80053c2:	4619      	mov	r1, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c8:	461a      	mov	r2, r3
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ce:	f7ff f861 	bl	8004494 <HAL_DMA_Start_IT>
 80053d2:	4603      	mov	r3, r0
 80053d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80053d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f040 8087 	bne.w	80054f0 <HAL_I2C_Mem_Read_DMA+0x29c>
 80053e2:	e013      	b.n	800540c <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2220      	movs	r2, #32
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e0b3      	b.n	8005574 <HAL_I2C_Mem_Read_DMA+0x320>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800540c:	88f8      	ldrh	r0, [r7, #6]
 800540e:	893a      	ldrh	r2, [r7, #8]
 8005410:	8979      	ldrh	r1, [r7, #10]
 8005412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005414:	9301      	str	r3, [sp, #4]
 8005416:	2323      	movs	r3, #35	; 0x23
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	4603      	mov	r3, r0
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f000 f957 	bl	80056d0 <I2C_RequestMemoryRead>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d023      	beq.n	8005470 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542c:	4618      	mov	r0, r3
 800542e:	f7ff f889 	bl	8004544 <HAL_DMA_Abort_IT>
 8005432:	4603      	mov	r3, r0
 8005434:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543c:	2200      	movs	r2, #0
 800543e:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800544e:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f022 0201 	bic.w	r2, r2, #1
 800546a:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e081      	b.n	8005574 <HAL_I2C_Mem_Read_DMA+0x320>
        }

        if (hi2c->XferSize == 1U)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005474:	2b01      	cmp	r3, #1
 8005476:	d108      	bne.n	800548a <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	e007      	b.n	800549a <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005498:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800549a:	2300      	movs	r3, #0
 800549c:	61bb      	str	r3, [r7, #24]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	61bb      	str	r3, [r7, #24]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	61bb      	str	r3, [r7, #24]
 80054ae:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685a      	ldr	r2, [r3, #4]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054c6:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685a      	ldr	r2, [r3, #4]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054d6:	605a      	str	r2, [r3, #4]
 80054d8:	e049      	b.n	800556e <HAL_I2C_Mem_Read_DMA+0x31a>
 80054da:	bf00      	nop
 80054dc:	20000030 	.word	0x20000030
 80054e0:	14f8b589 	.word	0x14f8b589
 80054e4:	ffff0000 	.word	0xffff0000
 80054e8:	080058a1 	.word	0x080058a1
 80054ec:	08005a4b 	.word	0x08005a4b
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2220      	movs	r2, #32
 80054f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005504:	f043 0210 	orr.w	r2, r3, #16
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e02d      	b.n	8005574 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005518:	88f8      	ldrh	r0, [r7, #6]
 800551a:	893a      	ldrh	r2, [r7, #8]
 800551c:	8979      	ldrh	r1, [r7, #10]
 800551e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005520:	9301      	str	r3, [sp, #4]
 8005522:	2323      	movs	r3, #35	; 0x23
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	4603      	mov	r3, r0
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 f8d1 	bl	80056d0 <I2C_RequestMemoryRead>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d001      	beq.n	8005538 <HAL_I2C_Mem_Read_DMA+0x2e4>
      {
        return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e01d      	b.n	8005574 <HAL_I2C_Mem_Read_DMA+0x320>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005538:	2300      	movs	r3, #0
 800553a:	617b      	str	r3, [r7, #20]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	617b      	str	r3, [r7, #20]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	617b      	str	r3, [r7, #20]
 800554c:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800555c:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2220      	movs	r2, #32
 8005562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 800556e:	2300      	movs	r3, #0
 8005570:	e000      	b.n	8005574 <HAL_I2C_Mem_Read_DMA+0x320>
  }
  else
  {
    return HAL_BUSY;
 8005572:	2302      	movs	r3, #2
  }
}
 8005574:	4618      	mov	r0, r3
 8005576:	3728      	adds	r7, #40	; 0x28
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b088      	sub	sp, #32
 80055d0:	af02      	add	r7, sp, #8
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	607a      	str	r2, [r7, #4]
 80055d6:	603b      	str	r3, [r7, #0]
 80055d8:	460b      	mov	r3, r1
 80055da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d006      	beq.n	80055f6 <I2C_MasterRequestWrite+0x2a>
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d003      	beq.n	80055f6 <I2C_MasterRequestWrite+0x2a>
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055f4:	d108      	bne.n	8005608 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005604:	601a      	str	r2, [r3, #0]
 8005606:	e00b      	b.n	8005620 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800560c:	2b12      	cmp	r3, #18
 800560e:	d107      	bne.n	8005620 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800561e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	9300      	str	r3, [sp, #0]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f000 fa49 	bl	8005ac4 <I2C_WaitOnFlagUntilTimeout>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00d      	beq.n	8005654 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005642:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005646:	d103      	bne.n	8005650 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800564e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e035      	b.n	80056c0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800565c:	d108      	bne.n	8005670 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800565e:	897b      	ldrh	r3, [r7, #10]
 8005660:	b2db      	uxtb	r3, r3
 8005662:	461a      	mov	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800566c:	611a      	str	r2, [r3, #16]
 800566e:	e01b      	b.n	80056a8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005670:	897b      	ldrh	r3, [r7, #10]
 8005672:	11db      	asrs	r3, r3, #7
 8005674:	b2db      	uxtb	r3, r3
 8005676:	f003 0306 	and.w	r3, r3, #6
 800567a:	b2db      	uxtb	r3, r3
 800567c:	f063 030f 	orn	r3, r3, #15
 8005680:	b2da      	uxtb	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	490e      	ldr	r1, [pc, #56]	; (80056c8 <I2C_MasterRequestWrite+0xfc>)
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 fa6f 	bl	8005b72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e010      	b.n	80056c0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800569e:	897b      	ldrh	r3, [r7, #10]
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	4907      	ldr	r1, [pc, #28]	; (80056cc <I2C_MasterRequestWrite+0x100>)
 80056ae:	68f8      	ldr	r0, [r7, #12]
 80056b0:	f000 fa5f 	bl	8005b72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3718      	adds	r7, #24
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	00010008 	.word	0x00010008
 80056cc:	00010002 	.word	0x00010002

080056d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b088      	sub	sp, #32
 80056d4:	af02      	add	r7, sp, #8
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	4608      	mov	r0, r1
 80056da:	4611      	mov	r1, r2
 80056dc:	461a      	mov	r2, r3
 80056de:	4603      	mov	r3, r0
 80056e0:	817b      	strh	r3, [r7, #10]
 80056e2:	460b      	mov	r3, r1
 80056e4:	813b      	strh	r3, [r7, #8]
 80056e6:	4613      	mov	r3, r2
 80056e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005708:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800570a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570c:	9300      	str	r3, [sp, #0]
 800570e:	6a3b      	ldr	r3, [r7, #32]
 8005710:	2200      	movs	r2, #0
 8005712:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005716:	68f8      	ldr	r0, [r7, #12]
 8005718:	f000 f9d4 	bl	8005ac4 <I2C_WaitOnFlagUntilTimeout>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00d      	beq.n	800573e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800572c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005730:	d103      	bne.n	800573a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005738:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e0aa      	b.n	8005894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800573e:	897b      	ldrh	r3, [r7, #10]
 8005740:	b2db      	uxtb	r3, r3
 8005742:	461a      	mov	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800574c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800574e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005750:	6a3a      	ldr	r2, [r7, #32]
 8005752:	4952      	ldr	r1, [pc, #328]	; (800589c <I2C_RequestMemoryRead+0x1cc>)
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f000 fa0c 	bl	8005b72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d001      	beq.n	8005764 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e097      	b.n	8005894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005764:	2300      	movs	r3, #0
 8005766:	617b      	str	r3, [r7, #20]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	695b      	ldr	r3, [r3, #20]
 800576e:	617b      	str	r3, [r7, #20]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	617b      	str	r3, [r7, #20]
 8005778:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800577a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800577c:	6a39      	ldr	r1, [r7, #32]
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f000 fa76 	bl	8005c70 <I2C_WaitOnTXEFlagUntilTimeout>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00d      	beq.n	80057a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578e:	2b04      	cmp	r3, #4
 8005790:	d107      	bne.n	80057a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e076      	b.n	8005894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057a6:	88fb      	ldrh	r3, [r7, #6]
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d105      	bne.n	80057b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057ac:	893b      	ldrh	r3, [r7, #8]
 80057ae:	b2da      	uxtb	r2, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	611a      	str	r2, [r3, #16]
 80057b6:	e021      	b.n	80057fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80057b8:	893b      	ldrh	r3, [r7, #8]
 80057ba:	0a1b      	lsrs	r3, r3, #8
 80057bc:	b29b      	uxth	r3, r3
 80057be:	b2da      	uxtb	r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057c8:	6a39      	ldr	r1, [r7, #32]
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f000 fa50 	bl	8005c70 <I2C_WaitOnTXEFlagUntilTimeout>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00d      	beq.n	80057f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057da:	2b04      	cmp	r3, #4
 80057dc:	d107      	bne.n	80057ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e050      	b.n	8005894 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057f2:	893b      	ldrh	r3, [r7, #8]
 80057f4:	b2da      	uxtb	r2, r3
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057fe:	6a39      	ldr	r1, [r7, #32]
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f000 fa35 	bl	8005c70 <I2C_WaitOnTXEFlagUntilTimeout>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00d      	beq.n	8005828 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005810:	2b04      	cmp	r3, #4
 8005812:	d107      	bne.n	8005824 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005822:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e035      	b.n	8005894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005836:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583a:	9300      	str	r3, [sp, #0]
 800583c:	6a3b      	ldr	r3, [r7, #32]
 800583e:	2200      	movs	r2, #0
 8005840:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005844:	68f8      	ldr	r0, [r7, #12]
 8005846:	f000 f93d 	bl	8005ac4 <I2C_WaitOnFlagUntilTimeout>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00d      	beq.n	800586c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800585a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800585e:	d103      	bne.n	8005868 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005866:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005868:	2303      	movs	r3, #3
 800586a:	e013      	b.n	8005894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800586c:	897b      	ldrh	r3, [r7, #10]
 800586e:	b2db      	uxtb	r3, r3
 8005870:	f043 0301 	orr.w	r3, r3, #1
 8005874:	b2da      	uxtb	r2, r3
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800587c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587e:	6a3a      	ldr	r2, [r7, #32]
 8005880:	4906      	ldr	r1, [pc, #24]	; (800589c <I2C_RequestMemoryRead+0x1cc>)
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f000 f975 	bl	8005b72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e000      	b.n	8005894 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	3718      	adds	r7, #24
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	00010002 	.word	0x00010002

080058a0 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ac:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058b4:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058bc:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c2:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80058d2:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d003      	beq.n	80058e4 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e0:	2200      	movs	r2, #0
 80058e2:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d003      	beq.n	80058f4 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f0:	2200      	movs	r2, #0
 80058f2:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80058f4:	7cfb      	ldrb	r3, [r7, #19]
 80058f6:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80058fa:	2b21      	cmp	r3, #33	; 0x21
 80058fc:	d007      	beq.n	800590e <I2C_DMAXferCplt+0x6e>
 80058fe:	7cfb      	ldrb	r3, [r7, #19]
 8005900:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8005904:	2b22      	cmp	r3, #34	; 0x22
 8005906:	d131      	bne.n	800596c <I2C_DMAXferCplt+0xcc>
 8005908:	7cbb      	ldrb	r3, [r7, #18]
 800590a:	2b20      	cmp	r3, #32
 800590c:	d12e      	bne.n	800596c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	685a      	ldr	r2, [r3, #4]
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800591c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	2200      	movs	r2, #0
 8005922:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005924:	7cfb      	ldrb	r3, [r7, #19]
 8005926:	2b29      	cmp	r3, #41	; 0x29
 8005928:	d10a      	bne.n	8005940 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	2221      	movs	r2, #33	; 0x21
 800592e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	2228      	movs	r2, #40	; 0x28
 8005934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005938:	6978      	ldr	r0, [r7, #20]
 800593a:	f7ff fe29 	bl	8005590 <HAL_I2C_SlaveTxCpltCallback>
 800593e:	e00c      	b.n	800595a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005940:	7cfb      	ldrb	r3, [r7, #19]
 8005942:	2b2a      	cmp	r3, #42	; 0x2a
 8005944:	d109      	bne.n	800595a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	2222      	movs	r2, #34	; 0x22
 800594a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	2228      	movs	r2, #40	; 0x28
 8005950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005954:	6978      	ldr	r0, [r7, #20]
 8005956:	f7ff fe25 	bl	80055a4 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	685a      	ldr	r2, [r3, #4]
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005968:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800596a:	e06a      	b.n	8005a42 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b00      	cmp	r3, #0
 8005976:	d064      	beq.n	8005a42 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800597c:	b29b      	uxth	r3, r3
 800597e:	2b01      	cmp	r3, #1
 8005980:	d107      	bne.n	8005992 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005990:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80059a0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80059a8:	d009      	beq.n	80059be <I2C_DMAXferCplt+0x11e>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	d006      	beq.n	80059be <I2C_DMAXferCplt+0x11e>
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80059b6:	d002      	beq.n	80059be <I2C_DMAXferCplt+0x11e>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2b20      	cmp	r3, #32
 80059bc:	d107      	bne.n	80059ce <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059cc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	685a      	ldr	r2, [r3, #4]
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80059dc:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059ec:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	2200      	movs	r2, #0
 80059f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d003      	beq.n	8005a04 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80059fc:	6978      	ldr	r0, [r7, #20]
 80059fe:	f7ff fddb 	bl	80055b8 <HAL_I2C_ErrorCallback>
}
 8005a02:	e01e      	b.n	8005a42 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	2220      	movs	r2, #32
 8005a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	2b40      	cmp	r3, #64	; 0x40
 8005a16:	d10a      	bne.n	8005a2e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	2200      	movs	r2, #0
 8005a24:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005a26:	6978      	ldr	r0, [r7, #20]
 8005a28:	f7fc ffb2 	bl	8002990 <HAL_I2C_MemRxCpltCallback>
}
 8005a2c:	e009      	b.n	8005a42 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	2212      	movs	r2, #18
 8005a3a:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005a3c:	6978      	ldr	r0, [r7, #20]
 8005a3e:	f7ff fd9d 	bl	800557c <HAL_I2C_MasterRxCpltCallback>
}
 8005a42:	bf00      	nop
 8005a44:	3718      	adds	r7, #24
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a4a:	b580      	push	{r7, lr}
 8005a4c:	b084      	sub	sp, #16
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a56:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d003      	beq.n	8005a68 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a64:	2200      	movs	r2, #0
 8005a66:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d003      	beq.n	8005a78 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a74:	2200      	movs	r2, #0
 8005a76:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f7fe ff0f 	bl	800489c <HAL_DMA_GetError>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d01b      	beq.n	8005abc <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a92:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aae:	f043 0210 	orr.w	r2, r3, #16
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005ab6:	68f8      	ldr	r0, [r7, #12]
 8005ab8:	f7ff fd7e 	bl	80055b8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005abc:	bf00      	nop
 8005abe:	3710      	adds	r7, #16
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	603b      	str	r3, [r7, #0]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ad4:	e025      	b.n	8005b22 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005adc:	d021      	beq.n	8005b22 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ade:	f7fd fef7 	bl	80038d0 <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	683a      	ldr	r2, [r7, #0]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d302      	bcc.n	8005af4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d116      	bne.n	8005b22 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2200      	movs	r2, #0
 8005af8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2220      	movs	r2, #32
 8005afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0e:	f043 0220 	orr.w	r2, r3, #32
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e023      	b.n	8005b6a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	0c1b      	lsrs	r3, r3, #16
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d10d      	bne.n	8005b48 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	43da      	mvns	r2, r3
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	4013      	ands	r3, r2
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	bf0c      	ite	eq
 8005b3e:	2301      	moveq	r3, #1
 8005b40:	2300      	movne	r3, #0
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	461a      	mov	r2, r3
 8005b46:	e00c      	b.n	8005b62 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	43da      	mvns	r2, r3
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	4013      	ands	r3, r2
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	bf0c      	ite	eq
 8005b5a:	2301      	moveq	r3, #1
 8005b5c:	2300      	movne	r3, #0
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	461a      	mov	r2, r3
 8005b62:	79fb      	ldrb	r3, [r7, #7]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d0b6      	beq.n	8005ad6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	b084      	sub	sp, #16
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	60f8      	str	r0, [r7, #12]
 8005b7a:	60b9      	str	r1, [r7, #8]
 8005b7c:	607a      	str	r2, [r7, #4]
 8005b7e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b80:	e051      	b.n	8005c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b90:	d123      	bne.n	8005bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ba0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005baa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc6:	f043 0204 	orr.w	r2, r3, #4
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e046      	b.n	8005c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005be0:	d021      	beq.n	8005c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005be2:	f7fd fe75 	bl	80038d0 <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d302      	bcc.n	8005bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d116      	bne.n	8005c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2220      	movs	r2, #32
 8005c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c12:	f043 0220 	orr.w	r2, r3, #32
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e020      	b.n	8005c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	0c1b      	lsrs	r3, r3, #16
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d10c      	bne.n	8005c4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	43da      	mvns	r2, r3
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	bf14      	ite	ne
 8005c42:	2301      	movne	r3, #1
 8005c44:	2300      	moveq	r3, #0
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	e00b      	b.n	8005c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	699b      	ldr	r3, [r3, #24]
 8005c50:	43da      	mvns	r2, r3
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	4013      	ands	r3, r2
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	bf14      	ite	ne
 8005c5c:	2301      	movne	r3, #1
 8005c5e:	2300      	moveq	r3, #0
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d18d      	bne.n	8005b82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3710      	adds	r7, #16
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c7c:	e02d      	b.n	8005cda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c7e:	68f8      	ldr	r0, [r7, #12]
 8005c80:	f000 f878 	bl	8005d74 <I2C_IsAcknowledgeFailed>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d001      	beq.n	8005c8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e02d      	b.n	8005cea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c94:	d021      	beq.n	8005cda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c96:	f7fd fe1b 	bl	80038d0 <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d302      	bcc.n	8005cac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d116      	bne.n	8005cda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc6:	f043 0220 	orr.w	r2, r3, #32
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e007      	b.n	8005cea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	695b      	ldr	r3, [r3, #20]
 8005ce0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ce4:	2b80      	cmp	r3, #128	; 0x80
 8005ce6:	d1ca      	bne.n	8005c7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3710      	adds	r7, #16
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}

08005cf2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	b084      	sub	sp, #16
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	60f8      	str	r0, [r7, #12]
 8005cfa:	60b9      	str	r1, [r7, #8]
 8005cfc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005cfe:	e02d      	b.n	8005d5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 f837 	bl	8005d74 <I2C_IsAcknowledgeFailed>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d001      	beq.n	8005d10 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e02d      	b.n	8005d6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d16:	d021      	beq.n	8005d5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d18:	f7fd fdda 	bl	80038d0 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d302      	bcc.n	8005d2e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d116      	bne.n	8005d5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2220      	movs	r2, #32
 8005d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d48:	f043 0220 	orr.w	r2, r3, #32
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	e007      	b.n	8005d6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	f003 0304 	and.w	r3, r3, #4
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d1ca      	bne.n	8005d00 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3710      	adds	r7, #16
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d8a:	d11b      	bne.n	8005dc4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005d94:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2220      	movs	r2, #32
 8005da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db0:	f043 0204 	orr.w	r2, r3, #4
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e000      	b.n	8005dc6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	370c      	adds	r7, #12
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
	...

08005dd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d101      	bne.n	8005de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	e0cc      	b.n	8005f82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005de8:	4b68      	ldr	r3, [pc, #416]	; (8005f8c <HAL_RCC_ClockConfig+0x1b8>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 0307 	and.w	r3, r3, #7
 8005df0:	683a      	ldr	r2, [r7, #0]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d90c      	bls.n	8005e10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005df6:	4b65      	ldr	r3, [pc, #404]	; (8005f8c <HAL_RCC_ClockConfig+0x1b8>)
 8005df8:	683a      	ldr	r2, [r7, #0]
 8005dfa:	b2d2      	uxtb	r2, r2
 8005dfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dfe:	4b63      	ldr	r3, [pc, #396]	; (8005f8c <HAL_RCC_ClockConfig+0x1b8>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0307 	and.w	r3, r3, #7
 8005e06:	683a      	ldr	r2, [r7, #0]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d001      	beq.n	8005e10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e0b8      	b.n	8005f82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d020      	beq.n	8005e5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0304 	and.w	r3, r3, #4
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d005      	beq.n	8005e34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e28:	4b59      	ldr	r3, [pc, #356]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	4a58      	ldr	r2, [pc, #352]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005e32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0308 	and.w	r3, r3, #8
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d005      	beq.n	8005e4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e40:	4b53      	ldr	r3, [pc, #332]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	4a52      	ldr	r2, [pc, #328]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005e46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e4c:	4b50      	ldr	r3, [pc, #320]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	494d      	ldr	r1, [pc, #308]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0301 	and.w	r3, r3, #1
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d044      	beq.n	8005ef4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d107      	bne.n	8005e82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e72:	4b47      	ldr	r3, [pc, #284]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d119      	bne.n	8005eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e07f      	b.n	8005f82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d003      	beq.n	8005e92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e8e:	2b03      	cmp	r3, #3
 8005e90:	d107      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e92:	4b3f      	ldr	r3, [pc, #252]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d109      	bne.n	8005eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e06f      	b.n	8005f82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ea2:	4b3b      	ldr	r3, [pc, #236]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0302 	and.w	r3, r3, #2
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e067      	b.n	8005f82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005eb2:	4b37      	ldr	r3, [pc, #220]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f023 0203 	bic.w	r2, r3, #3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	4934      	ldr	r1, [pc, #208]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ec4:	f7fd fd04 	bl	80038d0 <HAL_GetTick>
 8005ec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eca:	e00a      	b.n	8005ee2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ecc:	f7fd fd00 	bl	80038d0 <HAL_GetTick>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d901      	bls.n	8005ee2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e04f      	b.n	8005f82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ee2:	4b2b      	ldr	r3, [pc, #172]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f003 020c 	and.w	r2, r3, #12
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d1eb      	bne.n	8005ecc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ef4:	4b25      	ldr	r3, [pc, #148]	; (8005f8c <HAL_RCC_ClockConfig+0x1b8>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0307 	and.w	r3, r3, #7
 8005efc:	683a      	ldr	r2, [r7, #0]
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d20c      	bcs.n	8005f1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f02:	4b22      	ldr	r3, [pc, #136]	; (8005f8c <HAL_RCC_ClockConfig+0x1b8>)
 8005f04:	683a      	ldr	r2, [r7, #0]
 8005f06:	b2d2      	uxtb	r2, r2
 8005f08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f0a:	4b20      	ldr	r3, [pc, #128]	; (8005f8c <HAL_RCC_ClockConfig+0x1b8>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0307 	and.w	r3, r3, #7
 8005f12:	683a      	ldr	r2, [r7, #0]
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d001      	beq.n	8005f1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e032      	b.n	8005f82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0304 	and.w	r3, r3, #4
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d008      	beq.n	8005f3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f28:	4b19      	ldr	r3, [pc, #100]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	4916      	ldr	r1, [pc, #88]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0308 	and.w	r3, r3, #8
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d009      	beq.n	8005f5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f46:	4b12      	ldr	r3, [pc, #72]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	00db      	lsls	r3, r3, #3
 8005f54:	490e      	ldr	r1, [pc, #56]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f5a:	f000 f821 	bl	8005fa0 <HAL_RCC_GetSysClockFreq>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	4b0b      	ldr	r3, [pc, #44]	; (8005f90 <HAL_RCC_ClockConfig+0x1bc>)
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	091b      	lsrs	r3, r3, #4
 8005f66:	f003 030f 	and.w	r3, r3, #15
 8005f6a:	490a      	ldr	r1, [pc, #40]	; (8005f94 <HAL_RCC_ClockConfig+0x1c0>)
 8005f6c:	5ccb      	ldrb	r3, [r1, r3]
 8005f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f72:	4a09      	ldr	r2, [pc, #36]	; (8005f98 <HAL_RCC_ClockConfig+0x1c4>)
 8005f74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f76:	4b09      	ldr	r3, [pc, #36]	; (8005f9c <HAL_RCC_ClockConfig+0x1c8>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7fd fc64 	bl	8003848 <HAL_InitTick>

  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	40023c00 	.word	0x40023c00
 8005f90:	40023800 	.word	0x40023800
 8005f94:	0800cc7c 	.word	0x0800cc7c
 8005f98:	20000030 	.word	0x20000030
 8005f9c:	20000038 	.word	0x20000038

08005fa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fa4:	b094      	sub	sp, #80	; 0x50
 8005fa6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	647b      	str	r3, [r7, #68]	; 0x44
 8005fac:	2300      	movs	r3, #0
 8005fae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005fb8:	4b79      	ldr	r3, [pc, #484]	; (80061a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f003 030c 	and.w	r3, r3, #12
 8005fc0:	2b08      	cmp	r3, #8
 8005fc2:	d00d      	beq.n	8005fe0 <HAL_RCC_GetSysClockFreq+0x40>
 8005fc4:	2b08      	cmp	r3, #8
 8005fc6:	f200 80e1 	bhi.w	800618c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d002      	beq.n	8005fd4 <HAL_RCC_GetSysClockFreq+0x34>
 8005fce:	2b04      	cmp	r3, #4
 8005fd0:	d003      	beq.n	8005fda <HAL_RCC_GetSysClockFreq+0x3a>
 8005fd2:	e0db      	b.n	800618c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fd4:	4b73      	ldr	r3, [pc, #460]	; (80061a4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005fd6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005fd8:	e0db      	b.n	8006192 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fda:	4b73      	ldr	r3, [pc, #460]	; (80061a8 <HAL_RCC_GetSysClockFreq+0x208>)
 8005fdc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005fde:	e0d8      	b.n	8006192 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fe0:	4b6f      	ldr	r3, [pc, #444]	; (80061a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fe8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fea:	4b6d      	ldr	r3, [pc, #436]	; (80061a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d063      	beq.n	80060be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ff6:	4b6a      	ldr	r3, [pc, #424]	; (80061a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	099b      	lsrs	r3, r3, #6
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	63bb      	str	r3, [r7, #56]	; 0x38
 8006000:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006004:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006008:	633b      	str	r3, [r7, #48]	; 0x30
 800600a:	2300      	movs	r3, #0
 800600c:	637b      	str	r3, [r7, #52]	; 0x34
 800600e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006012:	4622      	mov	r2, r4
 8006014:	462b      	mov	r3, r5
 8006016:	f04f 0000 	mov.w	r0, #0
 800601a:	f04f 0100 	mov.w	r1, #0
 800601e:	0159      	lsls	r1, r3, #5
 8006020:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006024:	0150      	lsls	r0, r2, #5
 8006026:	4602      	mov	r2, r0
 8006028:	460b      	mov	r3, r1
 800602a:	4621      	mov	r1, r4
 800602c:	1a51      	subs	r1, r2, r1
 800602e:	6139      	str	r1, [r7, #16]
 8006030:	4629      	mov	r1, r5
 8006032:	eb63 0301 	sbc.w	r3, r3, r1
 8006036:	617b      	str	r3, [r7, #20]
 8006038:	f04f 0200 	mov.w	r2, #0
 800603c:	f04f 0300 	mov.w	r3, #0
 8006040:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006044:	4659      	mov	r1, fp
 8006046:	018b      	lsls	r3, r1, #6
 8006048:	4651      	mov	r1, sl
 800604a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800604e:	4651      	mov	r1, sl
 8006050:	018a      	lsls	r2, r1, #6
 8006052:	4651      	mov	r1, sl
 8006054:	ebb2 0801 	subs.w	r8, r2, r1
 8006058:	4659      	mov	r1, fp
 800605a:	eb63 0901 	sbc.w	r9, r3, r1
 800605e:	f04f 0200 	mov.w	r2, #0
 8006062:	f04f 0300 	mov.w	r3, #0
 8006066:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800606a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800606e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006072:	4690      	mov	r8, r2
 8006074:	4699      	mov	r9, r3
 8006076:	4623      	mov	r3, r4
 8006078:	eb18 0303 	adds.w	r3, r8, r3
 800607c:	60bb      	str	r3, [r7, #8]
 800607e:	462b      	mov	r3, r5
 8006080:	eb49 0303 	adc.w	r3, r9, r3
 8006084:	60fb      	str	r3, [r7, #12]
 8006086:	f04f 0200 	mov.w	r2, #0
 800608a:	f04f 0300 	mov.w	r3, #0
 800608e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006092:	4629      	mov	r1, r5
 8006094:	024b      	lsls	r3, r1, #9
 8006096:	4621      	mov	r1, r4
 8006098:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800609c:	4621      	mov	r1, r4
 800609e:	024a      	lsls	r2, r1, #9
 80060a0:	4610      	mov	r0, r2
 80060a2:	4619      	mov	r1, r3
 80060a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060a6:	2200      	movs	r2, #0
 80060a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80060aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80060ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80060b0:	f7fa fe0a 	bl	8000cc8 <__aeabi_uldivmod>
 80060b4:	4602      	mov	r2, r0
 80060b6:	460b      	mov	r3, r1
 80060b8:	4613      	mov	r3, r2
 80060ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060bc:	e058      	b.n	8006170 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060be:	4b38      	ldr	r3, [pc, #224]	; (80061a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	099b      	lsrs	r3, r3, #6
 80060c4:	2200      	movs	r2, #0
 80060c6:	4618      	mov	r0, r3
 80060c8:	4611      	mov	r1, r2
 80060ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80060ce:	623b      	str	r3, [r7, #32]
 80060d0:	2300      	movs	r3, #0
 80060d2:	627b      	str	r3, [r7, #36]	; 0x24
 80060d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80060d8:	4642      	mov	r2, r8
 80060da:	464b      	mov	r3, r9
 80060dc:	f04f 0000 	mov.w	r0, #0
 80060e0:	f04f 0100 	mov.w	r1, #0
 80060e4:	0159      	lsls	r1, r3, #5
 80060e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060ea:	0150      	lsls	r0, r2, #5
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4641      	mov	r1, r8
 80060f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80060f6:	4649      	mov	r1, r9
 80060f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80060fc:	f04f 0200 	mov.w	r2, #0
 8006100:	f04f 0300 	mov.w	r3, #0
 8006104:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006108:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800610c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006110:	ebb2 040a 	subs.w	r4, r2, sl
 8006114:	eb63 050b 	sbc.w	r5, r3, fp
 8006118:	f04f 0200 	mov.w	r2, #0
 800611c:	f04f 0300 	mov.w	r3, #0
 8006120:	00eb      	lsls	r3, r5, #3
 8006122:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006126:	00e2      	lsls	r2, r4, #3
 8006128:	4614      	mov	r4, r2
 800612a:	461d      	mov	r5, r3
 800612c:	4643      	mov	r3, r8
 800612e:	18e3      	adds	r3, r4, r3
 8006130:	603b      	str	r3, [r7, #0]
 8006132:	464b      	mov	r3, r9
 8006134:	eb45 0303 	adc.w	r3, r5, r3
 8006138:	607b      	str	r3, [r7, #4]
 800613a:	f04f 0200 	mov.w	r2, #0
 800613e:	f04f 0300 	mov.w	r3, #0
 8006142:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006146:	4629      	mov	r1, r5
 8006148:	028b      	lsls	r3, r1, #10
 800614a:	4621      	mov	r1, r4
 800614c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006150:	4621      	mov	r1, r4
 8006152:	028a      	lsls	r2, r1, #10
 8006154:	4610      	mov	r0, r2
 8006156:	4619      	mov	r1, r3
 8006158:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800615a:	2200      	movs	r2, #0
 800615c:	61bb      	str	r3, [r7, #24]
 800615e:	61fa      	str	r2, [r7, #28]
 8006160:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006164:	f7fa fdb0 	bl	8000cc8 <__aeabi_uldivmod>
 8006168:	4602      	mov	r2, r0
 800616a:	460b      	mov	r3, r1
 800616c:	4613      	mov	r3, r2
 800616e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006170:	4b0b      	ldr	r3, [pc, #44]	; (80061a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	0c1b      	lsrs	r3, r3, #16
 8006176:	f003 0303 	and.w	r3, r3, #3
 800617a:	3301      	adds	r3, #1
 800617c:	005b      	lsls	r3, r3, #1
 800617e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006180:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006182:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006184:	fbb2 f3f3 	udiv	r3, r2, r3
 8006188:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800618a:	e002      	b.n	8006192 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800618c:	4b05      	ldr	r3, [pc, #20]	; (80061a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800618e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006190:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006192:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006194:	4618      	mov	r0, r3
 8006196:	3750      	adds	r7, #80	; 0x50
 8006198:	46bd      	mov	sp, r7
 800619a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800619e:	bf00      	nop
 80061a0:	40023800 	.word	0x40023800
 80061a4:	00f42400 	.word	0x00f42400
 80061a8:	007a1200 	.word	0x007a1200

080061ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061ac:	b480      	push	{r7}
 80061ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061b0:	4b03      	ldr	r3, [pc, #12]	; (80061c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80061b2:	681b      	ldr	r3, [r3, #0]
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	20000030 	.word	0x20000030

080061c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80061c8:	f7ff fff0 	bl	80061ac <HAL_RCC_GetHCLKFreq>
 80061cc:	4602      	mov	r2, r0
 80061ce:	4b05      	ldr	r3, [pc, #20]	; (80061e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	0a9b      	lsrs	r3, r3, #10
 80061d4:	f003 0307 	and.w	r3, r3, #7
 80061d8:	4903      	ldr	r1, [pc, #12]	; (80061e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061da:	5ccb      	ldrb	r3, [r1, r3]
 80061dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	40023800 	.word	0x40023800
 80061e8:	0800cc8c 	.word	0x0800cc8c

080061ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80061f0:	f7ff ffdc 	bl	80061ac <HAL_RCC_GetHCLKFreq>
 80061f4:	4602      	mov	r2, r0
 80061f6:	4b05      	ldr	r3, [pc, #20]	; (800620c <HAL_RCC_GetPCLK2Freq+0x20>)
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	0b5b      	lsrs	r3, r3, #13
 80061fc:	f003 0307 	and.w	r3, r3, #7
 8006200:	4903      	ldr	r1, [pc, #12]	; (8006210 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006202:	5ccb      	ldrb	r3, [r1, r3]
 8006204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006208:	4618      	mov	r0, r3
 800620a:	bd80      	pop	{r7, pc}
 800620c:	40023800 	.word	0x40023800
 8006210:	0800cc8c 	.word	0x0800cc8c

08006214 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b086      	sub	sp, #24
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d101      	bne.n	8006226 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e273      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	2b00      	cmp	r3, #0
 8006230:	d075      	beq.n	800631e <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006232:	4b88      	ldr	r3, [pc, #544]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f003 030c 	and.w	r3, r3, #12
 800623a:	2b04      	cmp	r3, #4
 800623c:	d00c      	beq.n	8006258 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800623e:	4b85      	ldr	r3, [pc, #532]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006246:	2b08      	cmp	r3, #8
 8006248:	d112      	bne.n	8006270 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800624a:	4b82      	ldr	r3, [pc, #520]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006252:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006256:	d10b      	bne.n	8006270 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006258:	4b7e      	ldr	r3, [pc, #504]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d05b      	beq.n	800631c <HAL_RCC_OscConfig+0x108>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d157      	bne.n	800631c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e24e      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006278:	d106      	bne.n	8006288 <HAL_RCC_OscConfig+0x74>
 800627a:	4b76      	ldr	r3, [pc, #472]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a75      	ldr	r2, [pc, #468]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006280:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006284:	6013      	str	r3, [r2, #0]
 8006286:	e01d      	b.n	80062c4 <HAL_RCC_OscConfig+0xb0>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006290:	d10c      	bne.n	80062ac <HAL_RCC_OscConfig+0x98>
 8006292:	4b70      	ldr	r3, [pc, #448]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a6f      	ldr	r2, [pc, #444]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006298:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800629c:	6013      	str	r3, [r2, #0]
 800629e:	4b6d      	ldr	r3, [pc, #436]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a6c      	ldr	r2, [pc, #432]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80062a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062a8:	6013      	str	r3, [r2, #0]
 80062aa:	e00b      	b.n	80062c4 <HAL_RCC_OscConfig+0xb0>
 80062ac:	4b69      	ldr	r3, [pc, #420]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a68      	ldr	r2, [pc, #416]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80062b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062b6:	6013      	str	r3, [r2, #0]
 80062b8:	4b66      	ldr	r3, [pc, #408]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a65      	ldr	r2, [pc, #404]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80062be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d013      	beq.n	80062f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062cc:	f7fd fb00 	bl	80038d0 <HAL_GetTick>
 80062d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062d2:	e008      	b.n	80062e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062d4:	f7fd fafc 	bl	80038d0 <HAL_GetTick>
 80062d8:	4602      	mov	r2, r0
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	1ad3      	subs	r3, r2, r3
 80062de:	2b64      	cmp	r3, #100	; 0x64
 80062e0:	d901      	bls.n	80062e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80062e2:	2303      	movs	r3, #3
 80062e4:	e213      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062e6:	4b5b      	ldr	r3, [pc, #364]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d0f0      	beq.n	80062d4 <HAL_RCC_OscConfig+0xc0>
 80062f2:	e014      	b.n	800631e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062f4:	f7fd faec 	bl	80038d0 <HAL_GetTick>
 80062f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062fa:	e008      	b.n	800630e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062fc:	f7fd fae8 	bl	80038d0 <HAL_GetTick>
 8006300:	4602      	mov	r2, r0
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	2b64      	cmp	r3, #100	; 0x64
 8006308:	d901      	bls.n	800630e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800630a:	2303      	movs	r3, #3
 800630c:	e1ff      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800630e:	4b51      	ldr	r3, [pc, #324]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006316:	2b00      	cmp	r3, #0
 8006318:	d1f0      	bne.n	80062fc <HAL_RCC_OscConfig+0xe8>
 800631a:	e000      	b.n	800631e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800631c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 0302 	and.w	r3, r3, #2
 8006326:	2b00      	cmp	r3, #0
 8006328:	d063      	beq.n	80063f2 <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800632a:	4b4a      	ldr	r3, [pc, #296]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f003 030c 	and.w	r3, r3, #12
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00b      	beq.n	800634e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006336:	4b47      	ldr	r3, [pc, #284]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800633e:	2b08      	cmp	r3, #8
 8006340:	d11c      	bne.n	800637c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006342:	4b44      	ldr	r3, [pc, #272]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d116      	bne.n	800637c <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800634e:	4b41      	ldr	r3, [pc, #260]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b00      	cmp	r3, #0
 8006358:	d005      	beq.n	8006366 <HAL_RCC_OscConfig+0x152>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	2b01      	cmp	r3, #1
 8006360:	d001      	beq.n	8006366 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e1d3      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006366:	4b3b      	ldr	r3, [pc, #236]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	00db      	lsls	r3, r3, #3
 8006374:	4937      	ldr	r1, [pc, #220]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006376:	4313      	orrs	r3, r2
 8006378:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800637a:	e03a      	b.n	80063f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	68db      	ldr	r3, [r3, #12]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d020      	beq.n	80063c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006384:	4b34      	ldr	r3, [pc, #208]	; (8006458 <HAL_RCC_OscConfig+0x244>)
 8006386:	2201      	movs	r2, #1
 8006388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800638a:	f7fd faa1 	bl	80038d0 <HAL_GetTick>
 800638e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006390:	e008      	b.n	80063a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006392:	f7fd fa9d 	bl	80038d0 <HAL_GetTick>
 8006396:	4602      	mov	r2, r0
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	2b02      	cmp	r3, #2
 800639e:	d901      	bls.n	80063a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	e1b4      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063a4:	4b2b      	ldr	r3, [pc, #172]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0302 	and.w	r3, r3, #2
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d0f0      	beq.n	8006392 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063b0:	4b28      	ldr	r3, [pc, #160]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	00db      	lsls	r3, r3, #3
 80063be:	4925      	ldr	r1, [pc, #148]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80063c0:	4313      	orrs	r3, r2
 80063c2:	600b      	str	r3, [r1, #0]
 80063c4:	e015      	b.n	80063f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063c6:	4b24      	ldr	r3, [pc, #144]	; (8006458 <HAL_RCC_OscConfig+0x244>)
 80063c8:	2200      	movs	r2, #0
 80063ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063cc:	f7fd fa80 	bl	80038d0 <HAL_GetTick>
 80063d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063d2:	e008      	b.n	80063e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063d4:	f7fd fa7c 	bl	80038d0 <HAL_GetTick>
 80063d8:	4602      	mov	r2, r0
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	2b02      	cmp	r3, #2
 80063e0:	d901      	bls.n	80063e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e193      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063e6:	4b1b      	ldr	r3, [pc, #108]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0302 	and.w	r3, r3, #2
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1f0      	bne.n	80063d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 0308 	and.w	r3, r3, #8
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d036      	beq.n	800646c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d016      	beq.n	8006434 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006406:	4b15      	ldr	r3, [pc, #84]	; (800645c <HAL_RCC_OscConfig+0x248>)
 8006408:	2201      	movs	r2, #1
 800640a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800640c:	f7fd fa60 	bl	80038d0 <HAL_GetTick>
 8006410:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006412:	e008      	b.n	8006426 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006414:	f7fd fa5c 	bl	80038d0 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	2b02      	cmp	r3, #2
 8006420:	d901      	bls.n	8006426 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006422:	2303      	movs	r3, #3
 8006424:	e173      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006426:	4b0b      	ldr	r3, [pc, #44]	; (8006454 <HAL_RCC_OscConfig+0x240>)
 8006428:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800642a:	f003 0302 	and.w	r3, r3, #2
 800642e:	2b00      	cmp	r3, #0
 8006430:	d0f0      	beq.n	8006414 <HAL_RCC_OscConfig+0x200>
 8006432:	e01b      	b.n	800646c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006434:	4b09      	ldr	r3, [pc, #36]	; (800645c <HAL_RCC_OscConfig+0x248>)
 8006436:	2200      	movs	r2, #0
 8006438:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800643a:	f7fd fa49 	bl	80038d0 <HAL_GetTick>
 800643e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006440:	e00e      	b.n	8006460 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006442:	f7fd fa45 	bl	80038d0 <HAL_GetTick>
 8006446:	4602      	mov	r2, r0
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	1ad3      	subs	r3, r2, r3
 800644c:	2b02      	cmp	r3, #2
 800644e:	d907      	bls.n	8006460 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006450:	2303      	movs	r3, #3
 8006452:	e15c      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
 8006454:	40023800 	.word	0x40023800
 8006458:	42470000 	.word	0x42470000
 800645c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006460:	4b8a      	ldr	r3, [pc, #552]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006462:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006464:	f003 0302 	and.w	r3, r3, #2
 8006468:	2b00      	cmp	r3, #0
 800646a:	d1ea      	bne.n	8006442 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0304 	and.w	r3, r3, #4
 8006474:	2b00      	cmp	r3, #0
 8006476:	f000 8097 	beq.w	80065a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800647a:	2300      	movs	r3, #0
 800647c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800647e:	4b83      	ldr	r3, [pc, #524]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d10f      	bne.n	80064aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800648a:	2300      	movs	r3, #0
 800648c:	60bb      	str	r3, [r7, #8]
 800648e:	4b7f      	ldr	r3, [pc, #508]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006492:	4a7e      	ldr	r2, [pc, #504]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006498:	6413      	str	r3, [r2, #64]	; 0x40
 800649a:	4b7c      	ldr	r3, [pc, #496]	; (800668c <HAL_RCC_OscConfig+0x478>)
 800649c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064a2:	60bb      	str	r3, [r7, #8]
 80064a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064a6:	2301      	movs	r3, #1
 80064a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064aa:	4b79      	ldr	r3, [pc, #484]	; (8006690 <HAL_RCC_OscConfig+0x47c>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d118      	bne.n	80064e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80064b6:	4b76      	ldr	r3, [pc, #472]	; (8006690 <HAL_RCC_OscConfig+0x47c>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a75      	ldr	r2, [pc, #468]	; (8006690 <HAL_RCC_OscConfig+0x47c>)
 80064bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064c2:	f7fd fa05 	bl	80038d0 <HAL_GetTick>
 80064c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064c8:	e008      	b.n	80064dc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064ca:	f7fd fa01 	bl	80038d0 <HAL_GetTick>
 80064ce:	4602      	mov	r2, r0
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	1ad3      	subs	r3, r2, r3
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d901      	bls.n	80064dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e118      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064dc:	4b6c      	ldr	r3, [pc, #432]	; (8006690 <HAL_RCC_OscConfig+0x47c>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d0f0      	beq.n	80064ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d106      	bne.n	80064fe <HAL_RCC_OscConfig+0x2ea>
 80064f0:	4b66      	ldr	r3, [pc, #408]	; (800668c <HAL_RCC_OscConfig+0x478>)
 80064f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064f4:	4a65      	ldr	r2, [pc, #404]	; (800668c <HAL_RCC_OscConfig+0x478>)
 80064f6:	f043 0301 	orr.w	r3, r3, #1
 80064fa:	6713      	str	r3, [r2, #112]	; 0x70
 80064fc:	e01c      	b.n	8006538 <HAL_RCC_OscConfig+0x324>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	2b05      	cmp	r3, #5
 8006504:	d10c      	bne.n	8006520 <HAL_RCC_OscConfig+0x30c>
 8006506:	4b61      	ldr	r3, [pc, #388]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800650a:	4a60      	ldr	r2, [pc, #384]	; (800668c <HAL_RCC_OscConfig+0x478>)
 800650c:	f043 0304 	orr.w	r3, r3, #4
 8006510:	6713      	str	r3, [r2, #112]	; 0x70
 8006512:	4b5e      	ldr	r3, [pc, #376]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006516:	4a5d      	ldr	r2, [pc, #372]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006518:	f043 0301 	orr.w	r3, r3, #1
 800651c:	6713      	str	r3, [r2, #112]	; 0x70
 800651e:	e00b      	b.n	8006538 <HAL_RCC_OscConfig+0x324>
 8006520:	4b5a      	ldr	r3, [pc, #360]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006524:	4a59      	ldr	r2, [pc, #356]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006526:	f023 0301 	bic.w	r3, r3, #1
 800652a:	6713      	str	r3, [r2, #112]	; 0x70
 800652c:	4b57      	ldr	r3, [pc, #348]	; (800668c <HAL_RCC_OscConfig+0x478>)
 800652e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006530:	4a56      	ldr	r2, [pc, #344]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006532:	f023 0304 	bic.w	r3, r3, #4
 8006536:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d015      	beq.n	800656c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006540:	f7fd f9c6 	bl	80038d0 <HAL_GetTick>
 8006544:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006546:	e00a      	b.n	800655e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006548:	f7fd f9c2 	bl	80038d0 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	f241 3288 	movw	r2, #5000	; 0x1388
 8006556:	4293      	cmp	r3, r2
 8006558:	d901      	bls.n	800655e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e0d7      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800655e:	4b4b      	ldr	r3, [pc, #300]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006562:	f003 0302 	and.w	r3, r3, #2
 8006566:	2b00      	cmp	r3, #0
 8006568:	d0ee      	beq.n	8006548 <HAL_RCC_OscConfig+0x334>
 800656a:	e014      	b.n	8006596 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800656c:	f7fd f9b0 	bl	80038d0 <HAL_GetTick>
 8006570:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006572:	e00a      	b.n	800658a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006574:	f7fd f9ac 	bl	80038d0 <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006582:	4293      	cmp	r3, r2
 8006584:	d901      	bls.n	800658a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e0c1      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800658a:	4b40      	ldr	r3, [pc, #256]	; (800668c <HAL_RCC_OscConfig+0x478>)
 800658c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1ee      	bne.n	8006574 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006596:	7dfb      	ldrb	r3, [r7, #23]
 8006598:	2b01      	cmp	r3, #1
 800659a:	d105      	bne.n	80065a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800659c:	4b3b      	ldr	r3, [pc, #236]	; (800668c <HAL_RCC_OscConfig+0x478>)
 800659e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a0:	4a3a      	ldr	r2, [pc, #232]	; (800668c <HAL_RCC_OscConfig+0x478>)
 80065a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	699b      	ldr	r3, [r3, #24]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	f000 80ad 	beq.w	800670c <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80065b2:	4b36      	ldr	r3, [pc, #216]	; (800668c <HAL_RCC_OscConfig+0x478>)
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	f003 030c 	and.w	r3, r3, #12
 80065ba:	2b08      	cmp	r3, #8
 80065bc:	d060      	beq.n	8006680 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	2b02      	cmp	r3, #2
 80065c4:	d145      	bne.n	8006652 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065c6:	4b33      	ldr	r3, [pc, #204]	; (8006694 <HAL_RCC_OscConfig+0x480>)
 80065c8:	2200      	movs	r2, #0
 80065ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065cc:	f7fd f980 	bl	80038d0 <HAL_GetTick>
 80065d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065d2:	e008      	b.n	80065e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065d4:	f7fd f97c 	bl	80038d0 <HAL_GetTick>
 80065d8:	4602      	mov	r2, r0
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d901      	bls.n	80065e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e093      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065e6:	4b29      	ldr	r3, [pc, #164]	; (800668c <HAL_RCC_OscConfig+0x478>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1f0      	bne.n	80065d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	69da      	ldr	r2, [r3, #28]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a1b      	ldr	r3, [r3, #32]
 80065fa:	431a      	orrs	r2, r3
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006600:	019b      	lsls	r3, r3, #6
 8006602:	431a      	orrs	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006608:	085b      	lsrs	r3, r3, #1
 800660a:	3b01      	subs	r3, #1
 800660c:	041b      	lsls	r3, r3, #16
 800660e:	431a      	orrs	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006614:	061b      	lsls	r3, r3, #24
 8006616:	431a      	orrs	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800661c:	071b      	lsls	r3, r3, #28
 800661e:	491b      	ldr	r1, [pc, #108]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006620:	4313      	orrs	r3, r2
 8006622:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006624:	4b1b      	ldr	r3, [pc, #108]	; (8006694 <HAL_RCC_OscConfig+0x480>)
 8006626:	2201      	movs	r2, #1
 8006628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800662a:	f7fd f951 	bl	80038d0 <HAL_GetTick>
 800662e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006630:	e008      	b.n	8006644 <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006632:	f7fd f94d 	bl	80038d0 <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	2b02      	cmp	r3, #2
 800663e:	d901      	bls.n	8006644 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e064      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006644:	4b11      	ldr	r3, [pc, #68]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800664c:	2b00      	cmp	r3, #0
 800664e:	d0f0      	beq.n	8006632 <HAL_RCC_OscConfig+0x41e>
 8006650:	e05c      	b.n	800670c <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006652:	4b10      	ldr	r3, [pc, #64]	; (8006694 <HAL_RCC_OscConfig+0x480>)
 8006654:	2200      	movs	r2, #0
 8006656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006658:	f7fd f93a 	bl	80038d0 <HAL_GetTick>
 800665c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800665e:	e008      	b.n	8006672 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006660:	f7fd f936 	bl	80038d0 <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	2b02      	cmp	r3, #2
 800666c:	d901      	bls.n	8006672 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e04d      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006672:	4b06      	ldr	r3, [pc, #24]	; (800668c <HAL_RCC_OscConfig+0x478>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1f0      	bne.n	8006660 <HAL_RCC_OscConfig+0x44c>
 800667e:	e045      	b.n	800670c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d107      	bne.n	8006698 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	e040      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
 800668c:	40023800 	.word	0x40023800
 8006690:	40007000 	.word	0x40007000
 8006694:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006698:	4b1f      	ldr	r3, [pc, #124]	; (8006718 <HAL_RCC_OscConfig+0x504>)
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	699b      	ldr	r3, [r3, #24]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d030      	beq.n	8006708 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d129      	bne.n	8006708 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066be:	429a      	cmp	r2, r3
 80066c0:	d122      	bne.n	8006708 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80066c2:	68fa      	ldr	r2, [r7, #12]
 80066c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80066c8:	4013      	ands	r3, r2
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80066ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d119      	bne.n	8006708 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066de:	085b      	lsrs	r3, r3, #1
 80066e0:	3b01      	subs	r3, #1
 80066e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d10f      	bne.n	8006708 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d107      	bne.n	8006708 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006702:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006704:	429a      	cmp	r2, r3
 8006706:	d001      	beq.n	800670c <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e000      	b.n	800670e <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 800670c:	2300      	movs	r3, #0
}
 800670e:	4618      	mov	r0, r3
 8006710:	3718      	adds	r7, #24
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
 8006716:	bf00      	nop
 8006718:	40023800 	.word	0x40023800

0800671c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b082      	sub	sp, #8
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d101      	bne.n	800672e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e07b      	b.n	8006826 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006732:	2b00      	cmp	r3, #0
 8006734:	d108      	bne.n	8006748 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800673e:	d009      	beq.n	8006754 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	61da      	str	r2, [r3, #28]
 8006746:	e005      	b.n	8006754 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006760:	b2db      	uxtb	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d106      	bne.n	8006774 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f7fc fc88 	bl	8003084 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2202      	movs	r2, #2
 8006778:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800678a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800679c:	431a      	orrs	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067a6:	431a      	orrs	r2, r3
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	f003 0302 	and.w	r3, r3, #2
 80067b0:	431a      	orrs	r2, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	f003 0301 	and.w	r3, r3, #1
 80067ba:	431a      	orrs	r2, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067c4:	431a      	orrs	r2, r3
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	69db      	ldr	r3, [r3, #28]
 80067ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80067ce:	431a      	orrs	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a1b      	ldr	r3, [r3, #32]
 80067d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067d8:	ea42 0103 	orr.w	r1, r2, r3
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	430a      	orrs	r2, r1
 80067ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	699b      	ldr	r3, [r3, #24]
 80067f0:	0c1b      	lsrs	r3, r3, #16
 80067f2:	f003 0104 	and.w	r1, r3, #4
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fa:	f003 0210 	and.w	r2, r3, #16
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	430a      	orrs	r2, r1
 8006804:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	69da      	ldr	r2, [r3, #28]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006814:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2201      	movs	r2, #1
 8006820:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006824:	2300      	movs	r3, #0
}
 8006826:	4618      	mov	r0, r3
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800682e:	b580      	push	{r7, lr}
 8006830:	b08c      	sub	sp, #48	; 0x30
 8006832:	af00      	add	r7, sp, #0
 8006834:	60f8      	str	r0, [r7, #12]
 8006836:	60b9      	str	r1, [r7, #8]
 8006838:	607a      	str	r2, [r7, #4]
 800683a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800683c:	2301      	movs	r3, #1
 800683e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006840:	2300      	movs	r3, #0
 8006842:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800684c:	2b01      	cmp	r3, #1
 800684e:	d101      	bne.n	8006854 <HAL_SPI_TransmitReceive+0x26>
 8006850:	2302      	movs	r3, #2
 8006852:	e18a      	b.n	8006b6a <HAL_SPI_TransmitReceive+0x33c>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800685c:	f7fd f838 	bl	80038d0 <HAL_GetTick>
 8006860:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006868:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006872:	887b      	ldrh	r3, [r7, #2]
 8006874:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006876:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800687a:	2b01      	cmp	r3, #1
 800687c:	d00f      	beq.n	800689e <HAL_SPI_TransmitReceive+0x70>
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006884:	d107      	bne.n	8006896 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d103      	bne.n	8006896 <HAL_SPI_TransmitReceive+0x68>
 800688e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006892:	2b04      	cmp	r3, #4
 8006894:	d003      	beq.n	800689e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006896:	2302      	movs	r3, #2
 8006898:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800689c:	e15b      	b.n	8006b56 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d005      	beq.n	80068b0 <HAL_SPI_TransmitReceive+0x82>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d002      	beq.n	80068b0 <HAL_SPI_TransmitReceive+0x82>
 80068aa:	887b      	ldrh	r3, [r7, #2]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d103      	bne.n	80068b8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80068b6:	e14e      	b.n	8006b56 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	2b04      	cmp	r3, #4
 80068c2:	d003      	beq.n	80068cc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2205      	movs	r2, #5
 80068c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2200      	movs	r2, #0
 80068d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	887a      	ldrh	r2, [r7, #2]
 80068dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	887a      	ldrh	r2, [r7, #2]
 80068e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	68ba      	ldr	r2, [r7, #8]
 80068e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	887a      	ldrh	r2, [r7, #2]
 80068ee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	887a      	ldrh	r2, [r7, #2]
 80068f4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2200      	movs	r2, #0
 8006900:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800690c:	2b40      	cmp	r3, #64	; 0x40
 800690e:	d007      	beq.n	8006920 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800691e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006928:	d178      	bne.n	8006a1c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d002      	beq.n	8006938 <HAL_SPI_TransmitReceive+0x10a>
 8006932:	8b7b      	ldrh	r3, [r7, #26]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d166      	bne.n	8006a06 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800693c:	881a      	ldrh	r2, [r3, #0]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006948:	1c9a      	adds	r2, r3, #2
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006952:	b29b      	uxth	r3, r3
 8006954:	3b01      	subs	r3, #1
 8006956:	b29a      	uxth	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800695c:	e053      	b.n	8006a06 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	f003 0302 	and.w	r3, r3, #2
 8006968:	2b02      	cmp	r3, #2
 800696a:	d11b      	bne.n	80069a4 <HAL_SPI_TransmitReceive+0x176>
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006970:	b29b      	uxth	r3, r3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d016      	beq.n	80069a4 <HAL_SPI_TransmitReceive+0x176>
 8006976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006978:	2b01      	cmp	r3, #1
 800697a:	d113      	bne.n	80069a4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006980:	881a      	ldrh	r2, [r3, #0]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800698c:	1c9a      	adds	r2, r3, #2
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006996:	b29b      	uxth	r3, r3
 8006998:	3b01      	subs	r3, #1
 800699a:	b29a      	uxth	r2, r3
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069a0:	2300      	movs	r3, #0
 80069a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f003 0301 	and.w	r3, r3, #1
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d119      	bne.n	80069e6 <HAL_SPI_TransmitReceive+0x1b8>
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d014      	beq.n	80069e6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	68da      	ldr	r2, [r3, #12]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c6:	b292      	uxth	r2, r2
 80069c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ce:	1c9a      	adds	r2, r3, #2
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069d8:	b29b      	uxth	r3, r3
 80069da:	3b01      	subs	r3, #1
 80069dc:	b29a      	uxth	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069e2:	2301      	movs	r3, #1
 80069e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80069e6:	f7fc ff73 	bl	80038d0 <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d807      	bhi.n	8006a06 <HAL_SPI_TransmitReceive+0x1d8>
 80069f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fc:	d003      	beq.n	8006a06 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006a04:	e0a7      	b.n	8006b56 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1a6      	bne.n	800695e <HAL_SPI_TransmitReceive+0x130>
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d1a1      	bne.n	800695e <HAL_SPI_TransmitReceive+0x130>
 8006a1a:	e07c      	b.n	8006b16 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d002      	beq.n	8006a2a <HAL_SPI_TransmitReceive+0x1fc>
 8006a24:	8b7b      	ldrh	r3, [r7, #26]
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d16b      	bne.n	8006b02 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	330c      	adds	r3, #12
 8006a34:	7812      	ldrb	r2, [r2, #0]
 8006a36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a3c:	1c5a      	adds	r2, r3, #1
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a50:	e057      	b.n	8006b02 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	f003 0302 	and.w	r3, r3, #2
 8006a5c:	2b02      	cmp	r3, #2
 8006a5e:	d11c      	bne.n	8006a9a <HAL_SPI_TransmitReceive+0x26c>
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d017      	beq.n	8006a9a <HAL_SPI_TransmitReceive+0x26c>
 8006a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d114      	bne.n	8006a9a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	330c      	adds	r3, #12
 8006a7a:	7812      	ldrb	r2, [r2, #0]
 8006a7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a82:	1c5a      	adds	r2, r3, #1
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a96:	2300      	movs	r3, #0
 8006a98:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d119      	bne.n	8006adc <HAL_SPI_TransmitReceive+0x2ae>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d014      	beq.n	8006adc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68da      	ldr	r2, [r3, #12]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006abc:	b2d2      	uxtb	r2, r2
 8006abe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac4:	1c5a      	adds	r2, r3, #1
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006adc:	f7fc fef8 	bl	80038d0 <HAL_GetTick>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae4:	1ad3      	subs	r3, r2, r3
 8006ae6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d803      	bhi.n	8006af4 <HAL_SPI_TransmitReceive+0x2c6>
 8006aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af2:	d102      	bne.n	8006afa <HAL_SPI_TransmitReceive+0x2cc>
 8006af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d103      	bne.n	8006b02 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006b00:	e029      	b.n	8006b56 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1a2      	bne.n	8006a52 <HAL_SPI_TransmitReceive+0x224>
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d19d      	bne.n	8006a52 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b18:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006b1a:	68f8      	ldr	r0, [r7, #12]
 8006b1c:	f000 f8b2 	bl	8006c84 <SPI_EndRxTxTransaction>
 8006b20:	4603      	mov	r3, r0
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d006      	beq.n	8006b34 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2220      	movs	r2, #32
 8006b30:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006b32:	e010      	b.n	8006b56 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d10b      	bne.n	8006b54 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	617b      	str	r3, [r7, #20]
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	617b      	str	r3, [r7, #20]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	617b      	str	r3, [r7, #20]
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	e000      	b.n	8006b56 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006b54:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2201      	movs	r2, #1
 8006b5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006b66:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3730      	adds	r7, #48	; 0x30
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
	...

08006b74 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b088      	sub	sp, #32
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	60b9      	str	r1, [r7, #8]
 8006b7e:	603b      	str	r3, [r7, #0]
 8006b80:	4613      	mov	r3, r2
 8006b82:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b84:	f7fc fea4 	bl	80038d0 <HAL_GetTick>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8c:	1a9b      	subs	r3, r3, r2
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	4413      	add	r3, r2
 8006b92:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b94:	f7fc fe9c 	bl	80038d0 <HAL_GetTick>
 8006b98:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b9a:	4b39      	ldr	r3, [pc, #228]	; (8006c80 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	015b      	lsls	r3, r3, #5
 8006ba0:	0d1b      	lsrs	r3, r3, #20
 8006ba2:	69fa      	ldr	r2, [r7, #28]
 8006ba4:	fb02 f303 	mul.w	r3, r2, r3
 8006ba8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006baa:	e054      	b.n	8006c56 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb2:	d050      	beq.n	8006c56 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006bb4:	f7fc fe8c 	bl	80038d0 <HAL_GetTick>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	69fa      	ldr	r2, [r7, #28]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d902      	bls.n	8006bca <SPI_WaitFlagStateUntilTimeout+0x56>
 8006bc4:	69fb      	ldr	r3, [r7, #28]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d13d      	bne.n	8006c46 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006bd8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006be2:	d111      	bne.n	8006c08 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bec:	d004      	beq.n	8006bf8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bf6:	d107      	bne.n	8006c08 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c06:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c10:	d10f      	bne.n	8006c32 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c20:	601a      	str	r2, [r3, #0]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c30:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e017      	b.n	8006c76 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	3b01      	subs	r3, #1
 8006c54:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	689a      	ldr	r2, [r3, #8]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	4013      	ands	r3, r2
 8006c60:	68ba      	ldr	r2, [r7, #8]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	bf0c      	ite	eq
 8006c66:	2301      	moveq	r3, #1
 8006c68:	2300      	movne	r3, #0
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	79fb      	ldrb	r3, [r7, #7]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d19b      	bne.n	8006bac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3720      	adds	r7, #32
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	20000030 	.word	0x20000030

08006c84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b088      	sub	sp, #32
 8006c88:	af02      	add	r7, sp, #8
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c90:	4b1b      	ldr	r3, [pc, #108]	; (8006d00 <SPI_EndRxTxTransaction+0x7c>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a1b      	ldr	r2, [pc, #108]	; (8006d04 <SPI_EndRxTxTransaction+0x80>)
 8006c96:	fba2 2303 	umull	r2, r3, r2, r3
 8006c9a:	0d5b      	lsrs	r3, r3, #21
 8006c9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006ca0:	fb02 f303 	mul.w	r3, r2, r3
 8006ca4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cae:	d112      	bne.n	8006cd6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	9300      	str	r3, [sp, #0]
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	2180      	movs	r1, #128	; 0x80
 8006cba:	68f8      	ldr	r0, [r7, #12]
 8006cbc:	f7ff ff5a 	bl	8006b74 <SPI_WaitFlagStateUntilTimeout>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d016      	beq.n	8006cf4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cca:	f043 0220 	orr.w	r2, r3, #32
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	e00f      	b.n	8006cf6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00a      	beq.n	8006cf2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	3b01      	subs	r3, #1
 8006ce0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cec:	2b80      	cmp	r3, #128	; 0x80
 8006cee:	d0f2      	beq.n	8006cd6 <SPI_EndRxTxTransaction+0x52>
 8006cf0:	e000      	b.n	8006cf4 <SPI_EndRxTxTransaction+0x70>
        break;
 8006cf2:	bf00      	nop
  }

  return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3718      	adds	r7, #24
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	20000030 	.word	0x20000030
 8006d04:	165e9f81 	.word	0x165e9f81

08006d08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d101      	bne.n	8006d1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e041      	b.n	8006d9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d106      	bne.n	8006d34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f7fc fbda 	bl	80034e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2202      	movs	r2, #2
 8006d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	3304      	adds	r3, #4
 8006d44:	4619      	mov	r1, r3
 8006d46:	4610      	mov	r0, r2
 8006d48:	f000 f95e 	bl	8007008 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3708      	adds	r7, #8
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b082      	sub	sp, #8
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	f003 0302 	and.w	r3, r3, #2
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d122      	bne.n	8006e02 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	f003 0302 	and.w	r3, r3, #2
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d11b      	bne.n	8006e02 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f06f 0202 	mvn.w	r2, #2
 8006dd2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	699b      	ldr	r3, [r3, #24]
 8006de0:	f003 0303 	and.w	r3, r3, #3
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d003      	beq.n	8006df0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f8ee 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006dee:	e005      	b.n	8006dfc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 f8e0 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f000 f8f1 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	f003 0304 	and.w	r3, r3, #4
 8006e0c:	2b04      	cmp	r3, #4
 8006e0e:	d122      	bne.n	8006e56 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	f003 0304 	and.w	r3, r3, #4
 8006e1a:	2b04      	cmp	r3, #4
 8006e1c:	d11b      	bne.n	8006e56 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f06f 0204 	mvn.w	r2, #4
 8006e26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2202      	movs	r2, #2
 8006e2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d003      	beq.n	8006e44 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 f8c4 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006e42:	e005      	b.n	8006e50 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f000 f8b6 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f8c7 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	691b      	ldr	r3, [r3, #16]
 8006e5c:	f003 0308 	and.w	r3, r3, #8
 8006e60:	2b08      	cmp	r3, #8
 8006e62:	d122      	bne.n	8006eaa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	f003 0308 	and.w	r3, r3, #8
 8006e6e:	2b08      	cmp	r3, #8
 8006e70:	d11b      	bne.n	8006eaa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f06f 0208 	mvn.w	r2, #8
 8006e7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2204      	movs	r2, #4
 8006e80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	69db      	ldr	r3, [r3, #28]
 8006e88:	f003 0303 	and.w	r3, r3, #3
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d003      	beq.n	8006e98 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 f89a 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006e96:	e005      	b.n	8006ea4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 f88c 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f000 f89d 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	691b      	ldr	r3, [r3, #16]
 8006eb0:	f003 0310 	and.w	r3, r3, #16
 8006eb4:	2b10      	cmp	r3, #16
 8006eb6:	d122      	bne.n	8006efe <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68db      	ldr	r3, [r3, #12]
 8006ebe:	f003 0310 	and.w	r3, r3, #16
 8006ec2:	2b10      	cmp	r3, #16
 8006ec4:	d11b      	bne.n	8006efe <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f06f 0210 	mvn.w	r2, #16
 8006ece:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2208      	movs	r2, #8
 8006ed4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69db      	ldr	r3, [r3, #28]
 8006edc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d003      	beq.n	8006eec <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f000 f870 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006eea:	e005      	b.n	8006ef8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 f862 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 f873 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	691b      	ldr	r3, [r3, #16]
 8006f04:	f003 0301 	and.w	r3, r3, #1
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d10e      	bne.n	8006f2a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d107      	bne.n	8006f2a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f06f 0201 	mvn.w	r2, #1
 8006f22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f7fb fe69 	bl	8002bfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	691b      	ldr	r3, [r3, #16]
 8006f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f34:	2b80      	cmp	r3, #128	; 0x80
 8006f36:	d10e      	bne.n	8006f56 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f42:	2b80      	cmp	r3, #128	; 0x80
 8006f44:	d107      	bne.n	8006f56 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 f97f 	bl	8007254 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f60:	2b40      	cmp	r3, #64	; 0x40
 8006f62:	d10e      	bne.n	8006f82 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f6e:	2b40      	cmp	r3, #64	; 0x40
 8006f70:	d107      	bne.n	8006f82 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f000 f838 	bl	8006ff2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	f003 0320 	and.w	r3, r3, #32
 8006f8c:	2b20      	cmp	r3, #32
 8006f8e:	d10e      	bne.n	8006fae <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	f003 0320 	and.w	r3, r3, #32
 8006f9a:	2b20      	cmp	r3, #32
 8006f9c:	d107      	bne.n	8006fae <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f06f 0220 	mvn.w	r2, #32
 8006fa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 f949 	bl	8007240 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006fae:	bf00      	nop
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006fb6:	b480      	push	{r7}
 8006fb8:	b083      	sub	sp, #12
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006fbe:	bf00      	nop
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b083      	sub	sp, #12
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fd2:	bf00      	nop
 8006fd4:	370c      	adds	r7, #12
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr

08006fde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fde:	b480      	push	{r7}
 8006fe0:	b083      	sub	sp, #12
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fe6:	bf00      	nop
 8006fe8:	370c      	adds	r7, #12
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr

08006ff2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ff2:	b480      	push	{r7}
 8006ff4:	b083      	sub	sp, #12
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ffa:	bf00      	nop
 8006ffc:	370c      	adds	r7, #12
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
	...

08007008 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007008:	b480      	push	{r7}
 800700a:	b085      	sub	sp, #20
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a40      	ldr	r2, [pc, #256]	; (800711c <TIM_Base_SetConfig+0x114>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d013      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007026:	d00f      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a3d      	ldr	r2, [pc, #244]	; (8007120 <TIM_Base_SetConfig+0x118>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d00b      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a3c      	ldr	r2, [pc, #240]	; (8007124 <TIM_Base_SetConfig+0x11c>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d007      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a3b      	ldr	r2, [pc, #236]	; (8007128 <TIM_Base_SetConfig+0x120>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d003      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a3a      	ldr	r2, [pc, #232]	; (800712c <TIM_Base_SetConfig+0x124>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d108      	bne.n	800705a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800704e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	4313      	orrs	r3, r2
 8007058:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a2f      	ldr	r2, [pc, #188]	; (800711c <TIM_Base_SetConfig+0x114>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d02b      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007068:	d027      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a2c      	ldr	r2, [pc, #176]	; (8007120 <TIM_Base_SetConfig+0x118>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d023      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a2b      	ldr	r2, [pc, #172]	; (8007124 <TIM_Base_SetConfig+0x11c>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d01f      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a2a      	ldr	r2, [pc, #168]	; (8007128 <TIM_Base_SetConfig+0x120>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d01b      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a29      	ldr	r2, [pc, #164]	; (800712c <TIM_Base_SetConfig+0x124>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d017      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a28      	ldr	r2, [pc, #160]	; (8007130 <TIM_Base_SetConfig+0x128>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d013      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a27      	ldr	r2, [pc, #156]	; (8007134 <TIM_Base_SetConfig+0x12c>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d00f      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a26      	ldr	r2, [pc, #152]	; (8007138 <TIM_Base_SetConfig+0x130>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d00b      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a25      	ldr	r2, [pc, #148]	; (800713c <TIM_Base_SetConfig+0x134>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d007      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a24      	ldr	r2, [pc, #144]	; (8007140 <TIM_Base_SetConfig+0x138>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d003      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a23      	ldr	r2, [pc, #140]	; (8007144 <TIM_Base_SetConfig+0x13c>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d108      	bne.n	80070cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	68fa      	ldr	r2, [r7, #12]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	695b      	ldr	r3, [r3, #20]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	68fa      	ldr	r2, [r7, #12]
 80070de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	689a      	ldr	r2, [r3, #8]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a0a      	ldr	r2, [pc, #40]	; (800711c <TIM_Base_SetConfig+0x114>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d003      	beq.n	8007100 <TIM_Base_SetConfig+0xf8>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a0c      	ldr	r2, [pc, #48]	; (800712c <TIM_Base_SetConfig+0x124>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d103      	bne.n	8007108 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	691a      	ldr	r2, [r3, #16]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	615a      	str	r2, [r3, #20]
}
 800710e:	bf00      	nop
 8007110:	3714      	adds	r7, #20
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	40010000 	.word	0x40010000
 8007120:	40000400 	.word	0x40000400
 8007124:	40000800 	.word	0x40000800
 8007128:	40000c00 	.word	0x40000c00
 800712c:	40010400 	.word	0x40010400
 8007130:	40014000 	.word	0x40014000
 8007134:	40014400 	.word	0x40014400
 8007138:	40014800 	.word	0x40014800
 800713c:	40001800 	.word	0x40001800
 8007140:	40001c00 	.word	0x40001c00
 8007144:	40002000 	.word	0x40002000

08007148 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007158:	2b01      	cmp	r3, #1
 800715a:	d101      	bne.n	8007160 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800715c:	2302      	movs	r3, #2
 800715e:	e05a      	b.n	8007216 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2202      	movs	r2, #2
 800716c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007186:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	4313      	orrs	r3, r2
 8007190:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a21      	ldr	r2, [pc, #132]	; (8007224 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d022      	beq.n	80071ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071ac:	d01d      	beq.n	80071ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a1d      	ldr	r2, [pc, #116]	; (8007228 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d018      	beq.n	80071ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a1b      	ldr	r2, [pc, #108]	; (800722c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d013      	beq.n	80071ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a1a      	ldr	r2, [pc, #104]	; (8007230 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d00e      	beq.n	80071ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a18      	ldr	r2, [pc, #96]	; (8007234 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d009      	beq.n	80071ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a17      	ldr	r2, [pc, #92]	; (8007238 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d004      	beq.n	80071ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a15      	ldr	r2, [pc, #84]	; (800723c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d10c      	bne.n	8007204 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	68ba      	ldr	r2, [r7, #8]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68ba      	ldr	r2, [r7, #8]
 8007202:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	40010000 	.word	0x40010000
 8007228:	40000400 	.word	0x40000400
 800722c:	40000800 	.word	0x40000800
 8007230:	40000c00 	.word	0x40000c00
 8007234:	40010400 	.word	0x40010400
 8007238:	40014000 	.word	0x40014000
 800723c:	40001800 	.word	0x40001800

08007240 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800725c:	bf00      	nop
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b082      	sub	sp, #8
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d101      	bne.n	800727a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e03f      	b.n	80072fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d106      	bne.n	8007294 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f7fc f98e 	bl	80035b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2224      	movs	r2, #36	; 0x24
 8007298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	68da      	ldr	r2, [r3, #12]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80072aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 f929 	bl	8007504 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	691a      	ldr	r2, [r3, #16]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80072c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	695a      	ldr	r2, [r3, #20]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80072d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68da      	ldr	r2, [r3, #12]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80072e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2200      	movs	r2, #0
 80072e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2220      	movs	r2, #32
 80072ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2220      	movs	r2, #32
 80072f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3708      	adds	r7, #8
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}

08007302 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007302:	b580      	push	{r7, lr}
 8007304:	b08a      	sub	sp, #40	; 0x28
 8007306:	af02      	add	r7, sp, #8
 8007308:	60f8      	str	r0, [r7, #12]
 800730a:	60b9      	str	r1, [r7, #8]
 800730c:	603b      	str	r3, [r7, #0]
 800730e:	4613      	mov	r3, r2
 8007310:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007312:	2300      	movs	r3, #0
 8007314:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800731c:	b2db      	uxtb	r3, r3
 800731e:	2b20      	cmp	r3, #32
 8007320:	d17c      	bne.n	800741c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d002      	beq.n	800732e <HAL_UART_Transmit+0x2c>
 8007328:	88fb      	ldrh	r3, [r7, #6]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d101      	bne.n	8007332 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	e075      	b.n	800741e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007338:	2b01      	cmp	r3, #1
 800733a:	d101      	bne.n	8007340 <HAL_UART_Transmit+0x3e>
 800733c:	2302      	movs	r3, #2
 800733e:	e06e      	b.n	800741e <HAL_UART_Transmit+0x11c>
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2221      	movs	r2, #33	; 0x21
 8007352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007356:	f7fc fabb 	bl	80038d0 <HAL_GetTick>
 800735a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	88fa      	ldrh	r2, [r7, #6]
 8007360:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	88fa      	ldrh	r2, [r7, #6]
 8007366:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007370:	d108      	bne.n	8007384 <HAL_UART_Transmit+0x82>
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	691b      	ldr	r3, [r3, #16]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d104      	bne.n	8007384 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800737a:	2300      	movs	r3, #0
 800737c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	61bb      	str	r3, [r7, #24]
 8007382:	e003      	b.n	800738c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007388:	2300      	movs	r3, #0
 800738a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007394:	e02a      	b.n	80073ec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	9300      	str	r3, [sp, #0]
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	2200      	movs	r2, #0
 800739e:	2180      	movs	r1, #128	; 0x80
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	f000 f840 	bl	8007426 <UART_WaitOnFlagUntilTimeout>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d001      	beq.n	80073b0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80073ac:	2303      	movs	r3, #3
 80073ae:	e036      	b.n	800741e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d10b      	bne.n	80073ce <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	881b      	ldrh	r3, [r3, #0]
 80073ba:	461a      	mov	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	3302      	adds	r3, #2
 80073ca:	61bb      	str	r3, [r7, #24]
 80073cc:	e007      	b.n	80073de <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	781a      	ldrb	r2, [r3, #0]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	3301      	adds	r3, #1
 80073dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	3b01      	subs	r3, #1
 80073e6:	b29a      	uxth	r2, r3
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1cf      	bne.n	8007396 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	9300      	str	r3, [sp, #0]
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	2200      	movs	r2, #0
 80073fe:	2140      	movs	r1, #64	; 0x40
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	f000 f810 	bl	8007426 <UART_WaitOnFlagUntilTimeout>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800740c:	2303      	movs	r3, #3
 800740e:	e006      	b.n	800741e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2220      	movs	r2, #32
 8007414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007418:	2300      	movs	r3, #0
 800741a:	e000      	b.n	800741e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800741c:	2302      	movs	r3, #2
  }
}
 800741e:	4618      	mov	r0, r3
 8007420:	3720      	adds	r7, #32
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}

08007426 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007426:	b580      	push	{r7, lr}
 8007428:	b090      	sub	sp, #64	; 0x40
 800742a:	af00      	add	r7, sp, #0
 800742c:	60f8      	str	r0, [r7, #12]
 800742e:	60b9      	str	r1, [r7, #8]
 8007430:	603b      	str	r3, [r7, #0]
 8007432:	4613      	mov	r3, r2
 8007434:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007436:	e050      	b.n	80074da <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007438:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800743a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800743e:	d04c      	beq.n	80074da <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007440:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007442:	2b00      	cmp	r3, #0
 8007444:	d007      	beq.n	8007456 <UART_WaitOnFlagUntilTimeout+0x30>
 8007446:	f7fc fa43 	bl	80038d0 <HAL_GetTick>
 800744a:	4602      	mov	r2, r0
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	1ad3      	subs	r3, r2, r3
 8007450:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007452:	429a      	cmp	r2, r3
 8007454:	d241      	bcs.n	80074da <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	330c      	adds	r3, #12
 800745c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007460:	e853 3f00 	ldrex	r3, [r3]
 8007464:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007468:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800746c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	330c      	adds	r3, #12
 8007474:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007476:	637a      	str	r2, [r7, #52]	; 0x34
 8007478:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800747c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800747e:	e841 2300 	strex	r3, r2, [r1]
 8007482:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1e5      	bne.n	8007456 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	3314      	adds	r3, #20
 8007490:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	e853 3f00 	ldrex	r3, [r3]
 8007498:	613b      	str	r3, [r7, #16]
   return(result);
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	f023 0301 	bic.w	r3, r3, #1
 80074a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	3314      	adds	r3, #20
 80074a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074aa:	623a      	str	r2, [r7, #32]
 80074ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ae:	69f9      	ldr	r1, [r7, #28]
 80074b0:	6a3a      	ldr	r2, [r7, #32]
 80074b2:	e841 2300 	strex	r3, r2, [r1]
 80074b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1e5      	bne.n	800748a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2220      	movs	r2, #32
 80074c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2220      	movs	r2, #32
 80074ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	e00f      	b.n	80074fa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	4013      	ands	r3, r2
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	429a      	cmp	r2, r3
 80074e8:	bf0c      	ite	eq
 80074ea:	2301      	moveq	r3, #1
 80074ec:	2300      	movne	r3, #0
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	461a      	mov	r2, r3
 80074f2:	79fb      	ldrb	r3, [r7, #7]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d09f      	beq.n	8007438 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3740      	adds	r7, #64	; 0x40
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
	...

08007504 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007504:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007508:	b0c0      	sub	sp, #256	; 0x100
 800750a:	af00      	add	r7, sp, #0
 800750c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	691b      	ldr	r3, [r3, #16]
 8007518:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800751c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007520:	68d9      	ldr	r1, [r3, #12]
 8007522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	ea40 0301 	orr.w	r3, r0, r1
 800752c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800752e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007532:	689a      	ldr	r2, [r3, #8]
 8007534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	431a      	orrs	r2, r3
 800753c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007540:	695b      	ldr	r3, [r3, #20]
 8007542:	431a      	orrs	r2, r3
 8007544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007548:	69db      	ldr	r3, [r3, #28]
 800754a:	4313      	orrs	r3, r2
 800754c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800755c:	f021 010c 	bic.w	r1, r1, #12
 8007560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800756a:	430b      	orrs	r3, r1
 800756c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800756e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800757a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800757e:	6999      	ldr	r1, [r3, #24]
 8007580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	ea40 0301 	orr.w	r3, r0, r1
 800758a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800758c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	4b8f      	ldr	r3, [pc, #572]	; (80077d0 <UART_SetConfig+0x2cc>)
 8007594:	429a      	cmp	r2, r3
 8007596:	d005      	beq.n	80075a4 <UART_SetConfig+0xa0>
 8007598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	4b8d      	ldr	r3, [pc, #564]	; (80077d4 <UART_SetConfig+0x2d0>)
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d104      	bne.n	80075ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80075a4:	f7fe fe22 	bl	80061ec <HAL_RCC_GetPCLK2Freq>
 80075a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80075ac:	e003      	b.n	80075b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80075ae:	f7fe fe09 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 80075b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075ba:	69db      	ldr	r3, [r3, #28]
 80075bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075c0:	f040 810c 	bne.w	80077dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80075c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075c8:	2200      	movs	r2, #0
 80075ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80075ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80075d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80075d6:	4622      	mov	r2, r4
 80075d8:	462b      	mov	r3, r5
 80075da:	1891      	adds	r1, r2, r2
 80075dc:	65b9      	str	r1, [r7, #88]	; 0x58
 80075de:	415b      	adcs	r3, r3
 80075e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80075e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80075e6:	4621      	mov	r1, r4
 80075e8:	eb12 0801 	adds.w	r8, r2, r1
 80075ec:	4629      	mov	r1, r5
 80075ee:	eb43 0901 	adc.w	r9, r3, r1
 80075f2:	f04f 0200 	mov.w	r2, #0
 80075f6:	f04f 0300 	mov.w	r3, #0
 80075fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80075fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007602:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007606:	4690      	mov	r8, r2
 8007608:	4699      	mov	r9, r3
 800760a:	4623      	mov	r3, r4
 800760c:	eb18 0303 	adds.w	r3, r8, r3
 8007610:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007614:	462b      	mov	r3, r5
 8007616:	eb49 0303 	adc.w	r3, r9, r3
 800761a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800761e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800762a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800762e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007632:	460b      	mov	r3, r1
 8007634:	18db      	adds	r3, r3, r3
 8007636:	653b      	str	r3, [r7, #80]	; 0x50
 8007638:	4613      	mov	r3, r2
 800763a:	eb42 0303 	adc.w	r3, r2, r3
 800763e:	657b      	str	r3, [r7, #84]	; 0x54
 8007640:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007644:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007648:	f7f9 fb3e 	bl	8000cc8 <__aeabi_uldivmod>
 800764c:	4602      	mov	r2, r0
 800764e:	460b      	mov	r3, r1
 8007650:	4b61      	ldr	r3, [pc, #388]	; (80077d8 <UART_SetConfig+0x2d4>)
 8007652:	fba3 2302 	umull	r2, r3, r3, r2
 8007656:	095b      	lsrs	r3, r3, #5
 8007658:	011c      	lsls	r4, r3, #4
 800765a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800765e:	2200      	movs	r2, #0
 8007660:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007664:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007668:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800766c:	4642      	mov	r2, r8
 800766e:	464b      	mov	r3, r9
 8007670:	1891      	adds	r1, r2, r2
 8007672:	64b9      	str	r1, [r7, #72]	; 0x48
 8007674:	415b      	adcs	r3, r3
 8007676:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007678:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800767c:	4641      	mov	r1, r8
 800767e:	eb12 0a01 	adds.w	sl, r2, r1
 8007682:	4649      	mov	r1, r9
 8007684:	eb43 0b01 	adc.w	fp, r3, r1
 8007688:	f04f 0200 	mov.w	r2, #0
 800768c:	f04f 0300 	mov.w	r3, #0
 8007690:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007694:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007698:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800769c:	4692      	mov	sl, r2
 800769e:	469b      	mov	fp, r3
 80076a0:	4643      	mov	r3, r8
 80076a2:	eb1a 0303 	adds.w	r3, sl, r3
 80076a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80076aa:	464b      	mov	r3, r9
 80076ac:	eb4b 0303 	adc.w	r3, fp, r3
 80076b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80076b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80076c0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80076c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80076c8:	460b      	mov	r3, r1
 80076ca:	18db      	adds	r3, r3, r3
 80076cc:	643b      	str	r3, [r7, #64]	; 0x40
 80076ce:	4613      	mov	r3, r2
 80076d0:	eb42 0303 	adc.w	r3, r2, r3
 80076d4:	647b      	str	r3, [r7, #68]	; 0x44
 80076d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80076da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80076de:	f7f9 faf3 	bl	8000cc8 <__aeabi_uldivmod>
 80076e2:	4602      	mov	r2, r0
 80076e4:	460b      	mov	r3, r1
 80076e6:	4611      	mov	r1, r2
 80076e8:	4b3b      	ldr	r3, [pc, #236]	; (80077d8 <UART_SetConfig+0x2d4>)
 80076ea:	fba3 2301 	umull	r2, r3, r3, r1
 80076ee:	095b      	lsrs	r3, r3, #5
 80076f0:	2264      	movs	r2, #100	; 0x64
 80076f2:	fb02 f303 	mul.w	r3, r2, r3
 80076f6:	1acb      	subs	r3, r1, r3
 80076f8:	00db      	lsls	r3, r3, #3
 80076fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80076fe:	4b36      	ldr	r3, [pc, #216]	; (80077d8 <UART_SetConfig+0x2d4>)
 8007700:	fba3 2302 	umull	r2, r3, r3, r2
 8007704:	095b      	lsrs	r3, r3, #5
 8007706:	005b      	lsls	r3, r3, #1
 8007708:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800770c:	441c      	add	r4, r3
 800770e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007712:	2200      	movs	r2, #0
 8007714:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007718:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800771c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007720:	4642      	mov	r2, r8
 8007722:	464b      	mov	r3, r9
 8007724:	1891      	adds	r1, r2, r2
 8007726:	63b9      	str	r1, [r7, #56]	; 0x38
 8007728:	415b      	adcs	r3, r3
 800772a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800772c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007730:	4641      	mov	r1, r8
 8007732:	1851      	adds	r1, r2, r1
 8007734:	6339      	str	r1, [r7, #48]	; 0x30
 8007736:	4649      	mov	r1, r9
 8007738:	414b      	adcs	r3, r1
 800773a:	637b      	str	r3, [r7, #52]	; 0x34
 800773c:	f04f 0200 	mov.w	r2, #0
 8007740:	f04f 0300 	mov.w	r3, #0
 8007744:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007748:	4659      	mov	r1, fp
 800774a:	00cb      	lsls	r3, r1, #3
 800774c:	4651      	mov	r1, sl
 800774e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007752:	4651      	mov	r1, sl
 8007754:	00ca      	lsls	r2, r1, #3
 8007756:	4610      	mov	r0, r2
 8007758:	4619      	mov	r1, r3
 800775a:	4603      	mov	r3, r0
 800775c:	4642      	mov	r2, r8
 800775e:	189b      	adds	r3, r3, r2
 8007760:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007764:	464b      	mov	r3, r9
 8007766:	460a      	mov	r2, r1
 8007768:	eb42 0303 	adc.w	r3, r2, r3
 800776c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	2200      	movs	r2, #0
 8007778:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800777c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007780:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007784:	460b      	mov	r3, r1
 8007786:	18db      	adds	r3, r3, r3
 8007788:	62bb      	str	r3, [r7, #40]	; 0x28
 800778a:	4613      	mov	r3, r2
 800778c:	eb42 0303 	adc.w	r3, r2, r3
 8007790:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007792:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007796:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800779a:	f7f9 fa95 	bl	8000cc8 <__aeabi_uldivmod>
 800779e:	4602      	mov	r2, r0
 80077a0:	460b      	mov	r3, r1
 80077a2:	4b0d      	ldr	r3, [pc, #52]	; (80077d8 <UART_SetConfig+0x2d4>)
 80077a4:	fba3 1302 	umull	r1, r3, r3, r2
 80077a8:	095b      	lsrs	r3, r3, #5
 80077aa:	2164      	movs	r1, #100	; 0x64
 80077ac:	fb01 f303 	mul.w	r3, r1, r3
 80077b0:	1ad3      	subs	r3, r2, r3
 80077b2:	00db      	lsls	r3, r3, #3
 80077b4:	3332      	adds	r3, #50	; 0x32
 80077b6:	4a08      	ldr	r2, [pc, #32]	; (80077d8 <UART_SetConfig+0x2d4>)
 80077b8:	fba2 2303 	umull	r2, r3, r2, r3
 80077bc:	095b      	lsrs	r3, r3, #5
 80077be:	f003 0207 	and.w	r2, r3, #7
 80077c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4422      	add	r2, r4
 80077ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80077cc:	e106      	b.n	80079dc <UART_SetConfig+0x4d8>
 80077ce:	bf00      	nop
 80077d0:	40011000 	.word	0x40011000
 80077d4:	40011400 	.word	0x40011400
 80077d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80077dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077e0:	2200      	movs	r2, #0
 80077e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80077e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80077ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80077ee:	4642      	mov	r2, r8
 80077f0:	464b      	mov	r3, r9
 80077f2:	1891      	adds	r1, r2, r2
 80077f4:	6239      	str	r1, [r7, #32]
 80077f6:	415b      	adcs	r3, r3
 80077f8:	627b      	str	r3, [r7, #36]	; 0x24
 80077fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80077fe:	4641      	mov	r1, r8
 8007800:	1854      	adds	r4, r2, r1
 8007802:	4649      	mov	r1, r9
 8007804:	eb43 0501 	adc.w	r5, r3, r1
 8007808:	f04f 0200 	mov.w	r2, #0
 800780c:	f04f 0300 	mov.w	r3, #0
 8007810:	00eb      	lsls	r3, r5, #3
 8007812:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007816:	00e2      	lsls	r2, r4, #3
 8007818:	4614      	mov	r4, r2
 800781a:	461d      	mov	r5, r3
 800781c:	4643      	mov	r3, r8
 800781e:	18e3      	adds	r3, r4, r3
 8007820:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007824:	464b      	mov	r3, r9
 8007826:	eb45 0303 	adc.w	r3, r5, r3
 800782a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800782e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	2200      	movs	r2, #0
 8007836:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800783a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800783e:	f04f 0200 	mov.w	r2, #0
 8007842:	f04f 0300 	mov.w	r3, #0
 8007846:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800784a:	4629      	mov	r1, r5
 800784c:	008b      	lsls	r3, r1, #2
 800784e:	4621      	mov	r1, r4
 8007850:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007854:	4621      	mov	r1, r4
 8007856:	008a      	lsls	r2, r1, #2
 8007858:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800785c:	f7f9 fa34 	bl	8000cc8 <__aeabi_uldivmod>
 8007860:	4602      	mov	r2, r0
 8007862:	460b      	mov	r3, r1
 8007864:	4b60      	ldr	r3, [pc, #384]	; (80079e8 <UART_SetConfig+0x4e4>)
 8007866:	fba3 2302 	umull	r2, r3, r3, r2
 800786a:	095b      	lsrs	r3, r3, #5
 800786c:	011c      	lsls	r4, r3, #4
 800786e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007872:	2200      	movs	r2, #0
 8007874:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007878:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800787c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007880:	4642      	mov	r2, r8
 8007882:	464b      	mov	r3, r9
 8007884:	1891      	adds	r1, r2, r2
 8007886:	61b9      	str	r1, [r7, #24]
 8007888:	415b      	adcs	r3, r3
 800788a:	61fb      	str	r3, [r7, #28]
 800788c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007890:	4641      	mov	r1, r8
 8007892:	1851      	adds	r1, r2, r1
 8007894:	6139      	str	r1, [r7, #16]
 8007896:	4649      	mov	r1, r9
 8007898:	414b      	adcs	r3, r1
 800789a:	617b      	str	r3, [r7, #20]
 800789c:	f04f 0200 	mov.w	r2, #0
 80078a0:	f04f 0300 	mov.w	r3, #0
 80078a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80078a8:	4659      	mov	r1, fp
 80078aa:	00cb      	lsls	r3, r1, #3
 80078ac:	4651      	mov	r1, sl
 80078ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078b2:	4651      	mov	r1, sl
 80078b4:	00ca      	lsls	r2, r1, #3
 80078b6:	4610      	mov	r0, r2
 80078b8:	4619      	mov	r1, r3
 80078ba:	4603      	mov	r3, r0
 80078bc:	4642      	mov	r2, r8
 80078be:	189b      	adds	r3, r3, r2
 80078c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80078c4:	464b      	mov	r3, r9
 80078c6:	460a      	mov	r2, r1
 80078c8:	eb42 0303 	adc.w	r3, r2, r3
 80078cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80078d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	2200      	movs	r2, #0
 80078d8:	67bb      	str	r3, [r7, #120]	; 0x78
 80078da:	67fa      	str	r2, [r7, #124]	; 0x7c
 80078dc:	f04f 0200 	mov.w	r2, #0
 80078e0:	f04f 0300 	mov.w	r3, #0
 80078e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80078e8:	4649      	mov	r1, r9
 80078ea:	008b      	lsls	r3, r1, #2
 80078ec:	4641      	mov	r1, r8
 80078ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078f2:	4641      	mov	r1, r8
 80078f4:	008a      	lsls	r2, r1, #2
 80078f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80078fa:	f7f9 f9e5 	bl	8000cc8 <__aeabi_uldivmod>
 80078fe:	4602      	mov	r2, r0
 8007900:	460b      	mov	r3, r1
 8007902:	4611      	mov	r1, r2
 8007904:	4b38      	ldr	r3, [pc, #224]	; (80079e8 <UART_SetConfig+0x4e4>)
 8007906:	fba3 2301 	umull	r2, r3, r3, r1
 800790a:	095b      	lsrs	r3, r3, #5
 800790c:	2264      	movs	r2, #100	; 0x64
 800790e:	fb02 f303 	mul.w	r3, r2, r3
 8007912:	1acb      	subs	r3, r1, r3
 8007914:	011b      	lsls	r3, r3, #4
 8007916:	3332      	adds	r3, #50	; 0x32
 8007918:	4a33      	ldr	r2, [pc, #204]	; (80079e8 <UART_SetConfig+0x4e4>)
 800791a:	fba2 2303 	umull	r2, r3, r2, r3
 800791e:	095b      	lsrs	r3, r3, #5
 8007920:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007924:	441c      	add	r4, r3
 8007926:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800792a:	2200      	movs	r2, #0
 800792c:	673b      	str	r3, [r7, #112]	; 0x70
 800792e:	677a      	str	r2, [r7, #116]	; 0x74
 8007930:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007934:	4642      	mov	r2, r8
 8007936:	464b      	mov	r3, r9
 8007938:	1891      	adds	r1, r2, r2
 800793a:	60b9      	str	r1, [r7, #8]
 800793c:	415b      	adcs	r3, r3
 800793e:	60fb      	str	r3, [r7, #12]
 8007940:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007944:	4641      	mov	r1, r8
 8007946:	1851      	adds	r1, r2, r1
 8007948:	6039      	str	r1, [r7, #0]
 800794a:	4649      	mov	r1, r9
 800794c:	414b      	adcs	r3, r1
 800794e:	607b      	str	r3, [r7, #4]
 8007950:	f04f 0200 	mov.w	r2, #0
 8007954:	f04f 0300 	mov.w	r3, #0
 8007958:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800795c:	4659      	mov	r1, fp
 800795e:	00cb      	lsls	r3, r1, #3
 8007960:	4651      	mov	r1, sl
 8007962:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007966:	4651      	mov	r1, sl
 8007968:	00ca      	lsls	r2, r1, #3
 800796a:	4610      	mov	r0, r2
 800796c:	4619      	mov	r1, r3
 800796e:	4603      	mov	r3, r0
 8007970:	4642      	mov	r2, r8
 8007972:	189b      	adds	r3, r3, r2
 8007974:	66bb      	str	r3, [r7, #104]	; 0x68
 8007976:	464b      	mov	r3, r9
 8007978:	460a      	mov	r2, r1
 800797a:	eb42 0303 	adc.w	r3, r2, r3
 800797e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	663b      	str	r3, [r7, #96]	; 0x60
 800798a:	667a      	str	r2, [r7, #100]	; 0x64
 800798c:	f04f 0200 	mov.w	r2, #0
 8007990:	f04f 0300 	mov.w	r3, #0
 8007994:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007998:	4649      	mov	r1, r9
 800799a:	008b      	lsls	r3, r1, #2
 800799c:	4641      	mov	r1, r8
 800799e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80079a2:	4641      	mov	r1, r8
 80079a4:	008a      	lsls	r2, r1, #2
 80079a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80079aa:	f7f9 f98d 	bl	8000cc8 <__aeabi_uldivmod>
 80079ae:	4602      	mov	r2, r0
 80079b0:	460b      	mov	r3, r1
 80079b2:	4b0d      	ldr	r3, [pc, #52]	; (80079e8 <UART_SetConfig+0x4e4>)
 80079b4:	fba3 1302 	umull	r1, r3, r3, r2
 80079b8:	095b      	lsrs	r3, r3, #5
 80079ba:	2164      	movs	r1, #100	; 0x64
 80079bc:	fb01 f303 	mul.w	r3, r1, r3
 80079c0:	1ad3      	subs	r3, r2, r3
 80079c2:	011b      	lsls	r3, r3, #4
 80079c4:	3332      	adds	r3, #50	; 0x32
 80079c6:	4a08      	ldr	r2, [pc, #32]	; (80079e8 <UART_SetConfig+0x4e4>)
 80079c8:	fba2 2303 	umull	r2, r3, r2, r3
 80079cc:	095b      	lsrs	r3, r3, #5
 80079ce:	f003 020f 	and.w	r2, r3, #15
 80079d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4422      	add	r2, r4
 80079da:	609a      	str	r2, [r3, #8]
}
 80079dc:	bf00      	nop
 80079de:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80079e2:	46bd      	mov	sp, r7
 80079e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079e8:	51eb851f 	.word	0x51eb851f

080079ec <__cvt>:
 80079ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079f0:	ec55 4b10 	vmov	r4, r5, d0
 80079f4:	2d00      	cmp	r5, #0
 80079f6:	460e      	mov	r6, r1
 80079f8:	4619      	mov	r1, r3
 80079fa:	462b      	mov	r3, r5
 80079fc:	bfbb      	ittet	lt
 80079fe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007a02:	461d      	movlt	r5, r3
 8007a04:	2300      	movge	r3, #0
 8007a06:	232d      	movlt	r3, #45	; 0x2d
 8007a08:	700b      	strb	r3, [r1, #0]
 8007a0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007a10:	4691      	mov	r9, r2
 8007a12:	f023 0820 	bic.w	r8, r3, #32
 8007a16:	bfbc      	itt	lt
 8007a18:	4622      	movlt	r2, r4
 8007a1a:	4614      	movlt	r4, r2
 8007a1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007a20:	d005      	beq.n	8007a2e <__cvt+0x42>
 8007a22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007a26:	d100      	bne.n	8007a2a <__cvt+0x3e>
 8007a28:	3601      	adds	r6, #1
 8007a2a:	2102      	movs	r1, #2
 8007a2c:	e000      	b.n	8007a30 <__cvt+0x44>
 8007a2e:	2103      	movs	r1, #3
 8007a30:	ab03      	add	r3, sp, #12
 8007a32:	9301      	str	r3, [sp, #4]
 8007a34:	ab02      	add	r3, sp, #8
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	ec45 4b10 	vmov	d0, r4, r5
 8007a3c:	4653      	mov	r3, sl
 8007a3e:	4632      	mov	r2, r6
 8007a40:	f001 f9be 	bl	8008dc0 <_dtoa_r>
 8007a44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007a48:	4607      	mov	r7, r0
 8007a4a:	d102      	bne.n	8007a52 <__cvt+0x66>
 8007a4c:	f019 0f01 	tst.w	r9, #1
 8007a50:	d022      	beq.n	8007a98 <__cvt+0xac>
 8007a52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007a56:	eb07 0906 	add.w	r9, r7, r6
 8007a5a:	d110      	bne.n	8007a7e <__cvt+0x92>
 8007a5c:	783b      	ldrb	r3, [r7, #0]
 8007a5e:	2b30      	cmp	r3, #48	; 0x30
 8007a60:	d10a      	bne.n	8007a78 <__cvt+0x8c>
 8007a62:	2200      	movs	r2, #0
 8007a64:	2300      	movs	r3, #0
 8007a66:	4620      	mov	r0, r4
 8007a68:	4629      	mov	r1, r5
 8007a6a:	f7f9 f84d 	bl	8000b08 <__aeabi_dcmpeq>
 8007a6e:	b918      	cbnz	r0, 8007a78 <__cvt+0x8c>
 8007a70:	f1c6 0601 	rsb	r6, r6, #1
 8007a74:	f8ca 6000 	str.w	r6, [sl]
 8007a78:	f8da 3000 	ldr.w	r3, [sl]
 8007a7c:	4499      	add	r9, r3
 8007a7e:	2200      	movs	r2, #0
 8007a80:	2300      	movs	r3, #0
 8007a82:	4620      	mov	r0, r4
 8007a84:	4629      	mov	r1, r5
 8007a86:	f7f9 f83f 	bl	8000b08 <__aeabi_dcmpeq>
 8007a8a:	b108      	cbz	r0, 8007a90 <__cvt+0xa4>
 8007a8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a90:	2230      	movs	r2, #48	; 0x30
 8007a92:	9b03      	ldr	r3, [sp, #12]
 8007a94:	454b      	cmp	r3, r9
 8007a96:	d307      	bcc.n	8007aa8 <__cvt+0xbc>
 8007a98:	9b03      	ldr	r3, [sp, #12]
 8007a9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a9c:	1bdb      	subs	r3, r3, r7
 8007a9e:	4638      	mov	r0, r7
 8007aa0:	6013      	str	r3, [r2, #0]
 8007aa2:	b004      	add	sp, #16
 8007aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aa8:	1c59      	adds	r1, r3, #1
 8007aaa:	9103      	str	r1, [sp, #12]
 8007aac:	701a      	strb	r2, [r3, #0]
 8007aae:	e7f0      	b.n	8007a92 <__cvt+0xa6>

08007ab0 <__exponent>:
 8007ab0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2900      	cmp	r1, #0
 8007ab6:	bfb8      	it	lt
 8007ab8:	4249      	neglt	r1, r1
 8007aba:	f803 2b02 	strb.w	r2, [r3], #2
 8007abe:	bfb4      	ite	lt
 8007ac0:	222d      	movlt	r2, #45	; 0x2d
 8007ac2:	222b      	movge	r2, #43	; 0x2b
 8007ac4:	2909      	cmp	r1, #9
 8007ac6:	7042      	strb	r2, [r0, #1]
 8007ac8:	dd2a      	ble.n	8007b20 <__exponent+0x70>
 8007aca:	f10d 0207 	add.w	r2, sp, #7
 8007ace:	4617      	mov	r7, r2
 8007ad0:	260a      	movs	r6, #10
 8007ad2:	4694      	mov	ip, r2
 8007ad4:	fb91 f5f6 	sdiv	r5, r1, r6
 8007ad8:	fb06 1415 	mls	r4, r6, r5, r1
 8007adc:	3430      	adds	r4, #48	; 0x30
 8007ade:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	2c63      	cmp	r4, #99	; 0x63
 8007ae6:	f102 32ff 	add.w	r2, r2, #4294967295
 8007aea:	4629      	mov	r1, r5
 8007aec:	dcf1      	bgt.n	8007ad2 <__exponent+0x22>
 8007aee:	3130      	adds	r1, #48	; 0x30
 8007af0:	f1ac 0402 	sub.w	r4, ip, #2
 8007af4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007af8:	1c41      	adds	r1, r0, #1
 8007afa:	4622      	mov	r2, r4
 8007afc:	42ba      	cmp	r2, r7
 8007afe:	d30a      	bcc.n	8007b16 <__exponent+0x66>
 8007b00:	f10d 0209 	add.w	r2, sp, #9
 8007b04:	eba2 020c 	sub.w	r2, r2, ip
 8007b08:	42bc      	cmp	r4, r7
 8007b0a:	bf88      	it	hi
 8007b0c:	2200      	movhi	r2, #0
 8007b0e:	4413      	add	r3, r2
 8007b10:	1a18      	subs	r0, r3, r0
 8007b12:	b003      	add	sp, #12
 8007b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b16:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007b1a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007b1e:	e7ed      	b.n	8007afc <__exponent+0x4c>
 8007b20:	2330      	movs	r3, #48	; 0x30
 8007b22:	3130      	adds	r1, #48	; 0x30
 8007b24:	7083      	strb	r3, [r0, #2]
 8007b26:	70c1      	strb	r1, [r0, #3]
 8007b28:	1d03      	adds	r3, r0, #4
 8007b2a:	e7f1      	b.n	8007b10 <__exponent+0x60>

08007b2c <_printf_float>:
 8007b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b30:	ed2d 8b02 	vpush	{d8}
 8007b34:	b08d      	sub	sp, #52	; 0x34
 8007b36:	460c      	mov	r4, r1
 8007b38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007b3c:	4616      	mov	r6, r2
 8007b3e:	461f      	mov	r7, r3
 8007b40:	4605      	mov	r5, r0
 8007b42:	f001 f82b 	bl	8008b9c <_localeconv_r>
 8007b46:	f8d0 a000 	ldr.w	sl, [r0]
 8007b4a:	4650      	mov	r0, sl
 8007b4c:	f7f8 fbb0 	bl	80002b0 <strlen>
 8007b50:	2300      	movs	r3, #0
 8007b52:	930a      	str	r3, [sp, #40]	; 0x28
 8007b54:	6823      	ldr	r3, [r4, #0]
 8007b56:	9305      	str	r3, [sp, #20]
 8007b58:	f8d8 3000 	ldr.w	r3, [r8]
 8007b5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007b60:	3307      	adds	r3, #7
 8007b62:	f023 0307 	bic.w	r3, r3, #7
 8007b66:	f103 0208 	add.w	r2, r3, #8
 8007b6a:	f8c8 2000 	str.w	r2, [r8]
 8007b6e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007b72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b76:	9307      	str	r3, [sp, #28]
 8007b78:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b7c:	ee08 0a10 	vmov	s16, r0
 8007b80:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007b84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b88:	4b9e      	ldr	r3, [pc, #632]	; (8007e04 <_printf_float+0x2d8>)
 8007b8a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b8e:	f7f8 ffed 	bl	8000b6c <__aeabi_dcmpun>
 8007b92:	bb88      	cbnz	r0, 8007bf8 <_printf_float+0xcc>
 8007b94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b98:	4b9a      	ldr	r3, [pc, #616]	; (8007e04 <_printf_float+0x2d8>)
 8007b9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b9e:	f7f8 ffc7 	bl	8000b30 <__aeabi_dcmple>
 8007ba2:	bb48      	cbnz	r0, 8007bf8 <_printf_float+0xcc>
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	4640      	mov	r0, r8
 8007baa:	4649      	mov	r1, r9
 8007bac:	f7f8 ffb6 	bl	8000b1c <__aeabi_dcmplt>
 8007bb0:	b110      	cbz	r0, 8007bb8 <_printf_float+0x8c>
 8007bb2:	232d      	movs	r3, #45	; 0x2d
 8007bb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bb8:	4a93      	ldr	r2, [pc, #588]	; (8007e08 <_printf_float+0x2dc>)
 8007bba:	4b94      	ldr	r3, [pc, #592]	; (8007e0c <_printf_float+0x2e0>)
 8007bbc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007bc0:	bf94      	ite	ls
 8007bc2:	4690      	movls	r8, r2
 8007bc4:	4698      	movhi	r8, r3
 8007bc6:	2303      	movs	r3, #3
 8007bc8:	6123      	str	r3, [r4, #16]
 8007bca:	9b05      	ldr	r3, [sp, #20]
 8007bcc:	f023 0304 	bic.w	r3, r3, #4
 8007bd0:	6023      	str	r3, [r4, #0]
 8007bd2:	f04f 0900 	mov.w	r9, #0
 8007bd6:	9700      	str	r7, [sp, #0]
 8007bd8:	4633      	mov	r3, r6
 8007bda:	aa0b      	add	r2, sp, #44	; 0x2c
 8007bdc:	4621      	mov	r1, r4
 8007bde:	4628      	mov	r0, r5
 8007be0:	f000 f9da 	bl	8007f98 <_printf_common>
 8007be4:	3001      	adds	r0, #1
 8007be6:	f040 8090 	bne.w	8007d0a <_printf_float+0x1de>
 8007bea:	f04f 30ff 	mov.w	r0, #4294967295
 8007bee:	b00d      	add	sp, #52	; 0x34
 8007bf0:	ecbd 8b02 	vpop	{d8}
 8007bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf8:	4642      	mov	r2, r8
 8007bfa:	464b      	mov	r3, r9
 8007bfc:	4640      	mov	r0, r8
 8007bfe:	4649      	mov	r1, r9
 8007c00:	f7f8 ffb4 	bl	8000b6c <__aeabi_dcmpun>
 8007c04:	b140      	cbz	r0, 8007c18 <_printf_float+0xec>
 8007c06:	464b      	mov	r3, r9
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	bfbc      	itt	lt
 8007c0c:	232d      	movlt	r3, #45	; 0x2d
 8007c0e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007c12:	4a7f      	ldr	r2, [pc, #508]	; (8007e10 <_printf_float+0x2e4>)
 8007c14:	4b7f      	ldr	r3, [pc, #508]	; (8007e14 <_printf_float+0x2e8>)
 8007c16:	e7d1      	b.n	8007bbc <_printf_float+0x90>
 8007c18:	6863      	ldr	r3, [r4, #4]
 8007c1a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007c1e:	9206      	str	r2, [sp, #24]
 8007c20:	1c5a      	adds	r2, r3, #1
 8007c22:	d13f      	bne.n	8007ca4 <_printf_float+0x178>
 8007c24:	2306      	movs	r3, #6
 8007c26:	6063      	str	r3, [r4, #4]
 8007c28:	9b05      	ldr	r3, [sp, #20]
 8007c2a:	6861      	ldr	r1, [r4, #4]
 8007c2c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007c30:	2300      	movs	r3, #0
 8007c32:	9303      	str	r3, [sp, #12]
 8007c34:	ab0a      	add	r3, sp, #40	; 0x28
 8007c36:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007c3a:	ab09      	add	r3, sp, #36	; 0x24
 8007c3c:	ec49 8b10 	vmov	d0, r8, r9
 8007c40:	9300      	str	r3, [sp, #0]
 8007c42:	6022      	str	r2, [r4, #0]
 8007c44:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007c48:	4628      	mov	r0, r5
 8007c4a:	f7ff fecf 	bl	80079ec <__cvt>
 8007c4e:	9b06      	ldr	r3, [sp, #24]
 8007c50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c52:	2b47      	cmp	r3, #71	; 0x47
 8007c54:	4680      	mov	r8, r0
 8007c56:	d108      	bne.n	8007c6a <_printf_float+0x13e>
 8007c58:	1cc8      	adds	r0, r1, #3
 8007c5a:	db02      	blt.n	8007c62 <_printf_float+0x136>
 8007c5c:	6863      	ldr	r3, [r4, #4]
 8007c5e:	4299      	cmp	r1, r3
 8007c60:	dd41      	ble.n	8007ce6 <_printf_float+0x1ba>
 8007c62:	f1ab 0302 	sub.w	r3, fp, #2
 8007c66:	fa5f fb83 	uxtb.w	fp, r3
 8007c6a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007c6e:	d820      	bhi.n	8007cb2 <_printf_float+0x186>
 8007c70:	3901      	subs	r1, #1
 8007c72:	465a      	mov	r2, fp
 8007c74:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007c78:	9109      	str	r1, [sp, #36]	; 0x24
 8007c7a:	f7ff ff19 	bl	8007ab0 <__exponent>
 8007c7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c80:	1813      	adds	r3, r2, r0
 8007c82:	2a01      	cmp	r2, #1
 8007c84:	4681      	mov	r9, r0
 8007c86:	6123      	str	r3, [r4, #16]
 8007c88:	dc02      	bgt.n	8007c90 <_printf_float+0x164>
 8007c8a:	6822      	ldr	r2, [r4, #0]
 8007c8c:	07d2      	lsls	r2, r2, #31
 8007c8e:	d501      	bpl.n	8007c94 <_printf_float+0x168>
 8007c90:	3301      	adds	r3, #1
 8007c92:	6123      	str	r3, [r4, #16]
 8007c94:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d09c      	beq.n	8007bd6 <_printf_float+0xaa>
 8007c9c:	232d      	movs	r3, #45	; 0x2d
 8007c9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ca2:	e798      	b.n	8007bd6 <_printf_float+0xaa>
 8007ca4:	9a06      	ldr	r2, [sp, #24]
 8007ca6:	2a47      	cmp	r2, #71	; 0x47
 8007ca8:	d1be      	bne.n	8007c28 <_printf_float+0xfc>
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d1bc      	bne.n	8007c28 <_printf_float+0xfc>
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e7b9      	b.n	8007c26 <_printf_float+0xfa>
 8007cb2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007cb6:	d118      	bne.n	8007cea <_printf_float+0x1be>
 8007cb8:	2900      	cmp	r1, #0
 8007cba:	6863      	ldr	r3, [r4, #4]
 8007cbc:	dd0b      	ble.n	8007cd6 <_printf_float+0x1aa>
 8007cbe:	6121      	str	r1, [r4, #16]
 8007cc0:	b913      	cbnz	r3, 8007cc8 <_printf_float+0x19c>
 8007cc2:	6822      	ldr	r2, [r4, #0]
 8007cc4:	07d0      	lsls	r0, r2, #31
 8007cc6:	d502      	bpl.n	8007cce <_printf_float+0x1a2>
 8007cc8:	3301      	adds	r3, #1
 8007cca:	440b      	add	r3, r1
 8007ccc:	6123      	str	r3, [r4, #16]
 8007cce:	65a1      	str	r1, [r4, #88]	; 0x58
 8007cd0:	f04f 0900 	mov.w	r9, #0
 8007cd4:	e7de      	b.n	8007c94 <_printf_float+0x168>
 8007cd6:	b913      	cbnz	r3, 8007cde <_printf_float+0x1b2>
 8007cd8:	6822      	ldr	r2, [r4, #0]
 8007cda:	07d2      	lsls	r2, r2, #31
 8007cdc:	d501      	bpl.n	8007ce2 <_printf_float+0x1b6>
 8007cde:	3302      	adds	r3, #2
 8007ce0:	e7f4      	b.n	8007ccc <_printf_float+0x1a0>
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e7f2      	b.n	8007ccc <_printf_float+0x1a0>
 8007ce6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007cea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cec:	4299      	cmp	r1, r3
 8007cee:	db05      	blt.n	8007cfc <_printf_float+0x1d0>
 8007cf0:	6823      	ldr	r3, [r4, #0]
 8007cf2:	6121      	str	r1, [r4, #16]
 8007cf4:	07d8      	lsls	r0, r3, #31
 8007cf6:	d5ea      	bpl.n	8007cce <_printf_float+0x1a2>
 8007cf8:	1c4b      	adds	r3, r1, #1
 8007cfa:	e7e7      	b.n	8007ccc <_printf_float+0x1a0>
 8007cfc:	2900      	cmp	r1, #0
 8007cfe:	bfd4      	ite	le
 8007d00:	f1c1 0202 	rsble	r2, r1, #2
 8007d04:	2201      	movgt	r2, #1
 8007d06:	4413      	add	r3, r2
 8007d08:	e7e0      	b.n	8007ccc <_printf_float+0x1a0>
 8007d0a:	6823      	ldr	r3, [r4, #0]
 8007d0c:	055a      	lsls	r2, r3, #21
 8007d0e:	d407      	bmi.n	8007d20 <_printf_float+0x1f4>
 8007d10:	6923      	ldr	r3, [r4, #16]
 8007d12:	4642      	mov	r2, r8
 8007d14:	4631      	mov	r1, r6
 8007d16:	4628      	mov	r0, r5
 8007d18:	47b8      	blx	r7
 8007d1a:	3001      	adds	r0, #1
 8007d1c:	d12c      	bne.n	8007d78 <_printf_float+0x24c>
 8007d1e:	e764      	b.n	8007bea <_printf_float+0xbe>
 8007d20:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007d24:	f240 80e0 	bls.w	8007ee8 <_printf_float+0x3bc>
 8007d28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	2300      	movs	r3, #0
 8007d30:	f7f8 feea 	bl	8000b08 <__aeabi_dcmpeq>
 8007d34:	2800      	cmp	r0, #0
 8007d36:	d034      	beq.n	8007da2 <_printf_float+0x276>
 8007d38:	4a37      	ldr	r2, [pc, #220]	; (8007e18 <_printf_float+0x2ec>)
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	4631      	mov	r1, r6
 8007d3e:	4628      	mov	r0, r5
 8007d40:	47b8      	blx	r7
 8007d42:	3001      	adds	r0, #1
 8007d44:	f43f af51 	beq.w	8007bea <_printf_float+0xbe>
 8007d48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	db02      	blt.n	8007d56 <_printf_float+0x22a>
 8007d50:	6823      	ldr	r3, [r4, #0]
 8007d52:	07d8      	lsls	r0, r3, #31
 8007d54:	d510      	bpl.n	8007d78 <_printf_float+0x24c>
 8007d56:	ee18 3a10 	vmov	r3, s16
 8007d5a:	4652      	mov	r2, sl
 8007d5c:	4631      	mov	r1, r6
 8007d5e:	4628      	mov	r0, r5
 8007d60:	47b8      	blx	r7
 8007d62:	3001      	adds	r0, #1
 8007d64:	f43f af41 	beq.w	8007bea <_printf_float+0xbe>
 8007d68:	f04f 0800 	mov.w	r8, #0
 8007d6c:	f104 091a 	add.w	r9, r4, #26
 8007d70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d72:	3b01      	subs	r3, #1
 8007d74:	4543      	cmp	r3, r8
 8007d76:	dc09      	bgt.n	8007d8c <_printf_float+0x260>
 8007d78:	6823      	ldr	r3, [r4, #0]
 8007d7a:	079b      	lsls	r3, r3, #30
 8007d7c:	f100 8107 	bmi.w	8007f8e <_printf_float+0x462>
 8007d80:	68e0      	ldr	r0, [r4, #12]
 8007d82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d84:	4298      	cmp	r0, r3
 8007d86:	bfb8      	it	lt
 8007d88:	4618      	movlt	r0, r3
 8007d8a:	e730      	b.n	8007bee <_printf_float+0xc2>
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	464a      	mov	r2, r9
 8007d90:	4631      	mov	r1, r6
 8007d92:	4628      	mov	r0, r5
 8007d94:	47b8      	blx	r7
 8007d96:	3001      	adds	r0, #1
 8007d98:	f43f af27 	beq.w	8007bea <_printf_float+0xbe>
 8007d9c:	f108 0801 	add.w	r8, r8, #1
 8007da0:	e7e6      	b.n	8007d70 <_printf_float+0x244>
 8007da2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	dc39      	bgt.n	8007e1c <_printf_float+0x2f0>
 8007da8:	4a1b      	ldr	r2, [pc, #108]	; (8007e18 <_printf_float+0x2ec>)
 8007daa:	2301      	movs	r3, #1
 8007dac:	4631      	mov	r1, r6
 8007dae:	4628      	mov	r0, r5
 8007db0:	47b8      	blx	r7
 8007db2:	3001      	adds	r0, #1
 8007db4:	f43f af19 	beq.w	8007bea <_printf_float+0xbe>
 8007db8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	d102      	bne.n	8007dc6 <_printf_float+0x29a>
 8007dc0:	6823      	ldr	r3, [r4, #0]
 8007dc2:	07d9      	lsls	r1, r3, #31
 8007dc4:	d5d8      	bpl.n	8007d78 <_printf_float+0x24c>
 8007dc6:	ee18 3a10 	vmov	r3, s16
 8007dca:	4652      	mov	r2, sl
 8007dcc:	4631      	mov	r1, r6
 8007dce:	4628      	mov	r0, r5
 8007dd0:	47b8      	blx	r7
 8007dd2:	3001      	adds	r0, #1
 8007dd4:	f43f af09 	beq.w	8007bea <_printf_float+0xbe>
 8007dd8:	f04f 0900 	mov.w	r9, #0
 8007ddc:	f104 0a1a 	add.w	sl, r4, #26
 8007de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007de2:	425b      	negs	r3, r3
 8007de4:	454b      	cmp	r3, r9
 8007de6:	dc01      	bgt.n	8007dec <_printf_float+0x2c0>
 8007de8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dea:	e792      	b.n	8007d12 <_printf_float+0x1e6>
 8007dec:	2301      	movs	r3, #1
 8007dee:	4652      	mov	r2, sl
 8007df0:	4631      	mov	r1, r6
 8007df2:	4628      	mov	r0, r5
 8007df4:	47b8      	blx	r7
 8007df6:	3001      	adds	r0, #1
 8007df8:	f43f aef7 	beq.w	8007bea <_printf_float+0xbe>
 8007dfc:	f109 0901 	add.w	r9, r9, #1
 8007e00:	e7ee      	b.n	8007de0 <_printf_float+0x2b4>
 8007e02:	bf00      	nop
 8007e04:	7fefffff 	.word	0x7fefffff
 8007e08:	0800cc9c 	.word	0x0800cc9c
 8007e0c:	0800cca0 	.word	0x0800cca0
 8007e10:	0800cca4 	.word	0x0800cca4
 8007e14:	0800cca8 	.word	0x0800cca8
 8007e18:	0800d038 	.word	0x0800d038
 8007e1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e20:	429a      	cmp	r2, r3
 8007e22:	bfa8      	it	ge
 8007e24:	461a      	movge	r2, r3
 8007e26:	2a00      	cmp	r2, #0
 8007e28:	4691      	mov	r9, r2
 8007e2a:	dc37      	bgt.n	8007e9c <_printf_float+0x370>
 8007e2c:	f04f 0b00 	mov.w	fp, #0
 8007e30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e34:	f104 021a 	add.w	r2, r4, #26
 8007e38:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e3a:	9305      	str	r3, [sp, #20]
 8007e3c:	eba3 0309 	sub.w	r3, r3, r9
 8007e40:	455b      	cmp	r3, fp
 8007e42:	dc33      	bgt.n	8007eac <_printf_float+0x380>
 8007e44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	db3b      	blt.n	8007ec4 <_printf_float+0x398>
 8007e4c:	6823      	ldr	r3, [r4, #0]
 8007e4e:	07da      	lsls	r2, r3, #31
 8007e50:	d438      	bmi.n	8007ec4 <_printf_float+0x398>
 8007e52:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007e56:	eba2 0903 	sub.w	r9, r2, r3
 8007e5a:	9b05      	ldr	r3, [sp, #20]
 8007e5c:	1ad2      	subs	r2, r2, r3
 8007e5e:	4591      	cmp	r9, r2
 8007e60:	bfa8      	it	ge
 8007e62:	4691      	movge	r9, r2
 8007e64:	f1b9 0f00 	cmp.w	r9, #0
 8007e68:	dc35      	bgt.n	8007ed6 <_printf_float+0x3aa>
 8007e6a:	f04f 0800 	mov.w	r8, #0
 8007e6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e72:	f104 0a1a 	add.w	sl, r4, #26
 8007e76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e7a:	1a9b      	subs	r3, r3, r2
 8007e7c:	eba3 0309 	sub.w	r3, r3, r9
 8007e80:	4543      	cmp	r3, r8
 8007e82:	f77f af79 	ble.w	8007d78 <_printf_float+0x24c>
 8007e86:	2301      	movs	r3, #1
 8007e88:	4652      	mov	r2, sl
 8007e8a:	4631      	mov	r1, r6
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	47b8      	blx	r7
 8007e90:	3001      	adds	r0, #1
 8007e92:	f43f aeaa 	beq.w	8007bea <_printf_float+0xbe>
 8007e96:	f108 0801 	add.w	r8, r8, #1
 8007e9a:	e7ec      	b.n	8007e76 <_printf_float+0x34a>
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	4631      	mov	r1, r6
 8007ea0:	4642      	mov	r2, r8
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	47b8      	blx	r7
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	d1c0      	bne.n	8007e2c <_printf_float+0x300>
 8007eaa:	e69e      	b.n	8007bea <_printf_float+0xbe>
 8007eac:	2301      	movs	r3, #1
 8007eae:	4631      	mov	r1, r6
 8007eb0:	4628      	mov	r0, r5
 8007eb2:	9205      	str	r2, [sp, #20]
 8007eb4:	47b8      	blx	r7
 8007eb6:	3001      	adds	r0, #1
 8007eb8:	f43f ae97 	beq.w	8007bea <_printf_float+0xbe>
 8007ebc:	9a05      	ldr	r2, [sp, #20]
 8007ebe:	f10b 0b01 	add.w	fp, fp, #1
 8007ec2:	e7b9      	b.n	8007e38 <_printf_float+0x30c>
 8007ec4:	ee18 3a10 	vmov	r3, s16
 8007ec8:	4652      	mov	r2, sl
 8007eca:	4631      	mov	r1, r6
 8007ecc:	4628      	mov	r0, r5
 8007ece:	47b8      	blx	r7
 8007ed0:	3001      	adds	r0, #1
 8007ed2:	d1be      	bne.n	8007e52 <_printf_float+0x326>
 8007ed4:	e689      	b.n	8007bea <_printf_float+0xbe>
 8007ed6:	9a05      	ldr	r2, [sp, #20]
 8007ed8:	464b      	mov	r3, r9
 8007eda:	4442      	add	r2, r8
 8007edc:	4631      	mov	r1, r6
 8007ede:	4628      	mov	r0, r5
 8007ee0:	47b8      	blx	r7
 8007ee2:	3001      	adds	r0, #1
 8007ee4:	d1c1      	bne.n	8007e6a <_printf_float+0x33e>
 8007ee6:	e680      	b.n	8007bea <_printf_float+0xbe>
 8007ee8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007eea:	2a01      	cmp	r2, #1
 8007eec:	dc01      	bgt.n	8007ef2 <_printf_float+0x3c6>
 8007eee:	07db      	lsls	r3, r3, #31
 8007ef0:	d53a      	bpl.n	8007f68 <_printf_float+0x43c>
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	4642      	mov	r2, r8
 8007ef6:	4631      	mov	r1, r6
 8007ef8:	4628      	mov	r0, r5
 8007efa:	47b8      	blx	r7
 8007efc:	3001      	adds	r0, #1
 8007efe:	f43f ae74 	beq.w	8007bea <_printf_float+0xbe>
 8007f02:	ee18 3a10 	vmov	r3, s16
 8007f06:	4652      	mov	r2, sl
 8007f08:	4631      	mov	r1, r6
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	47b8      	blx	r7
 8007f0e:	3001      	adds	r0, #1
 8007f10:	f43f ae6b 	beq.w	8007bea <_printf_float+0xbe>
 8007f14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007f18:	2200      	movs	r2, #0
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007f20:	f7f8 fdf2 	bl	8000b08 <__aeabi_dcmpeq>
 8007f24:	b9d8      	cbnz	r0, 8007f5e <_printf_float+0x432>
 8007f26:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007f2a:	f108 0201 	add.w	r2, r8, #1
 8007f2e:	4631      	mov	r1, r6
 8007f30:	4628      	mov	r0, r5
 8007f32:	47b8      	blx	r7
 8007f34:	3001      	adds	r0, #1
 8007f36:	d10e      	bne.n	8007f56 <_printf_float+0x42a>
 8007f38:	e657      	b.n	8007bea <_printf_float+0xbe>
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	4652      	mov	r2, sl
 8007f3e:	4631      	mov	r1, r6
 8007f40:	4628      	mov	r0, r5
 8007f42:	47b8      	blx	r7
 8007f44:	3001      	adds	r0, #1
 8007f46:	f43f ae50 	beq.w	8007bea <_printf_float+0xbe>
 8007f4a:	f108 0801 	add.w	r8, r8, #1
 8007f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f50:	3b01      	subs	r3, #1
 8007f52:	4543      	cmp	r3, r8
 8007f54:	dcf1      	bgt.n	8007f3a <_printf_float+0x40e>
 8007f56:	464b      	mov	r3, r9
 8007f58:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007f5c:	e6da      	b.n	8007d14 <_printf_float+0x1e8>
 8007f5e:	f04f 0800 	mov.w	r8, #0
 8007f62:	f104 0a1a 	add.w	sl, r4, #26
 8007f66:	e7f2      	b.n	8007f4e <_printf_float+0x422>
 8007f68:	2301      	movs	r3, #1
 8007f6a:	4642      	mov	r2, r8
 8007f6c:	e7df      	b.n	8007f2e <_printf_float+0x402>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	464a      	mov	r2, r9
 8007f72:	4631      	mov	r1, r6
 8007f74:	4628      	mov	r0, r5
 8007f76:	47b8      	blx	r7
 8007f78:	3001      	adds	r0, #1
 8007f7a:	f43f ae36 	beq.w	8007bea <_printf_float+0xbe>
 8007f7e:	f108 0801 	add.w	r8, r8, #1
 8007f82:	68e3      	ldr	r3, [r4, #12]
 8007f84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007f86:	1a5b      	subs	r3, r3, r1
 8007f88:	4543      	cmp	r3, r8
 8007f8a:	dcf0      	bgt.n	8007f6e <_printf_float+0x442>
 8007f8c:	e6f8      	b.n	8007d80 <_printf_float+0x254>
 8007f8e:	f04f 0800 	mov.w	r8, #0
 8007f92:	f104 0919 	add.w	r9, r4, #25
 8007f96:	e7f4      	b.n	8007f82 <_printf_float+0x456>

08007f98 <_printf_common>:
 8007f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f9c:	4616      	mov	r6, r2
 8007f9e:	4699      	mov	r9, r3
 8007fa0:	688a      	ldr	r2, [r1, #8]
 8007fa2:	690b      	ldr	r3, [r1, #16]
 8007fa4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	bfb8      	it	lt
 8007fac:	4613      	movlt	r3, r2
 8007fae:	6033      	str	r3, [r6, #0]
 8007fb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007fb4:	4607      	mov	r7, r0
 8007fb6:	460c      	mov	r4, r1
 8007fb8:	b10a      	cbz	r2, 8007fbe <_printf_common+0x26>
 8007fba:	3301      	adds	r3, #1
 8007fbc:	6033      	str	r3, [r6, #0]
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	0699      	lsls	r1, r3, #26
 8007fc2:	bf42      	ittt	mi
 8007fc4:	6833      	ldrmi	r3, [r6, #0]
 8007fc6:	3302      	addmi	r3, #2
 8007fc8:	6033      	strmi	r3, [r6, #0]
 8007fca:	6825      	ldr	r5, [r4, #0]
 8007fcc:	f015 0506 	ands.w	r5, r5, #6
 8007fd0:	d106      	bne.n	8007fe0 <_printf_common+0x48>
 8007fd2:	f104 0a19 	add.w	sl, r4, #25
 8007fd6:	68e3      	ldr	r3, [r4, #12]
 8007fd8:	6832      	ldr	r2, [r6, #0]
 8007fda:	1a9b      	subs	r3, r3, r2
 8007fdc:	42ab      	cmp	r3, r5
 8007fde:	dc26      	bgt.n	800802e <_printf_common+0x96>
 8007fe0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007fe4:	1e13      	subs	r3, r2, #0
 8007fe6:	6822      	ldr	r2, [r4, #0]
 8007fe8:	bf18      	it	ne
 8007fea:	2301      	movne	r3, #1
 8007fec:	0692      	lsls	r2, r2, #26
 8007fee:	d42b      	bmi.n	8008048 <_printf_common+0xb0>
 8007ff0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ff4:	4649      	mov	r1, r9
 8007ff6:	4638      	mov	r0, r7
 8007ff8:	47c0      	blx	r8
 8007ffa:	3001      	adds	r0, #1
 8007ffc:	d01e      	beq.n	800803c <_printf_common+0xa4>
 8007ffe:	6823      	ldr	r3, [r4, #0]
 8008000:	6922      	ldr	r2, [r4, #16]
 8008002:	f003 0306 	and.w	r3, r3, #6
 8008006:	2b04      	cmp	r3, #4
 8008008:	bf02      	ittt	eq
 800800a:	68e5      	ldreq	r5, [r4, #12]
 800800c:	6833      	ldreq	r3, [r6, #0]
 800800e:	1aed      	subeq	r5, r5, r3
 8008010:	68a3      	ldr	r3, [r4, #8]
 8008012:	bf0c      	ite	eq
 8008014:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008018:	2500      	movne	r5, #0
 800801a:	4293      	cmp	r3, r2
 800801c:	bfc4      	itt	gt
 800801e:	1a9b      	subgt	r3, r3, r2
 8008020:	18ed      	addgt	r5, r5, r3
 8008022:	2600      	movs	r6, #0
 8008024:	341a      	adds	r4, #26
 8008026:	42b5      	cmp	r5, r6
 8008028:	d11a      	bne.n	8008060 <_printf_common+0xc8>
 800802a:	2000      	movs	r0, #0
 800802c:	e008      	b.n	8008040 <_printf_common+0xa8>
 800802e:	2301      	movs	r3, #1
 8008030:	4652      	mov	r2, sl
 8008032:	4649      	mov	r1, r9
 8008034:	4638      	mov	r0, r7
 8008036:	47c0      	blx	r8
 8008038:	3001      	adds	r0, #1
 800803a:	d103      	bne.n	8008044 <_printf_common+0xac>
 800803c:	f04f 30ff 	mov.w	r0, #4294967295
 8008040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008044:	3501      	adds	r5, #1
 8008046:	e7c6      	b.n	8007fd6 <_printf_common+0x3e>
 8008048:	18e1      	adds	r1, r4, r3
 800804a:	1c5a      	adds	r2, r3, #1
 800804c:	2030      	movs	r0, #48	; 0x30
 800804e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008052:	4422      	add	r2, r4
 8008054:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008058:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800805c:	3302      	adds	r3, #2
 800805e:	e7c7      	b.n	8007ff0 <_printf_common+0x58>
 8008060:	2301      	movs	r3, #1
 8008062:	4622      	mov	r2, r4
 8008064:	4649      	mov	r1, r9
 8008066:	4638      	mov	r0, r7
 8008068:	47c0      	blx	r8
 800806a:	3001      	adds	r0, #1
 800806c:	d0e6      	beq.n	800803c <_printf_common+0xa4>
 800806e:	3601      	adds	r6, #1
 8008070:	e7d9      	b.n	8008026 <_printf_common+0x8e>
	...

08008074 <_printf_i>:
 8008074:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008078:	7e0f      	ldrb	r7, [r1, #24]
 800807a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800807c:	2f78      	cmp	r7, #120	; 0x78
 800807e:	4691      	mov	r9, r2
 8008080:	4680      	mov	r8, r0
 8008082:	460c      	mov	r4, r1
 8008084:	469a      	mov	sl, r3
 8008086:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800808a:	d807      	bhi.n	800809c <_printf_i+0x28>
 800808c:	2f62      	cmp	r7, #98	; 0x62
 800808e:	d80a      	bhi.n	80080a6 <_printf_i+0x32>
 8008090:	2f00      	cmp	r7, #0
 8008092:	f000 80d4 	beq.w	800823e <_printf_i+0x1ca>
 8008096:	2f58      	cmp	r7, #88	; 0x58
 8008098:	f000 80c0 	beq.w	800821c <_printf_i+0x1a8>
 800809c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80080a4:	e03a      	b.n	800811c <_printf_i+0xa8>
 80080a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80080aa:	2b15      	cmp	r3, #21
 80080ac:	d8f6      	bhi.n	800809c <_printf_i+0x28>
 80080ae:	a101      	add	r1, pc, #4	; (adr r1, 80080b4 <_printf_i+0x40>)
 80080b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80080b4:	0800810d 	.word	0x0800810d
 80080b8:	08008121 	.word	0x08008121
 80080bc:	0800809d 	.word	0x0800809d
 80080c0:	0800809d 	.word	0x0800809d
 80080c4:	0800809d 	.word	0x0800809d
 80080c8:	0800809d 	.word	0x0800809d
 80080cc:	08008121 	.word	0x08008121
 80080d0:	0800809d 	.word	0x0800809d
 80080d4:	0800809d 	.word	0x0800809d
 80080d8:	0800809d 	.word	0x0800809d
 80080dc:	0800809d 	.word	0x0800809d
 80080e0:	08008225 	.word	0x08008225
 80080e4:	0800814d 	.word	0x0800814d
 80080e8:	080081df 	.word	0x080081df
 80080ec:	0800809d 	.word	0x0800809d
 80080f0:	0800809d 	.word	0x0800809d
 80080f4:	08008247 	.word	0x08008247
 80080f8:	0800809d 	.word	0x0800809d
 80080fc:	0800814d 	.word	0x0800814d
 8008100:	0800809d 	.word	0x0800809d
 8008104:	0800809d 	.word	0x0800809d
 8008108:	080081e7 	.word	0x080081e7
 800810c:	682b      	ldr	r3, [r5, #0]
 800810e:	1d1a      	adds	r2, r3, #4
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	602a      	str	r2, [r5, #0]
 8008114:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008118:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800811c:	2301      	movs	r3, #1
 800811e:	e09f      	b.n	8008260 <_printf_i+0x1ec>
 8008120:	6820      	ldr	r0, [r4, #0]
 8008122:	682b      	ldr	r3, [r5, #0]
 8008124:	0607      	lsls	r7, r0, #24
 8008126:	f103 0104 	add.w	r1, r3, #4
 800812a:	6029      	str	r1, [r5, #0]
 800812c:	d501      	bpl.n	8008132 <_printf_i+0xbe>
 800812e:	681e      	ldr	r6, [r3, #0]
 8008130:	e003      	b.n	800813a <_printf_i+0xc6>
 8008132:	0646      	lsls	r6, r0, #25
 8008134:	d5fb      	bpl.n	800812e <_printf_i+0xba>
 8008136:	f9b3 6000 	ldrsh.w	r6, [r3]
 800813a:	2e00      	cmp	r6, #0
 800813c:	da03      	bge.n	8008146 <_printf_i+0xd2>
 800813e:	232d      	movs	r3, #45	; 0x2d
 8008140:	4276      	negs	r6, r6
 8008142:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008146:	485a      	ldr	r0, [pc, #360]	; (80082b0 <_printf_i+0x23c>)
 8008148:	230a      	movs	r3, #10
 800814a:	e012      	b.n	8008172 <_printf_i+0xfe>
 800814c:	682b      	ldr	r3, [r5, #0]
 800814e:	6820      	ldr	r0, [r4, #0]
 8008150:	1d19      	adds	r1, r3, #4
 8008152:	6029      	str	r1, [r5, #0]
 8008154:	0605      	lsls	r5, r0, #24
 8008156:	d501      	bpl.n	800815c <_printf_i+0xe8>
 8008158:	681e      	ldr	r6, [r3, #0]
 800815a:	e002      	b.n	8008162 <_printf_i+0xee>
 800815c:	0641      	lsls	r1, r0, #25
 800815e:	d5fb      	bpl.n	8008158 <_printf_i+0xe4>
 8008160:	881e      	ldrh	r6, [r3, #0]
 8008162:	4853      	ldr	r0, [pc, #332]	; (80082b0 <_printf_i+0x23c>)
 8008164:	2f6f      	cmp	r7, #111	; 0x6f
 8008166:	bf0c      	ite	eq
 8008168:	2308      	moveq	r3, #8
 800816a:	230a      	movne	r3, #10
 800816c:	2100      	movs	r1, #0
 800816e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008172:	6865      	ldr	r5, [r4, #4]
 8008174:	60a5      	str	r5, [r4, #8]
 8008176:	2d00      	cmp	r5, #0
 8008178:	bfa2      	ittt	ge
 800817a:	6821      	ldrge	r1, [r4, #0]
 800817c:	f021 0104 	bicge.w	r1, r1, #4
 8008180:	6021      	strge	r1, [r4, #0]
 8008182:	b90e      	cbnz	r6, 8008188 <_printf_i+0x114>
 8008184:	2d00      	cmp	r5, #0
 8008186:	d04b      	beq.n	8008220 <_printf_i+0x1ac>
 8008188:	4615      	mov	r5, r2
 800818a:	fbb6 f1f3 	udiv	r1, r6, r3
 800818e:	fb03 6711 	mls	r7, r3, r1, r6
 8008192:	5dc7      	ldrb	r7, [r0, r7]
 8008194:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008198:	4637      	mov	r7, r6
 800819a:	42bb      	cmp	r3, r7
 800819c:	460e      	mov	r6, r1
 800819e:	d9f4      	bls.n	800818a <_printf_i+0x116>
 80081a0:	2b08      	cmp	r3, #8
 80081a2:	d10b      	bne.n	80081bc <_printf_i+0x148>
 80081a4:	6823      	ldr	r3, [r4, #0]
 80081a6:	07de      	lsls	r6, r3, #31
 80081a8:	d508      	bpl.n	80081bc <_printf_i+0x148>
 80081aa:	6923      	ldr	r3, [r4, #16]
 80081ac:	6861      	ldr	r1, [r4, #4]
 80081ae:	4299      	cmp	r1, r3
 80081b0:	bfde      	ittt	le
 80081b2:	2330      	movle	r3, #48	; 0x30
 80081b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80081b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80081bc:	1b52      	subs	r2, r2, r5
 80081be:	6122      	str	r2, [r4, #16]
 80081c0:	f8cd a000 	str.w	sl, [sp]
 80081c4:	464b      	mov	r3, r9
 80081c6:	aa03      	add	r2, sp, #12
 80081c8:	4621      	mov	r1, r4
 80081ca:	4640      	mov	r0, r8
 80081cc:	f7ff fee4 	bl	8007f98 <_printf_common>
 80081d0:	3001      	adds	r0, #1
 80081d2:	d14a      	bne.n	800826a <_printf_i+0x1f6>
 80081d4:	f04f 30ff 	mov.w	r0, #4294967295
 80081d8:	b004      	add	sp, #16
 80081da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081de:	6823      	ldr	r3, [r4, #0]
 80081e0:	f043 0320 	orr.w	r3, r3, #32
 80081e4:	6023      	str	r3, [r4, #0]
 80081e6:	4833      	ldr	r0, [pc, #204]	; (80082b4 <_printf_i+0x240>)
 80081e8:	2778      	movs	r7, #120	; 0x78
 80081ea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80081ee:	6823      	ldr	r3, [r4, #0]
 80081f0:	6829      	ldr	r1, [r5, #0]
 80081f2:	061f      	lsls	r7, r3, #24
 80081f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80081f8:	d402      	bmi.n	8008200 <_printf_i+0x18c>
 80081fa:	065f      	lsls	r7, r3, #25
 80081fc:	bf48      	it	mi
 80081fe:	b2b6      	uxthmi	r6, r6
 8008200:	07df      	lsls	r7, r3, #31
 8008202:	bf48      	it	mi
 8008204:	f043 0320 	orrmi.w	r3, r3, #32
 8008208:	6029      	str	r1, [r5, #0]
 800820a:	bf48      	it	mi
 800820c:	6023      	strmi	r3, [r4, #0]
 800820e:	b91e      	cbnz	r6, 8008218 <_printf_i+0x1a4>
 8008210:	6823      	ldr	r3, [r4, #0]
 8008212:	f023 0320 	bic.w	r3, r3, #32
 8008216:	6023      	str	r3, [r4, #0]
 8008218:	2310      	movs	r3, #16
 800821a:	e7a7      	b.n	800816c <_printf_i+0xf8>
 800821c:	4824      	ldr	r0, [pc, #144]	; (80082b0 <_printf_i+0x23c>)
 800821e:	e7e4      	b.n	80081ea <_printf_i+0x176>
 8008220:	4615      	mov	r5, r2
 8008222:	e7bd      	b.n	80081a0 <_printf_i+0x12c>
 8008224:	682b      	ldr	r3, [r5, #0]
 8008226:	6826      	ldr	r6, [r4, #0]
 8008228:	6961      	ldr	r1, [r4, #20]
 800822a:	1d18      	adds	r0, r3, #4
 800822c:	6028      	str	r0, [r5, #0]
 800822e:	0635      	lsls	r5, r6, #24
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	d501      	bpl.n	8008238 <_printf_i+0x1c4>
 8008234:	6019      	str	r1, [r3, #0]
 8008236:	e002      	b.n	800823e <_printf_i+0x1ca>
 8008238:	0670      	lsls	r0, r6, #25
 800823a:	d5fb      	bpl.n	8008234 <_printf_i+0x1c0>
 800823c:	8019      	strh	r1, [r3, #0]
 800823e:	2300      	movs	r3, #0
 8008240:	6123      	str	r3, [r4, #16]
 8008242:	4615      	mov	r5, r2
 8008244:	e7bc      	b.n	80081c0 <_printf_i+0x14c>
 8008246:	682b      	ldr	r3, [r5, #0]
 8008248:	1d1a      	adds	r2, r3, #4
 800824a:	602a      	str	r2, [r5, #0]
 800824c:	681d      	ldr	r5, [r3, #0]
 800824e:	6862      	ldr	r2, [r4, #4]
 8008250:	2100      	movs	r1, #0
 8008252:	4628      	mov	r0, r5
 8008254:	f7f7 ffdc 	bl	8000210 <memchr>
 8008258:	b108      	cbz	r0, 800825e <_printf_i+0x1ea>
 800825a:	1b40      	subs	r0, r0, r5
 800825c:	6060      	str	r0, [r4, #4]
 800825e:	6863      	ldr	r3, [r4, #4]
 8008260:	6123      	str	r3, [r4, #16]
 8008262:	2300      	movs	r3, #0
 8008264:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008268:	e7aa      	b.n	80081c0 <_printf_i+0x14c>
 800826a:	6923      	ldr	r3, [r4, #16]
 800826c:	462a      	mov	r2, r5
 800826e:	4649      	mov	r1, r9
 8008270:	4640      	mov	r0, r8
 8008272:	47d0      	blx	sl
 8008274:	3001      	adds	r0, #1
 8008276:	d0ad      	beq.n	80081d4 <_printf_i+0x160>
 8008278:	6823      	ldr	r3, [r4, #0]
 800827a:	079b      	lsls	r3, r3, #30
 800827c:	d413      	bmi.n	80082a6 <_printf_i+0x232>
 800827e:	68e0      	ldr	r0, [r4, #12]
 8008280:	9b03      	ldr	r3, [sp, #12]
 8008282:	4298      	cmp	r0, r3
 8008284:	bfb8      	it	lt
 8008286:	4618      	movlt	r0, r3
 8008288:	e7a6      	b.n	80081d8 <_printf_i+0x164>
 800828a:	2301      	movs	r3, #1
 800828c:	4632      	mov	r2, r6
 800828e:	4649      	mov	r1, r9
 8008290:	4640      	mov	r0, r8
 8008292:	47d0      	blx	sl
 8008294:	3001      	adds	r0, #1
 8008296:	d09d      	beq.n	80081d4 <_printf_i+0x160>
 8008298:	3501      	adds	r5, #1
 800829a:	68e3      	ldr	r3, [r4, #12]
 800829c:	9903      	ldr	r1, [sp, #12]
 800829e:	1a5b      	subs	r3, r3, r1
 80082a0:	42ab      	cmp	r3, r5
 80082a2:	dcf2      	bgt.n	800828a <_printf_i+0x216>
 80082a4:	e7eb      	b.n	800827e <_printf_i+0x20a>
 80082a6:	2500      	movs	r5, #0
 80082a8:	f104 0619 	add.w	r6, r4, #25
 80082ac:	e7f5      	b.n	800829a <_printf_i+0x226>
 80082ae:	bf00      	nop
 80082b0:	0800ccac 	.word	0x0800ccac
 80082b4:	0800ccbd 	.word	0x0800ccbd

080082b8 <_scanf_float>:
 80082b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082bc:	b087      	sub	sp, #28
 80082be:	4617      	mov	r7, r2
 80082c0:	9303      	str	r3, [sp, #12]
 80082c2:	688b      	ldr	r3, [r1, #8]
 80082c4:	1e5a      	subs	r2, r3, #1
 80082c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80082ca:	bf83      	ittte	hi
 80082cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80082d0:	195b      	addhi	r3, r3, r5
 80082d2:	9302      	strhi	r3, [sp, #8]
 80082d4:	2300      	movls	r3, #0
 80082d6:	bf86      	itte	hi
 80082d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80082dc:	608b      	strhi	r3, [r1, #8]
 80082de:	9302      	strls	r3, [sp, #8]
 80082e0:	680b      	ldr	r3, [r1, #0]
 80082e2:	468b      	mov	fp, r1
 80082e4:	2500      	movs	r5, #0
 80082e6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80082ea:	f84b 3b1c 	str.w	r3, [fp], #28
 80082ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80082f2:	4680      	mov	r8, r0
 80082f4:	460c      	mov	r4, r1
 80082f6:	465e      	mov	r6, fp
 80082f8:	46aa      	mov	sl, r5
 80082fa:	46a9      	mov	r9, r5
 80082fc:	9501      	str	r5, [sp, #4]
 80082fe:	68a2      	ldr	r2, [r4, #8]
 8008300:	b152      	cbz	r2, 8008318 <_scanf_float+0x60>
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	781b      	ldrb	r3, [r3, #0]
 8008306:	2b4e      	cmp	r3, #78	; 0x4e
 8008308:	d864      	bhi.n	80083d4 <_scanf_float+0x11c>
 800830a:	2b40      	cmp	r3, #64	; 0x40
 800830c:	d83c      	bhi.n	8008388 <_scanf_float+0xd0>
 800830e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008312:	b2c8      	uxtb	r0, r1
 8008314:	280e      	cmp	r0, #14
 8008316:	d93a      	bls.n	800838e <_scanf_float+0xd6>
 8008318:	f1b9 0f00 	cmp.w	r9, #0
 800831c:	d003      	beq.n	8008326 <_scanf_float+0x6e>
 800831e:	6823      	ldr	r3, [r4, #0]
 8008320:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008324:	6023      	str	r3, [r4, #0]
 8008326:	f10a 3aff 	add.w	sl, sl, #4294967295
 800832a:	f1ba 0f01 	cmp.w	sl, #1
 800832e:	f200 8113 	bhi.w	8008558 <_scanf_float+0x2a0>
 8008332:	455e      	cmp	r6, fp
 8008334:	f200 8105 	bhi.w	8008542 <_scanf_float+0x28a>
 8008338:	2501      	movs	r5, #1
 800833a:	4628      	mov	r0, r5
 800833c:	b007      	add	sp, #28
 800833e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008342:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008346:	2a0d      	cmp	r2, #13
 8008348:	d8e6      	bhi.n	8008318 <_scanf_float+0x60>
 800834a:	a101      	add	r1, pc, #4	; (adr r1, 8008350 <_scanf_float+0x98>)
 800834c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008350:	0800848f 	.word	0x0800848f
 8008354:	08008319 	.word	0x08008319
 8008358:	08008319 	.word	0x08008319
 800835c:	08008319 	.word	0x08008319
 8008360:	080084ef 	.word	0x080084ef
 8008364:	080084c7 	.word	0x080084c7
 8008368:	08008319 	.word	0x08008319
 800836c:	08008319 	.word	0x08008319
 8008370:	0800849d 	.word	0x0800849d
 8008374:	08008319 	.word	0x08008319
 8008378:	08008319 	.word	0x08008319
 800837c:	08008319 	.word	0x08008319
 8008380:	08008319 	.word	0x08008319
 8008384:	08008455 	.word	0x08008455
 8008388:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800838c:	e7db      	b.n	8008346 <_scanf_float+0x8e>
 800838e:	290e      	cmp	r1, #14
 8008390:	d8c2      	bhi.n	8008318 <_scanf_float+0x60>
 8008392:	a001      	add	r0, pc, #4	; (adr r0, 8008398 <_scanf_float+0xe0>)
 8008394:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008398:	08008447 	.word	0x08008447
 800839c:	08008319 	.word	0x08008319
 80083a0:	08008447 	.word	0x08008447
 80083a4:	080084db 	.word	0x080084db
 80083a8:	08008319 	.word	0x08008319
 80083ac:	080083f5 	.word	0x080083f5
 80083b0:	08008431 	.word	0x08008431
 80083b4:	08008431 	.word	0x08008431
 80083b8:	08008431 	.word	0x08008431
 80083bc:	08008431 	.word	0x08008431
 80083c0:	08008431 	.word	0x08008431
 80083c4:	08008431 	.word	0x08008431
 80083c8:	08008431 	.word	0x08008431
 80083cc:	08008431 	.word	0x08008431
 80083d0:	08008431 	.word	0x08008431
 80083d4:	2b6e      	cmp	r3, #110	; 0x6e
 80083d6:	d809      	bhi.n	80083ec <_scanf_float+0x134>
 80083d8:	2b60      	cmp	r3, #96	; 0x60
 80083da:	d8b2      	bhi.n	8008342 <_scanf_float+0x8a>
 80083dc:	2b54      	cmp	r3, #84	; 0x54
 80083de:	d077      	beq.n	80084d0 <_scanf_float+0x218>
 80083e0:	2b59      	cmp	r3, #89	; 0x59
 80083e2:	d199      	bne.n	8008318 <_scanf_float+0x60>
 80083e4:	2d07      	cmp	r5, #7
 80083e6:	d197      	bne.n	8008318 <_scanf_float+0x60>
 80083e8:	2508      	movs	r5, #8
 80083ea:	e029      	b.n	8008440 <_scanf_float+0x188>
 80083ec:	2b74      	cmp	r3, #116	; 0x74
 80083ee:	d06f      	beq.n	80084d0 <_scanf_float+0x218>
 80083f0:	2b79      	cmp	r3, #121	; 0x79
 80083f2:	e7f6      	b.n	80083e2 <_scanf_float+0x12a>
 80083f4:	6821      	ldr	r1, [r4, #0]
 80083f6:	05c8      	lsls	r0, r1, #23
 80083f8:	d51a      	bpl.n	8008430 <_scanf_float+0x178>
 80083fa:	9b02      	ldr	r3, [sp, #8]
 80083fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008400:	6021      	str	r1, [r4, #0]
 8008402:	f109 0901 	add.w	r9, r9, #1
 8008406:	b11b      	cbz	r3, 8008410 <_scanf_float+0x158>
 8008408:	3b01      	subs	r3, #1
 800840a:	3201      	adds	r2, #1
 800840c:	9302      	str	r3, [sp, #8]
 800840e:	60a2      	str	r2, [r4, #8]
 8008410:	68a3      	ldr	r3, [r4, #8]
 8008412:	3b01      	subs	r3, #1
 8008414:	60a3      	str	r3, [r4, #8]
 8008416:	6923      	ldr	r3, [r4, #16]
 8008418:	3301      	adds	r3, #1
 800841a:	6123      	str	r3, [r4, #16]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	3b01      	subs	r3, #1
 8008420:	2b00      	cmp	r3, #0
 8008422:	607b      	str	r3, [r7, #4]
 8008424:	f340 8084 	ble.w	8008530 <_scanf_float+0x278>
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	3301      	adds	r3, #1
 800842c:	603b      	str	r3, [r7, #0]
 800842e:	e766      	b.n	80082fe <_scanf_float+0x46>
 8008430:	eb1a 0f05 	cmn.w	sl, r5
 8008434:	f47f af70 	bne.w	8008318 <_scanf_float+0x60>
 8008438:	6822      	ldr	r2, [r4, #0]
 800843a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800843e:	6022      	str	r2, [r4, #0]
 8008440:	f806 3b01 	strb.w	r3, [r6], #1
 8008444:	e7e4      	b.n	8008410 <_scanf_float+0x158>
 8008446:	6822      	ldr	r2, [r4, #0]
 8008448:	0610      	lsls	r0, r2, #24
 800844a:	f57f af65 	bpl.w	8008318 <_scanf_float+0x60>
 800844e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008452:	e7f4      	b.n	800843e <_scanf_float+0x186>
 8008454:	f1ba 0f00 	cmp.w	sl, #0
 8008458:	d10e      	bne.n	8008478 <_scanf_float+0x1c0>
 800845a:	f1b9 0f00 	cmp.w	r9, #0
 800845e:	d10e      	bne.n	800847e <_scanf_float+0x1c6>
 8008460:	6822      	ldr	r2, [r4, #0]
 8008462:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008466:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800846a:	d108      	bne.n	800847e <_scanf_float+0x1c6>
 800846c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008470:	6022      	str	r2, [r4, #0]
 8008472:	f04f 0a01 	mov.w	sl, #1
 8008476:	e7e3      	b.n	8008440 <_scanf_float+0x188>
 8008478:	f1ba 0f02 	cmp.w	sl, #2
 800847c:	d055      	beq.n	800852a <_scanf_float+0x272>
 800847e:	2d01      	cmp	r5, #1
 8008480:	d002      	beq.n	8008488 <_scanf_float+0x1d0>
 8008482:	2d04      	cmp	r5, #4
 8008484:	f47f af48 	bne.w	8008318 <_scanf_float+0x60>
 8008488:	3501      	adds	r5, #1
 800848a:	b2ed      	uxtb	r5, r5
 800848c:	e7d8      	b.n	8008440 <_scanf_float+0x188>
 800848e:	f1ba 0f01 	cmp.w	sl, #1
 8008492:	f47f af41 	bne.w	8008318 <_scanf_float+0x60>
 8008496:	f04f 0a02 	mov.w	sl, #2
 800849a:	e7d1      	b.n	8008440 <_scanf_float+0x188>
 800849c:	b97d      	cbnz	r5, 80084be <_scanf_float+0x206>
 800849e:	f1b9 0f00 	cmp.w	r9, #0
 80084a2:	f47f af3c 	bne.w	800831e <_scanf_float+0x66>
 80084a6:	6822      	ldr	r2, [r4, #0]
 80084a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80084ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80084b0:	f47f af39 	bne.w	8008326 <_scanf_float+0x6e>
 80084b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80084b8:	6022      	str	r2, [r4, #0]
 80084ba:	2501      	movs	r5, #1
 80084bc:	e7c0      	b.n	8008440 <_scanf_float+0x188>
 80084be:	2d03      	cmp	r5, #3
 80084c0:	d0e2      	beq.n	8008488 <_scanf_float+0x1d0>
 80084c2:	2d05      	cmp	r5, #5
 80084c4:	e7de      	b.n	8008484 <_scanf_float+0x1cc>
 80084c6:	2d02      	cmp	r5, #2
 80084c8:	f47f af26 	bne.w	8008318 <_scanf_float+0x60>
 80084cc:	2503      	movs	r5, #3
 80084ce:	e7b7      	b.n	8008440 <_scanf_float+0x188>
 80084d0:	2d06      	cmp	r5, #6
 80084d2:	f47f af21 	bne.w	8008318 <_scanf_float+0x60>
 80084d6:	2507      	movs	r5, #7
 80084d8:	e7b2      	b.n	8008440 <_scanf_float+0x188>
 80084da:	6822      	ldr	r2, [r4, #0]
 80084dc:	0591      	lsls	r1, r2, #22
 80084de:	f57f af1b 	bpl.w	8008318 <_scanf_float+0x60>
 80084e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80084e6:	6022      	str	r2, [r4, #0]
 80084e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80084ec:	e7a8      	b.n	8008440 <_scanf_float+0x188>
 80084ee:	6822      	ldr	r2, [r4, #0]
 80084f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80084f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80084f8:	d006      	beq.n	8008508 <_scanf_float+0x250>
 80084fa:	0550      	lsls	r0, r2, #21
 80084fc:	f57f af0c 	bpl.w	8008318 <_scanf_float+0x60>
 8008500:	f1b9 0f00 	cmp.w	r9, #0
 8008504:	f43f af0f 	beq.w	8008326 <_scanf_float+0x6e>
 8008508:	0591      	lsls	r1, r2, #22
 800850a:	bf58      	it	pl
 800850c:	9901      	ldrpl	r1, [sp, #4]
 800850e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008512:	bf58      	it	pl
 8008514:	eba9 0101 	subpl.w	r1, r9, r1
 8008518:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800851c:	bf58      	it	pl
 800851e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008522:	6022      	str	r2, [r4, #0]
 8008524:	f04f 0900 	mov.w	r9, #0
 8008528:	e78a      	b.n	8008440 <_scanf_float+0x188>
 800852a:	f04f 0a03 	mov.w	sl, #3
 800852e:	e787      	b.n	8008440 <_scanf_float+0x188>
 8008530:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008534:	4639      	mov	r1, r7
 8008536:	4640      	mov	r0, r8
 8008538:	4798      	blx	r3
 800853a:	2800      	cmp	r0, #0
 800853c:	f43f aedf 	beq.w	80082fe <_scanf_float+0x46>
 8008540:	e6ea      	b.n	8008318 <_scanf_float+0x60>
 8008542:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008546:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800854a:	463a      	mov	r2, r7
 800854c:	4640      	mov	r0, r8
 800854e:	4798      	blx	r3
 8008550:	6923      	ldr	r3, [r4, #16]
 8008552:	3b01      	subs	r3, #1
 8008554:	6123      	str	r3, [r4, #16]
 8008556:	e6ec      	b.n	8008332 <_scanf_float+0x7a>
 8008558:	1e6b      	subs	r3, r5, #1
 800855a:	2b06      	cmp	r3, #6
 800855c:	d825      	bhi.n	80085aa <_scanf_float+0x2f2>
 800855e:	2d02      	cmp	r5, #2
 8008560:	d836      	bhi.n	80085d0 <_scanf_float+0x318>
 8008562:	455e      	cmp	r6, fp
 8008564:	f67f aee8 	bls.w	8008338 <_scanf_float+0x80>
 8008568:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800856c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008570:	463a      	mov	r2, r7
 8008572:	4640      	mov	r0, r8
 8008574:	4798      	blx	r3
 8008576:	6923      	ldr	r3, [r4, #16]
 8008578:	3b01      	subs	r3, #1
 800857a:	6123      	str	r3, [r4, #16]
 800857c:	e7f1      	b.n	8008562 <_scanf_float+0x2aa>
 800857e:	9802      	ldr	r0, [sp, #8]
 8008580:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008584:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008588:	9002      	str	r0, [sp, #8]
 800858a:	463a      	mov	r2, r7
 800858c:	4640      	mov	r0, r8
 800858e:	4798      	blx	r3
 8008590:	6923      	ldr	r3, [r4, #16]
 8008592:	3b01      	subs	r3, #1
 8008594:	6123      	str	r3, [r4, #16]
 8008596:	f10a 3aff 	add.w	sl, sl, #4294967295
 800859a:	fa5f fa8a 	uxtb.w	sl, sl
 800859e:	f1ba 0f02 	cmp.w	sl, #2
 80085a2:	d1ec      	bne.n	800857e <_scanf_float+0x2c6>
 80085a4:	3d03      	subs	r5, #3
 80085a6:	b2ed      	uxtb	r5, r5
 80085a8:	1b76      	subs	r6, r6, r5
 80085aa:	6823      	ldr	r3, [r4, #0]
 80085ac:	05da      	lsls	r2, r3, #23
 80085ae:	d52f      	bpl.n	8008610 <_scanf_float+0x358>
 80085b0:	055b      	lsls	r3, r3, #21
 80085b2:	d510      	bpl.n	80085d6 <_scanf_float+0x31e>
 80085b4:	455e      	cmp	r6, fp
 80085b6:	f67f aebf 	bls.w	8008338 <_scanf_float+0x80>
 80085ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80085be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80085c2:	463a      	mov	r2, r7
 80085c4:	4640      	mov	r0, r8
 80085c6:	4798      	blx	r3
 80085c8:	6923      	ldr	r3, [r4, #16]
 80085ca:	3b01      	subs	r3, #1
 80085cc:	6123      	str	r3, [r4, #16]
 80085ce:	e7f1      	b.n	80085b4 <_scanf_float+0x2fc>
 80085d0:	46aa      	mov	sl, r5
 80085d2:	9602      	str	r6, [sp, #8]
 80085d4:	e7df      	b.n	8008596 <_scanf_float+0x2de>
 80085d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80085da:	6923      	ldr	r3, [r4, #16]
 80085dc:	2965      	cmp	r1, #101	; 0x65
 80085de:	f103 33ff 	add.w	r3, r3, #4294967295
 80085e2:	f106 35ff 	add.w	r5, r6, #4294967295
 80085e6:	6123      	str	r3, [r4, #16]
 80085e8:	d00c      	beq.n	8008604 <_scanf_float+0x34c>
 80085ea:	2945      	cmp	r1, #69	; 0x45
 80085ec:	d00a      	beq.n	8008604 <_scanf_float+0x34c>
 80085ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80085f2:	463a      	mov	r2, r7
 80085f4:	4640      	mov	r0, r8
 80085f6:	4798      	blx	r3
 80085f8:	6923      	ldr	r3, [r4, #16]
 80085fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80085fe:	3b01      	subs	r3, #1
 8008600:	1eb5      	subs	r5, r6, #2
 8008602:	6123      	str	r3, [r4, #16]
 8008604:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008608:	463a      	mov	r2, r7
 800860a:	4640      	mov	r0, r8
 800860c:	4798      	blx	r3
 800860e:	462e      	mov	r6, r5
 8008610:	6825      	ldr	r5, [r4, #0]
 8008612:	f015 0510 	ands.w	r5, r5, #16
 8008616:	d158      	bne.n	80086ca <_scanf_float+0x412>
 8008618:	7035      	strb	r5, [r6, #0]
 800861a:	6823      	ldr	r3, [r4, #0]
 800861c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008624:	d11c      	bne.n	8008660 <_scanf_float+0x3a8>
 8008626:	9b01      	ldr	r3, [sp, #4]
 8008628:	454b      	cmp	r3, r9
 800862a:	eba3 0209 	sub.w	r2, r3, r9
 800862e:	d124      	bne.n	800867a <_scanf_float+0x3c2>
 8008630:	2200      	movs	r2, #0
 8008632:	4659      	mov	r1, fp
 8008634:	4640      	mov	r0, r8
 8008636:	f002 fd6f 	bl	800b118 <_strtod_r>
 800863a:	9b03      	ldr	r3, [sp, #12]
 800863c:	6821      	ldr	r1, [r4, #0]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f011 0f02 	tst.w	r1, #2
 8008644:	ec57 6b10 	vmov	r6, r7, d0
 8008648:	f103 0204 	add.w	r2, r3, #4
 800864c:	d020      	beq.n	8008690 <_scanf_float+0x3d8>
 800864e:	9903      	ldr	r1, [sp, #12]
 8008650:	600a      	str	r2, [r1, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	e9c3 6700 	strd	r6, r7, [r3]
 8008658:	68e3      	ldr	r3, [r4, #12]
 800865a:	3301      	adds	r3, #1
 800865c:	60e3      	str	r3, [r4, #12]
 800865e:	e66c      	b.n	800833a <_scanf_float+0x82>
 8008660:	9b04      	ldr	r3, [sp, #16]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d0e4      	beq.n	8008630 <_scanf_float+0x378>
 8008666:	9905      	ldr	r1, [sp, #20]
 8008668:	230a      	movs	r3, #10
 800866a:	462a      	mov	r2, r5
 800866c:	3101      	adds	r1, #1
 800866e:	4640      	mov	r0, r8
 8008670:	f002 fdda 	bl	800b228 <_strtol_r>
 8008674:	9b04      	ldr	r3, [sp, #16]
 8008676:	9e05      	ldr	r6, [sp, #20]
 8008678:	1ac2      	subs	r2, r0, r3
 800867a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800867e:	429e      	cmp	r6, r3
 8008680:	bf28      	it	cs
 8008682:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008686:	4912      	ldr	r1, [pc, #72]	; (80086d0 <_scanf_float+0x418>)
 8008688:	4630      	mov	r0, r6
 800868a:	f000 f943 	bl	8008914 <siprintf>
 800868e:	e7cf      	b.n	8008630 <_scanf_float+0x378>
 8008690:	f011 0f04 	tst.w	r1, #4
 8008694:	9903      	ldr	r1, [sp, #12]
 8008696:	600a      	str	r2, [r1, #0]
 8008698:	d1db      	bne.n	8008652 <_scanf_float+0x39a>
 800869a:	f8d3 8000 	ldr.w	r8, [r3]
 800869e:	ee10 2a10 	vmov	r2, s0
 80086a2:	ee10 0a10 	vmov	r0, s0
 80086a6:	463b      	mov	r3, r7
 80086a8:	4639      	mov	r1, r7
 80086aa:	f7f8 fa5f 	bl	8000b6c <__aeabi_dcmpun>
 80086ae:	b128      	cbz	r0, 80086bc <_scanf_float+0x404>
 80086b0:	4808      	ldr	r0, [pc, #32]	; (80086d4 <_scanf_float+0x41c>)
 80086b2:	f000 faf7 	bl	8008ca4 <nanf>
 80086b6:	ed88 0a00 	vstr	s0, [r8]
 80086ba:	e7cd      	b.n	8008658 <_scanf_float+0x3a0>
 80086bc:	4630      	mov	r0, r6
 80086be:	4639      	mov	r1, r7
 80086c0:	f7f8 fab2 	bl	8000c28 <__aeabi_d2f>
 80086c4:	f8c8 0000 	str.w	r0, [r8]
 80086c8:	e7c6      	b.n	8008658 <_scanf_float+0x3a0>
 80086ca:	2500      	movs	r5, #0
 80086cc:	e635      	b.n	800833a <_scanf_float+0x82>
 80086ce:	bf00      	nop
 80086d0:	0800ccce 	.word	0x0800ccce
 80086d4:	0800d080 	.word	0x0800d080

080086d8 <std>:
 80086d8:	2300      	movs	r3, #0
 80086da:	b510      	push	{r4, lr}
 80086dc:	4604      	mov	r4, r0
 80086de:	e9c0 3300 	strd	r3, r3, [r0]
 80086e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086e6:	6083      	str	r3, [r0, #8]
 80086e8:	8181      	strh	r1, [r0, #12]
 80086ea:	6643      	str	r3, [r0, #100]	; 0x64
 80086ec:	81c2      	strh	r2, [r0, #14]
 80086ee:	6183      	str	r3, [r0, #24]
 80086f0:	4619      	mov	r1, r3
 80086f2:	2208      	movs	r2, #8
 80086f4:	305c      	adds	r0, #92	; 0x5c
 80086f6:	f000 fa33 	bl	8008b60 <memset>
 80086fa:	4b05      	ldr	r3, [pc, #20]	; (8008710 <std+0x38>)
 80086fc:	6263      	str	r3, [r4, #36]	; 0x24
 80086fe:	4b05      	ldr	r3, [pc, #20]	; (8008714 <std+0x3c>)
 8008700:	62a3      	str	r3, [r4, #40]	; 0x28
 8008702:	4b05      	ldr	r3, [pc, #20]	; (8008718 <std+0x40>)
 8008704:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008706:	4b05      	ldr	r3, [pc, #20]	; (800871c <std+0x44>)
 8008708:	6224      	str	r4, [r4, #32]
 800870a:	6323      	str	r3, [r4, #48]	; 0x30
 800870c:	bd10      	pop	{r4, pc}
 800870e:	bf00      	nop
 8008710:	080089ad 	.word	0x080089ad
 8008714:	080089d3 	.word	0x080089d3
 8008718:	08008a0b 	.word	0x08008a0b
 800871c:	08008a2f 	.word	0x08008a2f

08008720 <stdio_exit_handler>:
 8008720:	4a02      	ldr	r2, [pc, #8]	; (800872c <stdio_exit_handler+0xc>)
 8008722:	4903      	ldr	r1, [pc, #12]	; (8008730 <stdio_exit_handler+0x10>)
 8008724:	4803      	ldr	r0, [pc, #12]	; (8008734 <stdio_exit_handler+0x14>)
 8008726:	f000 b869 	b.w	80087fc <_fwalk_sglue>
 800872a:	bf00      	nop
 800872c:	20000040 	.word	0x20000040
 8008730:	0800beb1 	.word	0x0800beb1
 8008734:	2000004c 	.word	0x2000004c

08008738 <cleanup_stdio>:
 8008738:	6841      	ldr	r1, [r0, #4]
 800873a:	4b0c      	ldr	r3, [pc, #48]	; (800876c <cleanup_stdio+0x34>)
 800873c:	4299      	cmp	r1, r3
 800873e:	b510      	push	{r4, lr}
 8008740:	4604      	mov	r4, r0
 8008742:	d001      	beq.n	8008748 <cleanup_stdio+0x10>
 8008744:	f003 fbb4 	bl	800beb0 <_fflush_r>
 8008748:	68a1      	ldr	r1, [r4, #8]
 800874a:	4b09      	ldr	r3, [pc, #36]	; (8008770 <cleanup_stdio+0x38>)
 800874c:	4299      	cmp	r1, r3
 800874e:	d002      	beq.n	8008756 <cleanup_stdio+0x1e>
 8008750:	4620      	mov	r0, r4
 8008752:	f003 fbad 	bl	800beb0 <_fflush_r>
 8008756:	68e1      	ldr	r1, [r4, #12]
 8008758:	4b06      	ldr	r3, [pc, #24]	; (8008774 <cleanup_stdio+0x3c>)
 800875a:	4299      	cmp	r1, r3
 800875c:	d004      	beq.n	8008768 <cleanup_stdio+0x30>
 800875e:	4620      	mov	r0, r4
 8008760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008764:	f003 bba4 	b.w	800beb0 <_fflush_r>
 8008768:	bd10      	pop	{r4, pc}
 800876a:	bf00      	nop
 800876c:	200063ec 	.word	0x200063ec
 8008770:	20006454 	.word	0x20006454
 8008774:	200064bc 	.word	0x200064bc

08008778 <global_stdio_init.part.0>:
 8008778:	b510      	push	{r4, lr}
 800877a:	4b0b      	ldr	r3, [pc, #44]	; (80087a8 <global_stdio_init.part.0+0x30>)
 800877c:	4c0b      	ldr	r4, [pc, #44]	; (80087ac <global_stdio_init.part.0+0x34>)
 800877e:	4a0c      	ldr	r2, [pc, #48]	; (80087b0 <global_stdio_init.part.0+0x38>)
 8008780:	601a      	str	r2, [r3, #0]
 8008782:	4620      	mov	r0, r4
 8008784:	2200      	movs	r2, #0
 8008786:	2104      	movs	r1, #4
 8008788:	f7ff ffa6 	bl	80086d8 <std>
 800878c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008790:	2201      	movs	r2, #1
 8008792:	2109      	movs	r1, #9
 8008794:	f7ff ffa0 	bl	80086d8 <std>
 8008798:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800879c:	2202      	movs	r2, #2
 800879e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087a2:	2112      	movs	r1, #18
 80087a4:	f7ff bf98 	b.w	80086d8 <std>
 80087a8:	20006524 	.word	0x20006524
 80087ac:	200063ec 	.word	0x200063ec
 80087b0:	08008721 	.word	0x08008721

080087b4 <__sfp_lock_acquire>:
 80087b4:	4801      	ldr	r0, [pc, #4]	; (80087bc <__sfp_lock_acquire+0x8>)
 80087b6:	f000 ba65 	b.w	8008c84 <__retarget_lock_acquire_recursive>
 80087ba:	bf00      	nop
 80087bc:	2000652d 	.word	0x2000652d

080087c0 <__sfp_lock_release>:
 80087c0:	4801      	ldr	r0, [pc, #4]	; (80087c8 <__sfp_lock_release+0x8>)
 80087c2:	f000 ba60 	b.w	8008c86 <__retarget_lock_release_recursive>
 80087c6:	bf00      	nop
 80087c8:	2000652d 	.word	0x2000652d

080087cc <__sinit>:
 80087cc:	b510      	push	{r4, lr}
 80087ce:	4604      	mov	r4, r0
 80087d0:	f7ff fff0 	bl	80087b4 <__sfp_lock_acquire>
 80087d4:	6a23      	ldr	r3, [r4, #32]
 80087d6:	b11b      	cbz	r3, 80087e0 <__sinit+0x14>
 80087d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087dc:	f7ff bff0 	b.w	80087c0 <__sfp_lock_release>
 80087e0:	4b04      	ldr	r3, [pc, #16]	; (80087f4 <__sinit+0x28>)
 80087e2:	6223      	str	r3, [r4, #32]
 80087e4:	4b04      	ldr	r3, [pc, #16]	; (80087f8 <__sinit+0x2c>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d1f5      	bne.n	80087d8 <__sinit+0xc>
 80087ec:	f7ff ffc4 	bl	8008778 <global_stdio_init.part.0>
 80087f0:	e7f2      	b.n	80087d8 <__sinit+0xc>
 80087f2:	bf00      	nop
 80087f4:	08008739 	.word	0x08008739
 80087f8:	20006524 	.word	0x20006524

080087fc <_fwalk_sglue>:
 80087fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008800:	4607      	mov	r7, r0
 8008802:	4688      	mov	r8, r1
 8008804:	4614      	mov	r4, r2
 8008806:	2600      	movs	r6, #0
 8008808:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800880c:	f1b9 0901 	subs.w	r9, r9, #1
 8008810:	d505      	bpl.n	800881e <_fwalk_sglue+0x22>
 8008812:	6824      	ldr	r4, [r4, #0]
 8008814:	2c00      	cmp	r4, #0
 8008816:	d1f7      	bne.n	8008808 <_fwalk_sglue+0xc>
 8008818:	4630      	mov	r0, r6
 800881a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800881e:	89ab      	ldrh	r3, [r5, #12]
 8008820:	2b01      	cmp	r3, #1
 8008822:	d907      	bls.n	8008834 <_fwalk_sglue+0x38>
 8008824:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008828:	3301      	adds	r3, #1
 800882a:	d003      	beq.n	8008834 <_fwalk_sglue+0x38>
 800882c:	4629      	mov	r1, r5
 800882e:	4638      	mov	r0, r7
 8008830:	47c0      	blx	r8
 8008832:	4306      	orrs	r6, r0
 8008834:	3568      	adds	r5, #104	; 0x68
 8008836:	e7e9      	b.n	800880c <_fwalk_sglue+0x10>

08008838 <iprintf>:
 8008838:	b40f      	push	{r0, r1, r2, r3}
 800883a:	b507      	push	{r0, r1, r2, lr}
 800883c:	4906      	ldr	r1, [pc, #24]	; (8008858 <iprintf+0x20>)
 800883e:	ab04      	add	r3, sp, #16
 8008840:	6808      	ldr	r0, [r1, #0]
 8008842:	f853 2b04 	ldr.w	r2, [r3], #4
 8008846:	6881      	ldr	r1, [r0, #8]
 8008848:	9301      	str	r3, [sp, #4]
 800884a:	f003 f843 	bl	800b8d4 <_vfiprintf_r>
 800884e:	b003      	add	sp, #12
 8008850:	f85d eb04 	ldr.w	lr, [sp], #4
 8008854:	b004      	add	sp, #16
 8008856:	4770      	bx	lr
 8008858:	20000098 	.word	0x20000098

0800885c <_puts_r>:
 800885c:	6a03      	ldr	r3, [r0, #32]
 800885e:	b570      	push	{r4, r5, r6, lr}
 8008860:	6884      	ldr	r4, [r0, #8]
 8008862:	4605      	mov	r5, r0
 8008864:	460e      	mov	r6, r1
 8008866:	b90b      	cbnz	r3, 800886c <_puts_r+0x10>
 8008868:	f7ff ffb0 	bl	80087cc <__sinit>
 800886c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800886e:	07db      	lsls	r3, r3, #31
 8008870:	d405      	bmi.n	800887e <_puts_r+0x22>
 8008872:	89a3      	ldrh	r3, [r4, #12]
 8008874:	0598      	lsls	r0, r3, #22
 8008876:	d402      	bmi.n	800887e <_puts_r+0x22>
 8008878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800887a:	f000 fa03 	bl	8008c84 <__retarget_lock_acquire_recursive>
 800887e:	89a3      	ldrh	r3, [r4, #12]
 8008880:	0719      	lsls	r1, r3, #28
 8008882:	d513      	bpl.n	80088ac <_puts_r+0x50>
 8008884:	6923      	ldr	r3, [r4, #16]
 8008886:	b18b      	cbz	r3, 80088ac <_puts_r+0x50>
 8008888:	3e01      	subs	r6, #1
 800888a:	68a3      	ldr	r3, [r4, #8]
 800888c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008890:	3b01      	subs	r3, #1
 8008892:	60a3      	str	r3, [r4, #8]
 8008894:	b9e9      	cbnz	r1, 80088d2 <_puts_r+0x76>
 8008896:	2b00      	cmp	r3, #0
 8008898:	da2e      	bge.n	80088f8 <_puts_r+0x9c>
 800889a:	4622      	mov	r2, r4
 800889c:	210a      	movs	r1, #10
 800889e:	4628      	mov	r0, r5
 80088a0:	f000 f8c9 	bl	8008a36 <__swbuf_r>
 80088a4:	3001      	adds	r0, #1
 80088a6:	d007      	beq.n	80088b8 <_puts_r+0x5c>
 80088a8:	250a      	movs	r5, #10
 80088aa:	e007      	b.n	80088bc <_puts_r+0x60>
 80088ac:	4621      	mov	r1, r4
 80088ae:	4628      	mov	r0, r5
 80088b0:	f000 f8fe 	bl	8008ab0 <__swsetup_r>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	d0e7      	beq.n	8008888 <_puts_r+0x2c>
 80088b8:	f04f 35ff 	mov.w	r5, #4294967295
 80088bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088be:	07da      	lsls	r2, r3, #31
 80088c0:	d405      	bmi.n	80088ce <_puts_r+0x72>
 80088c2:	89a3      	ldrh	r3, [r4, #12]
 80088c4:	059b      	lsls	r3, r3, #22
 80088c6:	d402      	bmi.n	80088ce <_puts_r+0x72>
 80088c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088ca:	f000 f9dc 	bl	8008c86 <__retarget_lock_release_recursive>
 80088ce:	4628      	mov	r0, r5
 80088d0:	bd70      	pop	{r4, r5, r6, pc}
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	da04      	bge.n	80088e0 <_puts_r+0x84>
 80088d6:	69a2      	ldr	r2, [r4, #24]
 80088d8:	429a      	cmp	r2, r3
 80088da:	dc06      	bgt.n	80088ea <_puts_r+0x8e>
 80088dc:	290a      	cmp	r1, #10
 80088de:	d004      	beq.n	80088ea <_puts_r+0x8e>
 80088e0:	6823      	ldr	r3, [r4, #0]
 80088e2:	1c5a      	adds	r2, r3, #1
 80088e4:	6022      	str	r2, [r4, #0]
 80088e6:	7019      	strb	r1, [r3, #0]
 80088e8:	e7cf      	b.n	800888a <_puts_r+0x2e>
 80088ea:	4622      	mov	r2, r4
 80088ec:	4628      	mov	r0, r5
 80088ee:	f000 f8a2 	bl	8008a36 <__swbuf_r>
 80088f2:	3001      	adds	r0, #1
 80088f4:	d1c9      	bne.n	800888a <_puts_r+0x2e>
 80088f6:	e7df      	b.n	80088b8 <_puts_r+0x5c>
 80088f8:	6823      	ldr	r3, [r4, #0]
 80088fa:	250a      	movs	r5, #10
 80088fc:	1c5a      	adds	r2, r3, #1
 80088fe:	6022      	str	r2, [r4, #0]
 8008900:	701d      	strb	r5, [r3, #0]
 8008902:	e7db      	b.n	80088bc <_puts_r+0x60>

08008904 <puts>:
 8008904:	4b02      	ldr	r3, [pc, #8]	; (8008910 <puts+0xc>)
 8008906:	4601      	mov	r1, r0
 8008908:	6818      	ldr	r0, [r3, #0]
 800890a:	f7ff bfa7 	b.w	800885c <_puts_r>
 800890e:	bf00      	nop
 8008910:	20000098 	.word	0x20000098

08008914 <siprintf>:
 8008914:	b40e      	push	{r1, r2, r3}
 8008916:	b500      	push	{lr}
 8008918:	b09c      	sub	sp, #112	; 0x70
 800891a:	ab1d      	add	r3, sp, #116	; 0x74
 800891c:	9002      	str	r0, [sp, #8]
 800891e:	9006      	str	r0, [sp, #24]
 8008920:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008924:	4809      	ldr	r0, [pc, #36]	; (800894c <siprintf+0x38>)
 8008926:	9107      	str	r1, [sp, #28]
 8008928:	9104      	str	r1, [sp, #16]
 800892a:	4909      	ldr	r1, [pc, #36]	; (8008950 <siprintf+0x3c>)
 800892c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008930:	9105      	str	r1, [sp, #20]
 8008932:	6800      	ldr	r0, [r0, #0]
 8008934:	9301      	str	r3, [sp, #4]
 8008936:	a902      	add	r1, sp, #8
 8008938:	f002 fcd2 	bl	800b2e0 <_svfiprintf_r>
 800893c:	9b02      	ldr	r3, [sp, #8]
 800893e:	2200      	movs	r2, #0
 8008940:	701a      	strb	r2, [r3, #0]
 8008942:	b01c      	add	sp, #112	; 0x70
 8008944:	f85d eb04 	ldr.w	lr, [sp], #4
 8008948:	b003      	add	sp, #12
 800894a:	4770      	bx	lr
 800894c:	20000098 	.word	0x20000098
 8008950:	ffff0208 	.word	0xffff0208

08008954 <siscanf>:
 8008954:	b40e      	push	{r1, r2, r3}
 8008956:	b510      	push	{r4, lr}
 8008958:	b09f      	sub	sp, #124	; 0x7c
 800895a:	ac21      	add	r4, sp, #132	; 0x84
 800895c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8008960:	f854 2b04 	ldr.w	r2, [r4], #4
 8008964:	9201      	str	r2, [sp, #4]
 8008966:	f8ad 101c 	strh.w	r1, [sp, #28]
 800896a:	9004      	str	r0, [sp, #16]
 800896c:	9008      	str	r0, [sp, #32]
 800896e:	f7f7 fc9f 	bl	80002b0 <strlen>
 8008972:	4b0c      	ldr	r3, [pc, #48]	; (80089a4 <siscanf+0x50>)
 8008974:	9005      	str	r0, [sp, #20]
 8008976:	9009      	str	r0, [sp, #36]	; 0x24
 8008978:	930d      	str	r3, [sp, #52]	; 0x34
 800897a:	480b      	ldr	r0, [pc, #44]	; (80089a8 <siscanf+0x54>)
 800897c:	9a01      	ldr	r2, [sp, #4]
 800897e:	6800      	ldr	r0, [r0, #0]
 8008980:	9403      	str	r4, [sp, #12]
 8008982:	2300      	movs	r3, #0
 8008984:	9311      	str	r3, [sp, #68]	; 0x44
 8008986:	9316      	str	r3, [sp, #88]	; 0x58
 8008988:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800898c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008990:	a904      	add	r1, sp, #16
 8008992:	4623      	mov	r3, r4
 8008994:	f002 fdfc 	bl	800b590 <__ssvfiscanf_r>
 8008998:	b01f      	add	sp, #124	; 0x7c
 800899a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800899e:	b003      	add	sp, #12
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	080089cf 	.word	0x080089cf
 80089a8:	20000098 	.word	0x20000098

080089ac <__sread>:
 80089ac:	b510      	push	{r4, lr}
 80089ae:	460c      	mov	r4, r1
 80089b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089b4:	f000 f918 	bl	8008be8 <_read_r>
 80089b8:	2800      	cmp	r0, #0
 80089ba:	bfab      	itete	ge
 80089bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80089be:	89a3      	ldrhlt	r3, [r4, #12]
 80089c0:	181b      	addge	r3, r3, r0
 80089c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089c6:	bfac      	ite	ge
 80089c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80089ca:	81a3      	strhlt	r3, [r4, #12]
 80089cc:	bd10      	pop	{r4, pc}

080089ce <__seofread>:
 80089ce:	2000      	movs	r0, #0
 80089d0:	4770      	bx	lr

080089d2 <__swrite>:
 80089d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089d6:	461f      	mov	r7, r3
 80089d8:	898b      	ldrh	r3, [r1, #12]
 80089da:	05db      	lsls	r3, r3, #23
 80089dc:	4605      	mov	r5, r0
 80089de:	460c      	mov	r4, r1
 80089e0:	4616      	mov	r6, r2
 80089e2:	d505      	bpl.n	80089f0 <__swrite+0x1e>
 80089e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089e8:	2302      	movs	r3, #2
 80089ea:	2200      	movs	r2, #0
 80089ec:	f000 f8ea 	bl	8008bc4 <_lseek_r>
 80089f0:	89a3      	ldrh	r3, [r4, #12]
 80089f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089fa:	81a3      	strh	r3, [r4, #12]
 80089fc:	4632      	mov	r2, r6
 80089fe:	463b      	mov	r3, r7
 8008a00:	4628      	mov	r0, r5
 8008a02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a06:	f000 b901 	b.w	8008c0c <_write_r>

08008a0a <__sseek>:
 8008a0a:	b510      	push	{r4, lr}
 8008a0c:	460c      	mov	r4, r1
 8008a0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a12:	f000 f8d7 	bl	8008bc4 <_lseek_r>
 8008a16:	1c43      	adds	r3, r0, #1
 8008a18:	89a3      	ldrh	r3, [r4, #12]
 8008a1a:	bf15      	itete	ne
 8008a1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a26:	81a3      	strheq	r3, [r4, #12]
 8008a28:	bf18      	it	ne
 8008a2a:	81a3      	strhne	r3, [r4, #12]
 8008a2c:	bd10      	pop	{r4, pc}

08008a2e <__sclose>:
 8008a2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a32:	f000 b8b7 	b.w	8008ba4 <_close_r>

08008a36 <__swbuf_r>:
 8008a36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a38:	460e      	mov	r6, r1
 8008a3a:	4614      	mov	r4, r2
 8008a3c:	4605      	mov	r5, r0
 8008a3e:	b118      	cbz	r0, 8008a48 <__swbuf_r+0x12>
 8008a40:	6a03      	ldr	r3, [r0, #32]
 8008a42:	b90b      	cbnz	r3, 8008a48 <__swbuf_r+0x12>
 8008a44:	f7ff fec2 	bl	80087cc <__sinit>
 8008a48:	69a3      	ldr	r3, [r4, #24]
 8008a4a:	60a3      	str	r3, [r4, #8]
 8008a4c:	89a3      	ldrh	r3, [r4, #12]
 8008a4e:	071a      	lsls	r2, r3, #28
 8008a50:	d525      	bpl.n	8008a9e <__swbuf_r+0x68>
 8008a52:	6923      	ldr	r3, [r4, #16]
 8008a54:	b31b      	cbz	r3, 8008a9e <__swbuf_r+0x68>
 8008a56:	6823      	ldr	r3, [r4, #0]
 8008a58:	6922      	ldr	r2, [r4, #16]
 8008a5a:	1a98      	subs	r0, r3, r2
 8008a5c:	6963      	ldr	r3, [r4, #20]
 8008a5e:	b2f6      	uxtb	r6, r6
 8008a60:	4283      	cmp	r3, r0
 8008a62:	4637      	mov	r7, r6
 8008a64:	dc04      	bgt.n	8008a70 <__swbuf_r+0x3a>
 8008a66:	4621      	mov	r1, r4
 8008a68:	4628      	mov	r0, r5
 8008a6a:	f003 fa21 	bl	800beb0 <_fflush_r>
 8008a6e:	b9e0      	cbnz	r0, 8008aaa <__swbuf_r+0x74>
 8008a70:	68a3      	ldr	r3, [r4, #8]
 8008a72:	3b01      	subs	r3, #1
 8008a74:	60a3      	str	r3, [r4, #8]
 8008a76:	6823      	ldr	r3, [r4, #0]
 8008a78:	1c5a      	adds	r2, r3, #1
 8008a7a:	6022      	str	r2, [r4, #0]
 8008a7c:	701e      	strb	r6, [r3, #0]
 8008a7e:	6962      	ldr	r2, [r4, #20]
 8008a80:	1c43      	adds	r3, r0, #1
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d004      	beq.n	8008a90 <__swbuf_r+0x5a>
 8008a86:	89a3      	ldrh	r3, [r4, #12]
 8008a88:	07db      	lsls	r3, r3, #31
 8008a8a:	d506      	bpl.n	8008a9a <__swbuf_r+0x64>
 8008a8c:	2e0a      	cmp	r6, #10
 8008a8e:	d104      	bne.n	8008a9a <__swbuf_r+0x64>
 8008a90:	4621      	mov	r1, r4
 8008a92:	4628      	mov	r0, r5
 8008a94:	f003 fa0c 	bl	800beb0 <_fflush_r>
 8008a98:	b938      	cbnz	r0, 8008aaa <__swbuf_r+0x74>
 8008a9a:	4638      	mov	r0, r7
 8008a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	f000 f805 	bl	8008ab0 <__swsetup_r>
 8008aa6:	2800      	cmp	r0, #0
 8008aa8:	d0d5      	beq.n	8008a56 <__swbuf_r+0x20>
 8008aaa:	f04f 37ff 	mov.w	r7, #4294967295
 8008aae:	e7f4      	b.n	8008a9a <__swbuf_r+0x64>

08008ab0 <__swsetup_r>:
 8008ab0:	b538      	push	{r3, r4, r5, lr}
 8008ab2:	4b2a      	ldr	r3, [pc, #168]	; (8008b5c <__swsetup_r+0xac>)
 8008ab4:	4605      	mov	r5, r0
 8008ab6:	6818      	ldr	r0, [r3, #0]
 8008ab8:	460c      	mov	r4, r1
 8008aba:	b118      	cbz	r0, 8008ac4 <__swsetup_r+0x14>
 8008abc:	6a03      	ldr	r3, [r0, #32]
 8008abe:	b90b      	cbnz	r3, 8008ac4 <__swsetup_r+0x14>
 8008ac0:	f7ff fe84 	bl	80087cc <__sinit>
 8008ac4:	89a3      	ldrh	r3, [r4, #12]
 8008ac6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008aca:	0718      	lsls	r0, r3, #28
 8008acc:	d422      	bmi.n	8008b14 <__swsetup_r+0x64>
 8008ace:	06d9      	lsls	r1, r3, #27
 8008ad0:	d407      	bmi.n	8008ae2 <__swsetup_r+0x32>
 8008ad2:	2309      	movs	r3, #9
 8008ad4:	602b      	str	r3, [r5, #0]
 8008ad6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008ada:	81a3      	strh	r3, [r4, #12]
 8008adc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae0:	e034      	b.n	8008b4c <__swsetup_r+0x9c>
 8008ae2:	0758      	lsls	r0, r3, #29
 8008ae4:	d512      	bpl.n	8008b0c <__swsetup_r+0x5c>
 8008ae6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ae8:	b141      	cbz	r1, 8008afc <__swsetup_r+0x4c>
 8008aea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008aee:	4299      	cmp	r1, r3
 8008af0:	d002      	beq.n	8008af8 <__swsetup_r+0x48>
 8008af2:	4628      	mov	r0, r5
 8008af4:	f000 ff56 	bl	80099a4 <_free_r>
 8008af8:	2300      	movs	r3, #0
 8008afa:	6363      	str	r3, [r4, #52]	; 0x34
 8008afc:	89a3      	ldrh	r3, [r4, #12]
 8008afe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b02:	81a3      	strh	r3, [r4, #12]
 8008b04:	2300      	movs	r3, #0
 8008b06:	6063      	str	r3, [r4, #4]
 8008b08:	6923      	ldr	r3, [r4, #16]
 8008b0a:	6023      	str	r3, [r4, #0]
 8008b0c:	89a3      	ldrh	r3, [r4, #12]
 8008b0e:	f043 0308 	orr.w	r3, r3, #8
 8008b12:	81a3      	strh	r3, [r4, #12]
 8008b14:	6923      	ldr	r3, [r4, #16]
 8008b16:	b94b      	cbnz	r3, 8008b2c <__swsetup_r+0x7c>
 8008b18:	89a3      	ldrh	r3, [r4, #12]
 8008b1a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008b1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b22:	d003      	beq.n	8008b2c <__swsetup_r+0x7c>
 8008b24:	4621      	mov	r1, r4
 8008b26:	4628      	mov	r0, r5
 8008b28:	f003 fa10 	bl	800bf4c <__smakebuf_r>
 8008b2c:	89a0      	ldrh	r0, [r4, #12]
 8008b2e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b32:	f010 0301 	ands.w	r3, r0, #1
 8008b36:	d00a      	beq.n	8008b4e <__swsetup_r+0x9e>
 8008b38:	2300      	movs	r3, #0
 8008b3a:	60a3      	str	r3, [r4, #8]
 8008b3c:	6963      	ldr	r3, [r4, #20]
 8008b3e:	425b      	negs	r3, r3
 8008b40:	61a3      	str	r3, [r4, #24]
 8008b42:	6923      	ldr	r3, [r4, #16]
 8008b44:	b943      	cbnz	r3, 8008b58 <__swsetup_r+0xa8>
 8008b46:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b4a:	d1c4      	bne.n	8008ad6 <__swsetup_r+0x26>
 8008b4c:	bd38      	pop	{r3, r4, r5, pc}
 8008b4e:	0781      	lsls	r1, r0, #30
 8008b50:	bf58      	it	pl
 8008b52:	6963      	ldrpl	r3, [r4, #20]
 8008b54:	60a3      	str	r3, [r4, #8]
 8008b56:	e7f4      	b.n	8008b42 <__swsetup_r+0x92>
 8008b58:	2000      	movs	r0, #0
 8008b5a:	e7f7      	b.n	8008b4c <__swsetup_r+0x9c>
 8008b5c:	20000098 	.word	0x20000098

08008b60 <memset>:
 8008b60:	4402      	add	r2, r0
 8008b62:	4603      	mov	r3, r0
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d100      	bne.n	8008b6a <memset+0xa>
 8008b68:	4770      	bx	lr
 8008b6a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b6e:	e7f9      	b.n	8008b64 <memset+0x4>

08008b70 <strstr>:
 8008b70:	780a      	ldrb	r2, [r1, #0]
 8008b72:	b570      	push	{r4, r5, r6, lr}
 8008b74:	b96a      	cbnz	r2, 8008b92 <strstr+0x22>
 8008b76:	bd70      	pop	{r4, r5, r6, pc}
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d109      	bne.n	8008b90 <strstr+0x20>
 8008b7c:	460c      	mov	r4, r1
 8008b7e:	4605      	mov	r5, r0
 8008b80:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d0f6      	beq.n	8008b76 <strstr+0x6>
 8008b88:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8008b8c:	429e      	cmp	r6, r3
 8008b8e:	d0f7      	beq.n	8008b80 <strstr+0x10>
 8008b90:	3001      	adds	r0, #1
 8008b92:	7803      	ldrb	r3, [r0, #0]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d1ef      	bne.n	8008b78 <strstr+0x8>
 8008b98:	4618      	mov	r0, r3
 8008b9a:	e7ec      	b.n	8008b76 <strstr+0x6>

08008b9c <_localeconv_r>:
 8008b9c:	4800      	ldr	r0, [pc, #0]	; (8008ba0 <_localeconv_r+0x4>)
 8008b9e:	4770      	bx	lr
 8008ba0:	2000018c 	.word	0x2000018c

08008ba4 <_close_r>:
 8008ba4:	b538      	push	{r3, r4, r5, lr}
 8008ba6:	4d06      	ldr	r5, [pc, #24]	; (8008bc0 <_close_r+0x1c>)
 8008ba8:	2300      	movs	r3, #0
 8008baa:	4604      	mov	r4, r0
 8008bac:	4608      	mov	r0, r1
 8008bae:	602b      	str	r3, [r5, #0]
 8008bb0:	f7fa fbe7 	bl	8003382 <_close>
 8008bb4:	1c43      	adds	r3, r0, #1
 8008bb6:	d102      	bne.n	8008bbe <_close_r+0x1a>
 8008bb8:	682b      	ldr	r3, [r5, #0]
 8008bba:	b103      	cbz	r3, 8008bbe <_close_r+0x1a>
 8008bbc:	6023      	str	r3, [r4, #0]
 8008bbe:	bd38      	pop	{r3, r4, r5, pc}
 8008bc0:	20006528 	.word	0x20006528

08008bc4 <_lseek_r>:
 8008bc4:	b538      	push	{r3, r4, r5, lr}
 8008bc6:	4d07      	ldr	r5, [pc, #28]	; (8008be4 <_lseek_r+0x20>)
 8008bc8:	4604      	mov	r4, r0
 8008bca:	4608      	mov	r0, r1
 8008bcc:	4611      	mov	r1, r2
 8008bce:	2200      	movs	r2, #0
 8008bd0:	602a      	str	r2, [r5, #0]
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	f7fa fbfc 	bl	80033d0 <_lseek>
 8008bd8:	1c43      	adds	r3, r0, #1
 8008bda:	d102      	bne.n	8008be2 <_lseek_r+0x1e>
 8008bdc:	682b      	ldr	r3, [r5, #0]
 8008bde:	b103      	cbz	r3, 8008be2 <_lseek_r+0x1e>
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	bd38      	pop	{r3, r4, r5, pc}
 8008be4:	20006528 	.word	0x20006528

08008be8 <_read_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	4d07      	ldr	r5, [pc, #28]	; (8008c08 <_read_r+0x20>)
 8008bec:	4604      	mov	r4, r0
 8008bee:	4608      	mov	r0, r1
 8008bf0:	4611      	mov	r1, r2
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	602a      	str	r2, [r5, #0]
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	f7fa fb8a 	bl	8003310 <_read>
 8008bfc:	1c43      	adds	r3, r0, #1
 8008bfe:	d102      	bne.n	8008c06 <_read_r+0x1e>
 8008c00:	682b      	ldr	r3, [r5, #0]
 8008c02:	b103      	cbz	r3, 8008c06 <_read_r+0x1e>
 8008c04:	6023      	str	r3, [r4, #0]
 8008c06:	bd38      	pop	{r3, r4, r5, pc}
 8008c08:	20006528 	.word	0x20006528

08008c0c <_write_r>:
 8008c0c:	b538      	push	{r3, r4, r5, lr}
 8008c0e:	4d07      	ldr	r5, [pc, #28]	; (8008c2c <_write_r+0x20>)
 8008c10:	4604      	mov	r4, r0
 8008c12:	4608      	mov	r0, r1
 8008c14:	4611      	mov	r1, r2
 8008c16:	2200      	movs	r2, #0
 8008c18:	602a      	str	r2, [r5, #0]
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	f7fa fb95 	bl	800334a <_write>
 8008c20:	1c43      	adds	r3, r0, #1
 8008c22:	d102      	bne.n	8008c2a <_write_r+0x1e>
 8008c24:	682b      	ldr	r3, [r5, #0]
 8008c26:	b103      	cbz	r3, 8008c2a <_write_r+0x1e>
 8008c28:	6023      	str	r3, [r4, #0]
 8008c2a:	bd38      	pop	{r3, r4, r5, pc}
 8008c2c:	20006528 	.word	0x20006528

08008c30 <__errno>:
 8008c30:	4b01      	ldr	r3, [pc, #4]	; (8008c38 <__errno+0x8>)
 8008c32:	6818      	ldr	r0, [r3, #0]
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	20000098 	.word	0x20000098

08008c3c <__libc_init_array>:
 8008c3c:	b570      	push	{r4, r5, r6, lr}
 8008c3e:	4d0d      	ldr	r5, [pc, #52]	; (8008c74 <__libc_init_array+0x38>)
 8008c40:	4c0d      	ldr	r4, [pc, #52]	; (8008c78 <__libc_init_array+0x3c>)
 8008c42:	1b64      	subs	r4, r4, r5
 8008c44:	10a4      	asrs	r4, r4, #2
 8008c46:	2600      	movs	r6, #0
 8008c48:	42a6      	cmp	r6, r4
 8008c4a:	d109      	bne.n	8008c60 <__libc_init_array+0x24>
 8008c4c:	4d0b      	ldr	r5, [pc, #44]	; (8008c7c <__libc_init_array+0x40>)
 8008c4e:	4c0c      	ldr	r4, [pc, #48]	; (8008c80 <__libc_init_array+0x44>)
 8008c50:	f003 ff46 	bl	800cae0 <_init>
 8008c54:	1b64      	subs	r4, r4, r5
 8008c56:	10a4      	asrs	r4, r4, #2
 8008c58:	2600      	movs	r6, #0
 8008c5a:	42a6      	cmp	r6, r4
 8008c5c:	d105      	bne.n	8008c6a <__libc_init_array+0x2e>
 8008c5e:	bd70      	pop	{r4, r5, r6, pc}
 8008c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c64:	4798      	blx	r3
 8008c66:	3601      	adds	r6, #1
 8008c68:	e7ee      	b.n	8008c48 <__libc_init_array+0xc>
 8008c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c6e:	4798      	blx	r3
 8008c70:	3601      	adds	r6, #1
 8008c72:	e7f2      	b.n	8008c5a <__libc_init_array+0x1e>
 8008c74:	0800d0ec 	.word	0x0800d0ec
 8008c78:	0800d0ec 	.word	0x0800d0ec
 8008c7c:	0800d0ec 	.word	0x0800d0ec
 8008c80:	0800d0f0 	.word	0x0800d0f0

08008c84 <__retarget_lock_acquire_recursive>:
 8008c84:	4770      	bx	lr

08008c86 <__retarget_lock_release_recursive>:
 8008c86:	4770      	bx	lr

08008c88 <memcpy>:
 8008c88:	440a      	add	r2, r1
 8008c8a:	4291      	cmp	r1, r2
 8008c8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c90:	d100      	bne.n	8008c94 <memcpy+0xc>
 8008c92:	4770      	bx	lr
 8008c94:	b510      	push	{r4, lr}
 8008c96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c9e:	4291      	cmp	r1, r2
 8008ca0:	d1f9      	bne.n	8008c96 <memcpy+0xe>
 8008ca2:	bd10      	pop	{r4, pc}

08008ca4 <nanf>:
 8008ca4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008cac <nanf+0x8>
 8008ca8:	4770      	bx	lr
 8008caa:	bf00      	nop
 8008cac:	7fc00000 	.word	0x7fc00000

08008cb0 <quorem>:
 8008cb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb4:	6903      	ldr	r3, [r0, #16]
 8008cb6:	690c      	ldr	r4, [r1, #16]
 8008cb8:	42a3      	cmp	r3, r4
 8008cba:	4607      	mov	r7, r0
 8008cbc:	db7e      	blt.n	8008dbc <quorem+0x10c>
 8008cbe:	3c01      	subs	r4, #1
 8008cc0:	f101 0814 	add.w	r8, r1, #20
 8008cc4:	f100 0514 	add.w	r5, r0, #20
 8008cc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ccc:	9301      	str	r3, [sp, #4]
 8008cce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008cd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008cde:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ce2:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ce6:	d331      	bcc.n	8008d4c <quorem+0x9c>
 8008ce8:	f04f 0e00 	mov.w	lr, #0
 8008cec:	4640      	mov	r0, r8
 8008cee:	46ac      	mov	ip, r5
 8008cf0:	46f2      	mov	sl, lr
 8008cf2:	f850 2b04 	ldr.w	r2, [r0], #4
 8008cf6:	b293      	uxth	r3, r2
 8008cf8:	fb06 e303 	mla	r3, r6, r3, lr
 8008cfc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008d00:	0c1a      	lsrs	r2, r3, #16
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	ebaa 0303 	sub.w	r3, sl, r3
 8008d08:	f8dc a000 	ldr.w	sl, [ip]
 8008d0c:	fa13 f38a 	uxtah	r3, r3, sl
 8008d10:	fb06 220e 	mla	r2, r6, lr, r2
 8008d14:	9300      	str	r3, [sp, #0]
 8008d16:	9b00      	ldr	r3, [sp, #0]
 8008d18:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008d1c:	b292      	uxth	r2, r2
 8008d1e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008d22:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d26:	f8bd 3000 	ldrh.w	r3, [sp]
 8008d2a:	4581      	cmp	r9, r0
 8008d2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d30:	f84c 3b04 	str.w	r3, [ip], #4
 8008d34:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008d38:	d2db      	bcs.n	8008cf2 <quorem+0x42>
 8008d3a:	f855 300b 	ldr.w	r3, [r5, fp]
 8008d3e:	b92b      	cbnz	r3, 8008d4c <quorem+0x9c>
 8008d40:	9b01      	ldr	r3, [sp, #4]
 8008d42:	3b04      	subs	r3, #4
 8008d44:	429d      	cmp	r5, r3
 8008d46:	461a      	mov	r2, r3
 8008d48:	d32c      	bcc.n	8008da4 <quorem+0xf4>
 8008d4a:	613c      	str	r4, [r7, #16]
 8008d4c:	4638      	mov	r0, r7
 8008d4e:	f001 f9ef 	bl	800a130 <__mcmp>
 8008d52:	2800      	cmp	r0, #0
 8008d54:	db22      	blt.n	8008d9c <quorem+0xec>
 8008d56:	3601      	adds	r6, #1
 8008d58:	4629      	mov	r1, r5
 8008d5a:	2000      	movs	r0, #0
 8008d5c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d60:	f8d1 c000 	ldr.w	ip, [r1]
 8008d64:	b293      	uxth	r3, r2
 8008d66:	1ac3      	subs	r3, r0, r3
 8008d68:	0c12      	lsrs	r2, r2, #16
 8008d6a:	fa13 f38c 	uxtah	r3, r3, ip
 8008d6e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008d72:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d7c:	45c1      	cmp	r9, r8
 8008d7e:	f841 3b04 	str.w	r3, [r1], #4
 8008d82:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008d86:	d2e9      	bcs.n	8008d5c <quorem+0xac>
 8008d88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d90:	b922      	cbnz	r2, 8008d9c <quorem+0xec>
 8008d92:	3b04      	subs	r3, #4
 8008d94:	429d      	cmp	r5, r3
 8008d96:	461a      	mov	r2, r3
 8008d98:	d30a      	bcc.n	8008db0 <quorem+0x100>
 8008d9a:	613c      	str	r4, [r7, #16]
 8008d9c:	4630      	mov	r0, r6
 8008d9e:	b003      	add	sp, #12
 8008da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008da4:	6812      	ldr	r2, [r2, #0]
 8008da6:	3b04      	subs	r3, #4
 8008da8:	2a00      	cmp	r2, #0
 8008daa:	d1ce      	bne.n	8008d4a <quorem+0x9a>
 8008dac:	3c01      	subs	r4, #1
 8008dae:	e7c9      	b.n	8008d44 <quorem+0x94>
 8008db0:	6812      	ldr	r2, [r2, #0]
 8008db2:	3b04      	subs	r3, #4
 8008db4:	2a00      	cmp	r2, #0
 8008db6:	d1f0      	bne.n	8008d9a <quorem+0xea>
 8008db8:	3c01      	subs	r4, #1
 8008dba:	e7eb      	b.n	8008d94 <quorem+0xe4>
 8008dbc:	2000      	movs	r0, #0
 8008dbe:	e7ee      	b.n	8008d9e <quorem+0xee>

08008dc0 <_dtoa_r>:
 8008dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc4:	ed2d 8b04 	vpush	{d8-d9}
 8008dc8:	69c5      	ldr	r5, [r0, #28]
 8008dca:	b093      	sub	sp, #76	; 0x4c
 8008dcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008dd0:	ec57 6b10 	vmov	r6, r7, d0
 8008dd4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008dd8:	9107      	str	r1, [sp, #28]
 8008dda:	4604      	mov	r4, r0
 8008ddc:	920a      	str	r2, [sp, #40]	; 0x28
 8008dde:	930d      	str	r3, [sp, #52]	; 0x34
 8008de0:	b975      	cbnz	r5, 8008e00 <_dtoa_r+0x40>
 8008de2:	2010      	movs	r0, #16
 8008de4:	f000 fe2a 	bl	8009a3c <malloc>
 8008de8:	4602      	mov	r2, r0
 8008dea:	61e0      	str	r0, [r4, #28]
 8008dec:	b920      	cbnz	r0, 8008df8 <_dtoa_r+0x38>
 8008dee:	4bae      	ldr	r3, [pc, #696]	; (80090a8 <_dtoa_r+0x2e8>)
 8008df0:	21ef      	movs	r1, #239	; 0xef
 8008df2:	48ae      	ldr	r0, [pc, #696]	; (80090ac <_dtoa_r+0x2ec>)
 8008df4:	f003 f9c0 	bl	800c178 <__assert_func>
 8008df8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008dfc:	6005      	str	r5, [r0, #0]
 8008dfe:	60c5      	str	r5, [r0, #12]
 8008e00:	69e3      	ldr	r3, [r4, #28]
 8008e02:	6819      	ldr	r1, [r3, #0]
 8008e04:	b151      	cbz	r1, 8008e1c <_dtoa_r+0x5c>
 8008e06:	685a      	ldr	r2, [r3, #4]
 8008e08:	604a      	str	r2, [r1, #4]
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	4093      	lsls	r3, r2
 8008e0e:	608b      	str	r3, [r1, #8]
 8008e10:	4620      	mov	r0, r4
 8008e12:	f000 ff07 	bl	8009c24 <_Bfree>
 8008e16:	69e3      	ldr	r3, [r4, #28]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	601a      	str	r2, [r3, #0]
 8008e1c:	1e3b      	subs	r3, r7, #0
 8008e1e:	bfbb      	ittet	lt
 8008e20:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008e24:	9303      	strlt	r3, [sp, #12]
 8008e26:	2300      	movge	r3, #0
 8008e28:	2201      	movlt	r2, #1
 8008e2a:	bfac      	ite	ge
 8008e2c:	f8c8 3000 	strge.w	r3, [r8]
 8008e30:	f8c8 2000 	strlt.w	r2, [r8]
 8008e34:	4b9e      	ldr	r3, [pc, #632]	; (80090b0 <_dtoa_r+0x2f0>)
 8008e36:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008e3a:	ea33 0308 	bics.w	r3, r3, r8
 8008e3e:	d11b      	bne.n	8008e78 <_dtoa_r+0xb8>
 8008e40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e42:	f242 730f 	movw	r3, #9999	; 0x270f
 8008e46:	6013      	str	r3, [r2, #0]
 8008e48:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008e4c:	4333      	orrs	r3, r6
 8008e4e:	f000 8593 	beq.w	8009978 <_dtoa_r+0xbb8>
 8008e52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e54:	b963      	cbnz	r3, 8008e70 <_dtoa_r+0xb0>
 8008e56:	4b97      	ldr	r3, [pc, #604]	; (80090b4 <_dtoa_r+0x2f4>)
 8008e58:	e027      	b.n	8008eaa <_dtoa_r+0xea>
 8008e5a:	4b97      	ldr	r3, [pc, #604]	; (80090b8 <_dtoa_r+0x2f8>)
 8008e5c:	9300      	str	r3, [sp, #0]
 8008e5e:	3308      	adds	r3, #8
 8008e60:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008e62:	6013      	str	r3, [r2, #0]
 8008e64:	9800      	ldr	r0, [sp, #0]
 8008e66:	b013      	add	sp, #76	; 0x4c
 8008e68:	ecbd 8b04 	vpop	{d8-d9}
 8008e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e70:	4b90      	ldr	r3, [pc, #576]	; (80090b4 <_dtoa_r+0x2f4>)
 8008e72:	9300      	str	r3, [sp, #0]
 8008e74:	3303      	adds	r3, #3
 8008e76:	e7f3      	b.n	8008e60 <_dtoa_r+0xa0>
 8008e78:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	ec51 0b17 	vmov	r0, r1, d7
 8008e82:	eeb0 8a47 	vmov.f32	s16, s14
 8008e86:	eef0 8a67 	vmov.f32	s17, s15
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	f7f7 fe3c 	bl	8000b08 <__aeabi_dcmpeq>
 8008e90:	4681      	mov	r9, r0
 8008e92:	b160      	cbz	r0, 8008eae <_dtoa_r+0xee>
 8008e94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e96:	2301      	movs	r3, #1
 8008e98:	6013      	str	r3, [r2, #0]
 8008e9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	f000 8568 	beq.w	8009972 <_dtoa_r+0xbb2>
 8008ea2:	4b86      	ldr	r3, [pc, #536]	; (80090bc <_dtoa_r+0x2fc>)
 8008ea4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008ea6:	6013      	str	r3, [r2, #0]
 8008ea8:	3b01      	subs	r3, #1
 8008eaa:	9300      	str	r3, [sp, #0]
 8008eac:	e7da      	b.n	8008e64 <_dtoa_r+0xa4>
 8008eae:	aa10      	add	r2, sp, #64	; 0x40
 8008eb0:	a911      	add	r1, sp, #68	; 0x44
 8008eb2:	4620      	mov	r0, r4
 8008eb4:	eeb0 0a48 	vmov.f32	s0, s16
 8008eb8:	eef0 0a68 	vmov.f32	s1, s17
 8008ebc:	f001 fa4e 	bl	800a35c <__d2b>
 8008ec0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008ec4:	4682      	mov	sl, r0
 8008ec6:	2d00      	cmp	r5, #0
 8008ec8:	d07f      	beq.n	8008fca <_dtoa_r+0x20a>
 8008eca:	ee18 3a90 	vmov	r3, s17
 8008ece:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ed2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008ed6:	ec51 0b18 	vmov	r0, r1, d8
 8008eda:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008ede:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008ee2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008ee6:	4619      	mov	r1, r3
 8008ee8:	2200      	movs	r2, #0
 8008eea:	4b75      	ldr	r3, [pc, #468]	; (80090c0 <_dtoa_r+0x300>)
 8008eec:	f7f7 f9ec 	bl	80002c8 <__aeabi_dsub>
 8008ef0:	a367      	add	r3, pc, #412	; (adr r3, 8009090 <_dtoa_r+0x2d0>)
 8008ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef6:	f7f7 fb9f 	bl	8000638 <__aeabi_dmul>
 8008efa:	a367      	add	r3, pc, #412	; (adr r3, 8009098 <_dtoa_r+0x2d8>)
 8008efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f00:	f7f7 f9e4 	bl	80002cc <__adddf3>
 8008f04:	4606      	mov	r6, r0
 8008f06:	4628      	mov	r0, r5
 8008f08:	460f      	mov	r7, r1
 8008f0a:	f7f7 fb2b 	bl	8000564 <__aeabi_i2d>
 8008f0e:	a364      	add	r3, pc, #400	; (adr r3, 80090a0 <_dtoa_r+0x2e0>)
 8008f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f14:	f7f7 fb90 	bl	8000638 <__aeabi_dmul>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	460b      	mov	r3, r1
 8008f1c:	4630      	mov	r0, r6
 8008f1e:	4639      	mov	r1, r7
 8008f20:	f7f7 f9d4 	bl	80002cc <__adddf3>
 8008f24:	4606      	mov	r6, r0
 8008f26:	460f      	mov	r7, r1
 8008f28:	f7f7 fe36 	bl	8000b98 <__aeabi_d2iz>
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	4683      	mov	fp, r0
 8008f30:	2300      	movs	r3, #0
 8008f32:	4630      	mov	r0, r6
 8008f34:	4639      	mov	r1, r7
 8008f36:	f7f7 fdf1 	bl	8000b1c <__aeabi_dcmplt>
 8008f3a:	b148      	cbz	r0, 8008f50 <_dtoa_r+0x190>
 8008f3c:	4658      	mov	r0, fp
 8008f3e:	f7f7 fb11 	bl	8000564 <__aeabi_i2d>
 8008f42:	4632      	mov	r2, r6
 8008f44:	463b      	mov	r3, r7
 8008f46:	f7f7 fddf 	bl	8000b08 <__aeabi_dcmpeq>
 8008f4a:	b908      	cbnz	r0, 8008f50 <_dtoa_r+0x190>
 8008f4c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008f50:	f1bb 0f16 	cmp.w	fp, #22
 8008f54:	d857      	bhi.n	8009006 <_dtoa_r+0x246>
 8008f56:	4b5b      	ldr	r3, [pc, #364]	; (80090c4 <_dtoa_r+0x304>)
 8008f58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f60:	ec51 0b18 	vmov	r0, r1, d8
 8008f64:	f7f7 fdda 	bl	8000b1c <__aeabi_dcmplt>
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	d04e      	beq.n	800900a <_dtoa_r+0x24a>
 8008f6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008f70:	2300      	movs	r3, #0
 8008f72:	930c      	str	r3, [sp, #48]	; 0x30
 8008f74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f76:	1b5b      	subs	r3, r3, r5
 8008f78:	1e5a      	subs	r2, r3, #1
 8008f7a:	bf45      	ittet	mi
 8008f7c:	f1c3 0301 	rsbmi	r3, r3, #1
 8008f80:	9305      	strmi	r3, [sp, #20]
 8008f82:	2300      	movpl	r3, #0
 8008f84:	2300      	movmi	r3, #0
 8008f86:	9206      	str	r2, [sp, #24]
 8008f88:	bf54      	ite	pl
 8008f8a:	9305      	strpl	r3, [sp, #20]
 8008f8c:	9306      	strmi	r3, [sp, #24]
 8008f8e:	f1bb 0f00 	cmp.w	fp, #0
 8008f92:	db3c      	blt.n	800900e <_dtoa_r+0x24e>
 8008f94:	9b06      	ldr	r3, [sp, #24]
 8008f96:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008f9a:	445b      	add	r3, fp
 8008f9c:	9306      	str	r3, [sp, #24]
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	9308      	str	r3, [sp, #32]
 8008fa2:	9b07      	ldr	r3, [sp, #28]
 8008fa4:	2b09      	cmp	r3, #9
 8008fa6:	d868      	bhi.n	800907a <_dtoa_r+0x2ba>
 8008fa8:	2b05      	cmp	r3, #5
 8008faa:	bfc4      	itt	gt
 8008fac:	3b04      	subgt	r3, #4
 8008fae:	9307      	strgt	r3, [sp, #28]
 8008fb0:	9b07      	ldr	r3, [sp, #28]
 8008fb2:	f1a3 0302 	sub.w	r3, r3, #2
 8008fb6:	bfcc      	ite	gt
 8008fb8:	2500      	movgt	r5, #0
 8008fba:	2501      	movle	r5, #1
 8008fbc:	2b03      	cmp	r3, #3
 8008fbe:	f200 8085 	bhi.w	80090cc <_dtoa_r+0x30c>
 8008fc2:	e8df f003 	tbb	[pc, r3]
 8008fc6:	3b2e      	.short	0x3b2e
 8008fc8:	5839      	.short	0x5839
 8008fca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008fce:	441d      	add	r5, r3
 8008fd0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008fd4:	2b20      	cmp	r3, #32
 8008fd6:	bfc1      	itttt	gt
 8008fd8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008fdc:	fa08 f803 	lslgt.w	r8, r8, r3
 8008fe0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008fe4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008fe8:	bfd6      	itet	le
 8008fea:	f1c3 0320 	rsble	r3, r3, #32
 8008fee:	ea48 0003 	orrgt.w	r0, r8, r3
 8008ff2:	fa06 f003 	lslle.w	r0, r6, r3
 8008ff6:	f7f7 faa5 	bl	8000544 <__aeabi_ui2d>
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009000:	3d01      	subs	r5, #1
 8009002:	920e      	str	r2, [sp, #56]	; 0x38
 8009004:	e76f      	b.n	8008ee6 <_dtoa_r+0x126>
 8009006:	2301      	movs	r3, #1
 8009008:	e7b3      	b.n	8008f72 <_dtoa_r+0x1b2>
 800900a:	900c      	str	r0, [sp, #48]	; 0x30
 800900c:	e7b2      	b.n	8008f74 <_dtoa_r+0x1b4>
 800900e:	9b05      	ldr	r3, [sp, #20]
 8009010:	eba3 030b 	sub.w	r3, r3, fp
 8009014:	9305      	str	r3, [sp, #20]
 8009016:	f1cb 0300 	rsb	r3, fp, #0
 800901a:	9308      	str	r3, [sp, #32]
 800901c:	2300      	movs	r3, #0
 800901e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009020:	e7bf      	b.n	8008fa2 <_dtoa_r+0x1e2>
 8009022:	2300      	movs	r3, #0
 8009024:	9309      	str	r3, [sp, #36]	; 0x24
 8009026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009028:	2b00      	cmp	r3, #0
 800902a:	dc52      	bgt.n	80090d2 <_dtoa_r+0x312>
 800902c:	2301      	movs	r3, #1
 800902e:	9301      	str	r3, [sp, #4]
 8009030:	9304      	str	r3, [sp, #16]
 8009032:	461a      	mov	r2, r3
 8009034:	920a      	str	r2, [sp, #40]	; 0x28
 8009036:	e00b      	b.n	8009050 <_dtoa_r+0x290>
 8009038:	2301      	movs	r3, #1
 800903a:	e7f3      	b.n	8009024 <_dtoa_r+0x264>
 800903c:	2300      	movs	r3, #0
 800903e:	9309      	str	r3, [sp, #36]	; 0x24
 8009040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009042:	445b      	add	r3, fp
 8009044:	9301      	str	r3, [sp, #4]
 8009046:	3301      	adds	r3, #1
 8009048:	2b01      	cmp	r3, #1
 800904a:	9304      	str	r3, [sp, #16]
 800904c:	bfb8      	it	lt
 800904e:	2301      	movlt	r3, #1
 8009050:	69e0      	ldr	r0, [r4, #28]
 8009052:	2100      	movs	r1, #0
 8009054:	2204      	movs	r2, #4
 8009056:	f102 0614 	add.w	r6, r2, #20
 800905a:	429e      	cmp	r6, r3
 800905c:	d93d      	bls.n	80090da <_dtoa_r+0x31a>
 800905e:	6041      	str	r1, [r0, #4]
 8009060:	4620      	mov	r0, r4
 8009062:	f000 fd9f 	bl	8009ba4 <_Balloc>
 8009066:	9000      	str	r0, [sp, #0]
 8009068:	2800      	cmp	r0, #0
 800906a:	d139      	bne.n	80090e0 <_dtoa_r+0x320>
 800906c:	4b16      	ldr	r3, [pc, #88]	; (80090c8 <_dtoa_r+0x308>)
 800906e:	4602      	mov	r2, r0
 8009070:	f240 11af 	movw	r1, #431	; 0x1af
 8009074:	e6bd      	b.n	8008df2 <_dtoa_r+0x32>
 8009076:	2301      	movs	r3, #1
 8009078:	e7e1      	b.n	800903e <_dtoa_r+0x27e>
 800907a:	2501      	movs	r5, #1
 800907c:	2300      	movs	r3, #0
 800907e:	9307      	str	r3, [sp, #28]
 8009080:	9509      	str	r5, [sp, #36]	; 0x24
 8009082:	f04f 33ff 	mov.w	r3, #4294967295
 8009086:	9301      	str	r3, [sp, #4]
 8009088:	9304      	str	r3, [sp, #16]
 800908a:	2200      	movs	r2, #0
 800908c:	2312      	movs	r3, #18
 800908e:	e7d1      	b.n	8009034 <_dtoa_r+0x274>
 8009090:	636f4361 	.word	0x636f4361
 8009094:	3fd287a7 	.word	0x3fd287a7
 8009098:	8b60c8b3 	.word	0x8b60c8b3
 800909c:	3fc68a28 	.word	0x3fc68a28
 80090a0:	509f79fb 	.word	0x509f79fb
 80090a4:	3fd34413 	.word	0x3fd34413
 80090a8:	0800cce0 	.word	0x0800cce0
 80090ac:	0800ccf7 	.word	0x0800ccf7
 80090b0:	7ff00000 	.word	0x7ff00000
 80090b4:	0800ccdc 	.word	0x0800ccdc
 80090b8:	0800ccd3 	.word	0x0800ccd3
 80090bc:	0800d039 	.word	0x0800d039
 80090c0:	3ff80000 	.word	0x3ff80000
 80090c4:	0800cde8 	.word	0x0800cde8
 80090c8:	0800cd4f 	.word	0x0800cd4f
 80090cc:	2301      	movs	r3, #1
 80090ce:	9309      	str	r3, [sp, #36]	; 0x24
 80090d0:	e7d7      	b.n	8009082 <_dtoa_r+0x2c2>
 80090d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090d4:	9301      	str	r3, [sp, #4]
 80090d6:	9304      	str	r3, [sp, #16]
 80090d8:	e7ba      	b.n	8009050 <_dtoa_r+0x290>
 80090da:	3101      	adds	r1, #1
 80090dc:	0052      	lsls	r2, r2, #1
 80090de:	e7ba      	b.n	8009056 <_dtoa_r+0x296>
 80090e0:	69e3      	ldr	r3, [r4, #28]
 80090e2:	9a00      	ldr	r2, [sp, #0]
 80090e4:	601a      	str	r2, [r3, #0]
 80090e6:	9b04      	ldr	r3, [sp, #16]
 80090e8:	2b0e      	cmp	r3, #14
 80090ea:	f200 80a8 	bhi.w	800923e <_dtoa_r+0x47e>
 80090ee:	2d00      	cmp	r5, #0
 80090f0:	f000 80a5 	beq.w	800923e <_dtoa_r+0x47e>
 80090f4:	f1bb 0f00 	cmp.w	fp, #0
 80090f8:	dd38      	ble.n	800916c <_dtoa_r+0x3ac>
 80090fa:	4bc0      	ldr	r3, [pc, #768]	; (80093fc <_dtoa_r+0x63c>)
 80090fc:	f00b 020f 	and.w	r2, fp, #15
 8009100:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009104:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009108:	e9d3 6700 	ldrd	r6, r7, [r3]
 800910c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009110:	d019      	beq.n	8009146 <_dtoa_r+0x386>
 8009112:	4bbb      	ldr	r3, [pc, #748]	; (8009400 <_dtoa_r+0x640>)
 8009114:	ec51 0b18 	vmov	r0, r1, d8
 8009118:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800911c:	f7f7 fbb6 	bl	800088c <__aeabi_ddiv>
 8009120:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009124:	f008 080f 	and.w	r8, r8, #15
 8009128:	2503      	movs	r5, #3
 800912a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009400 <_dtoa_r+0x640>
 800912e:	f1b8 0f00 	cmp.w	r8, #0
 8009132:	d10a      	bne.n	800914a <_dtoa_r+0x38a>
 8009134:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009138:	4632      	mov	r2, r6
 800913a:	463b      	mov	r3, r7
 800913c:	f7f7 fba6 	bl	800088c <__aeabi_ddiv>
 8009140:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009144:	e02b      	b.n	800919e <_dtoa_r+0x3de>
 8009146:	2502      	movs	r5, #2
 8009148:	e7ef      	b.n	800912a <_dtoa_r+0x36a>
 800914a:	f018 0f01 	tst.w	r8, #1
 800914e:	d008      	beq.n	8009162 <_dtoa_r+0x3a2>
 8009150:	4630      	mov	r0, r6
 8009152:	4639      	mov	r1, r7
 8009154:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009158:	f7f7 fa6e 	bl	8000638 <__aeabi_dmul>
 800915c:	3501      	adds	r5, #1
 800915e:	4606      	mov	r6, r0
 8009160:	460f      	mov	r7, r1
 8009162:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009166:	f109 0908 	add.w	r9, r9, #8
 800916a:	e7e0      	b.n	800912e <_dtoa_r+0x36e>
 800916c:	f000 809f 	beq.w	80092ae <_dtoa_r+0x4ee>
 8009170:	f1cb 0600 	rsb	r6, fp, #0
 8009174:	4ba1      	ldr	r3, [pc, #644]	; (80093fc <_dtoa_r+0x63c>)
 8009176:	4fa2      	ldr	r7, [pc, #648]	; (8009400 <_dtoa_r+0x640>)
 8009178:	f006 020f 	and.w	r2, r6, #15
 800917c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009184:	ec51 0b18 	vmov	r0, r1, d8
 8009188:	f7f7 fa56 	bl	8000638 <__aeabi_dmul>
 800918c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009190:	1136      	asrs	r6, r6, #4
 8009192:	2300      	movs	r3, #0
 8009194:	2502      	movs	r5, #2
 8009196:	2e00      	cmp	r6, #0
 8009198:	d17e      	bne.n	8009298 <_dtoa_r+0x4d8>
 800919a:	2b00      	cmp	r3, #0
 800919c:	d1d0      	bne.n	8009140 <_dtoa_r+0x380>
 800919e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	f000 8084 	beq.w	80092b2 <_dtoa_r+0x4f2>
 80091aa:	4b96      	ldr	r3, [pc, #600]	; (8009404 <_dtoa_r+0x644>)
 80091ac:	2200      	movs	r2, #0
 80091ae:	4640      	mov	r0, r8
 80091b0:	4649      	mov	r1, r9
 80091b2:	f7f7 fcb3 	bl	8000b1c <__aeabi_dcmplt>
 80091b6:	2800      	cmp	r0, #0
 80091b8:	d07b      	beq.n	80092b2 <_dtoa_r+0x4f2>
 80091ba:	9b04      	ldr	r3, [sp, #16]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d078      	beq.n	80092b2 <_dtoa_r+0x4f2>
 80091c0:	9b01      	ldr	r3, [sp, #4]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	dd39      	ble.n	800923a <_dtoa_r+0x47a>
 80091c6:	4b90      	ldr	r3, [pc, #576]	; (8009408 <_dtoa_r+0x648>)
 80091c8:	2200      	movs	r2, #0
 80091ca:	4640      	mov	r0, r8
 80091cc:	4649      	mov	r1, r9
 80091ce:	f7f7 fa33 	bl	8000638 <__aeabi_dmul>
 80091d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091d6:	9e01      	ldr	r6, [sp, #4]
 80091d8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80091dc:	3501      	adds	r5, #1
 80091de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80091e2:	4628      	mov	r0, r5
 80091e4:	f7f7 f9be 	bl	8000564 <__aeabi_i2d>
 80091e8:	4642      	mov	r2, r8
 80091ea:	464b      	mov	r3, r9
 80091ec:	f7f7 fa24 	bl	8000638 <__aeabi_dmul>
 80091f0:	4b86      	ldr	r3, [pc, #536]	; (800940c <_dtoa_r+0x64c>)
 80091f2:	2200      	movs	r2, #0
 80091f4:	f7f7 f86a 	bl	80002cc <__adddf3>
 80091f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80091fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009200:	9303      	str	r3, [sp, #12]
 8009202:	2e00      	cmp	r6, #0
 8009204:	d158      	bne.n	80092b8 <_dtoa_r+0x4f8>
 8009206:	4b82      	ldr	r3, [pc, #520]	; (8009410 <_dtoa_r+0x650>)
 8009208:	2200      	movs	r2, #0
 800920a:	4640      	mov	r0, r8
 800920c:	4649      	mov	r1, r9
 800920e:	f7f7 f85b 	bl	80002c8 <__aeabi_dsub>
 8009212:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009216:	4680      	mov	r8, r0
 8009218:	4689      	mov	r9, r1
 800921a:	f7f7 fc9d 	bl	8000b58 <__aeabi_dcmpgt>
 800921e:	2800      	cmp	r0, #0
 8009220:	f040 8296 	bne.w	8009750 <_dtoa_r+0x990>
 8009224:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009228:	4640      	mov	r0, r8
 800922a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800922e:	4649      	mov	r1, r9
 8009230:	f7f7 fc74 	bl	8000b1c <__aeabi_dcmplt>
 8009234:	2800      	cmp	r0, #0
 8009236:	f040 8289 	bne.w	800974c <_dtoa_r+0x98c>
 800923a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800923e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009240:	2b00      	cmp	r3, #0
 8009242:	f2c0 814e 	blt.w	80094e2 <_dtoa_r+0x722>
 8009246:	f1bb 0f0e 	cmp.w	fp, #14
 800924a:	f300 814a 	bgt.w	80094e2 <_dtoa_r+0x722>
 800924e:	4b6b      	ldr	r3, [pc, #428]	; (80093fc <_dtoa_r+0x63c>)
 8009250:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009254:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800925a:	2b00      	cmp	r3, #0
 800925c:	f280 80dc 	bge.w	8009418 <_dtoa_r+0x658>
 8009260:	9b04      	ldr	r3, [sp, #16]
 8009262:	2b00      	cmp	r3, #0
 8009264:	f300 80d8 	bgt.w	8009418 <_dtoa_r+0x658>
 8009268:	f040 826f 	bne.w	800974a <_dtoa_r+0x98a>
 800926c:	4b68      	ldr	r3, [pc, #416]	; (8009410 <_dtoa_r+0x650>)
 800926e:	2200      	movs	r2, #0
 8009270:	4640      	mov	r0, r8
 8009272:	4649      	mov	r1, r9
 8009274:	f7f7 f9e0 	bl	8000638 <__aeabi_dmul>
 8009278:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800927c:	f7f7 fc62 	bl	8000b44 <__aeabi_dcmpge>
 8009280:	9e04      	ldr	r6, [sp, #16]
 8009282:	4637      	mov	r7, r6
 8009284:	2800      	cmp	r0, #0
 8009286:	f040 8245 	bne.w	8009714 <_dtoa_r+0x954>
 800928a:	9d00      	ldr	r5, [sp, #0]
 800928c:	2331      	movs	r3, #49	; 0x31
 800928e:	f805 3b01 	strb.w	r3, [r5], #1
 8009292:	f10b 0b01 	add.w	fp, fp, #1
 8009296:	e241      	b.n	800971c <_dtoa_r+0x95c>
 8009298:	07f2      	lsls	r2, r6, #31
 800929a:	d505      	bpl.n	80092a8 <_dtoa_r+0x4e8>
 800929c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092a0:	f7f7 f9ca 	bl	8000638 <__aeabi_dmul>
 80092a4:	3501      	adds	r5, #1
 80092a6:	2301      	movs	r3, #1
 80092a8:	1076      	asrs	r6, r6, #1
 80092aa:	3708      	adds	r7, #8
 80092ac:	e773      	b.n	8009196 <_dtoa_r+0x3d6>
 80092ae:	2502      	movs	r5, #2
 80092b0:	e775      	b.n	800919e <_dtoa_r+0x3de>
 80092b2:	9e04      	ldr	r6, [sp, #16]
 80092b4:	465f      	mov	r7, fp
 80092b6:	e792      	b.n	80091de <_dtoa_r+0x41e>
 80092b8:	9900      	ldr	r1, [sp, #0]
 80092ba:	4b50      	ldr	r3, [pc, #320]	; (80093fc <_dtoa_r+0x63c>)
 80092bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80092c0:	4431      	add	r1, r6
 80092c2:	9102      	str	r1, [sp, #8]
 80092c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092c6:	eeb0 9a47 	vmov.f32	s18, s14
 80092ca:	eef0 9a67 	vmov.f32	s19, s15
 80092ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80092d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80092d6:	2900      	cmp	r1, #0
 80092d8:	d044      	beq.n	8009364 <_dtoa_r+0x5a4>
 80092da:	494e      	ldr	r1, [pc, #312]	; (8009414 <_dtoa_r+0x654>)
 80092dc:	2000      	movs	r0, #0
 80092de:	f7f7 fad5 	bl	800088c <__aeabi_ddiv>
 80092e2:	ec53 2b19 	vmov	r2, r3, d9
 80092e6:	f7f6 ffef 	bl	80002c8 <__aeabi_dsub>
 80092ea:	9d00      	ldr	r5, [sp, #0]
 80092ec:	ec41 0b19 	vmov	d9, r0, r1
 80092f0:	4649      	mov	r1, r9
 80092f2:	4640      	mov	r0, r8
 80092f4:	f7f7 fc50 	bl	8000b98 <__aeabi_d2iz>
 80092f8:	4606      	mov	r6, r0
 80092fa:	f7f7 f933 	bl	8000564 <__aeabi_i2d>
 80092fe:	4602      	mov	r2, r0
 8009300:	460b      	mov	r3, r1
 8009302:	4640      	mov	r0, r8
 8009304:	4649      	mov	r1, r9
 8009306:	f7f6 ffdf 	bl	80002c8 <__aeabi_dsub>
 800930a:	3630      	adds	r6, #48	; 0x30
 800930c:	f805 6b01 	strb.w	r6, [r5], #1
 8009310:	ec53 2b19 	vmov	r2, r3, d9
 8009314:	4680      	mov	r8, r0
 8009316:	4689      	mov	r9, r1
 8009318:	f7f7 fc00 	bl	8000b1c <__aeabi_dcmplt>
 800931c:	2800      	cmp	r0, #0
 800931e:	d164      	bne.n	80093ea <_dtoa_r+0x62a>
 8009320:	4642      	mov	r2, r8
 8009322:	464b      	mov	r3, r9
 8009324:	4937      	ldr	r1, [pc, #220]	; (8009404 <_dtoa_r+0x644>)
 8009326:	2000      	movs	r0, #0
 8009328:	f7f6 ffce 	bl	80002c8 <__aeabi_dsub>
 800932c:	ec53 2b19 	vmov	r2, r3, d9
 8009330:	f7f7 fbf4 	bl	8000b1c <__aeabi_dcmplt>
 8009334:	2800      	cmp	r0, #0
 8009336:	f040 80b6 	bne.w	80094a6 <_dtoa_r+0x6e6>
 800933a:	9b02      	ldr	r3, [sp, #8]
 800933c:	429d      	cmp	r5, r3
 800933e:	f43f af7c 	beq.w	800923a <_dtoa_r+0x47a>
 8009342:	4b31      	ldr	r3, [pc, #196]	; (8009408 <_dtoa_r+0x648>)
 8009344:	ec51 0b19 	vmov	r0, r1, d9
 8009348:	2200      	movs	r2, #0
 800934a:	f7f7 f975 	bl	8000638 <__aeabi_dmul>
 800934e:	4b2e      	ldr	r3, [pc, #184]	; (8009408 <_dtoa_r+0x648>)
 8009350:	ec41 0b19 	vmov	d9, r0, r1
 8009354:	2200      	movs	r2, #0
 8009356:	4640      	mov	r0, r8
 8009358:	4649      	mov	r1, r9
 800935a:	f7f7 f96d 	bl	8000638 <__aeabi_dmul>
 800935e:	4680      	mov	r8, r0
 8009360:	4689      	mov	r9, r1
 8009362:	e7c5      	b.n	80092f0 <_dtoa_r+0x530>
 8009364:	ec51 0b17 	vmov	r0, r1, d7
 8009368:	f7f7 f966 	bl	8000638 <__aeabi_dmul>
 800936c:	9b02      	ldr	r3, [sp, #8]
 800936e:	9d00      	ldr	r5, [sp, #0]
 8009370:	930f      	str	r3, [sp, #60]	; 0x3c
 8009372:	ec41 0b19 	vmov	d9, r0, r1
 8009376:	4649      	mov	r1, r9
 8009378:	4640      	mov	r0, r8
 800937a:	f7f7 fc0d 	bl	8000b98 <__aeabi_d2iz>
 800937e:	4606      	mov	r6, r0
 8009380:	f7f7 f8f0 	bl	8000564 <__aeabi_i2d>
 8009384:	3630      	adds	r6, #48	; 0x30
 8009386:	4602      	mov	r2, r0
 8009388:	460b      	mov	r3, r1
 800938a:	4640      	mov	r0, r8
 800938c:	4649      	mov	r1, r9
 800938e:	f7f6 ff9b 	bl	80002c8 <__aeabi_dsub>
 8009392:	f805 6b01 	strb.w	r6, [r5], #1
 8009396:	9b02      	ldr	r3, [sp, #8]
 8009398:	429d      	cmp	r5, r3
 800939a:	4680      	mov	r8, r0
 800939c:	4689      	mov	r9, r1
 800939e:	f04f 0200 	mov.w	r2, #0
 80093a2:	d124      	bne.n	80093ee <_dtoa_r+0x62e>
 80093a4:	4b1b      	ldr	r3, [pc, #108]	; (8009414 <_dtoa_r+0x654>)
 80093a6:	ec51 0b19 	vmov	r0, r1, d9
 80093aa:	f7f6 ff8f 	bl	80002cc <__adddf3>
 80093ae:	4602      	mov	r2, r0
 80093b0:	460b      	mov	r3, r1
 80093b2:	4640      	mov	r0, r8
 80093b4:	4649      	mov	r1, r9
 80093b6:	f7f7 fbcf 	bl	8000b58 <__aeabi_dcmpgt>
 80093ba:	2800      	cmp	r0, #0
 80093bc:	d173      	bne.n	80094a6 <_dtoa_r+0x6e6>
 80093be:	ec53 2b19 	vmov	r2, r3, d9
 80093c2:	4914      	ldr	r1, [pc, #80]	; (8009414 <_dtoa_r+0x654>)
 80093c4:	2000      	movs	r0, #0
 80093c6:	f7f6 ff7f 	bl	80002c8 <__aeabi_dsub>
 80093ca:	4602      	mov	r2, r0
 80093cc:	460b      	mov	r3, r1
 80093ce:	4640      	mov	r0, r8
 80093d0:	4649      	mov	r1, r9
 80093d2:	f7f7 fba3 	bl	8000b1c <__aeabi_dcmplt>
 80093d6:	2800      	cmp	r0, #0
 80093d8:	f43f af2f 	beq.w	800923a <_dtoa_r+0x47a>
 80093dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80093de:	1e6b      	subs	r3, r5, #1
 80093e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80093e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80093e6:	2b30      	cmp	r3, #48	; 0x30
 80093e8:	d0f8      	beq.n	80093dc <_dtoa_r+0x61c>
 80093ea:	46bb      	mov	fp, r7
 80093ec:	e04a      	b.n	8009484 <_dtoa_r+0x6c4>
 80093ee:	4b06      	ldr	r3, [pc, #24]	; (8009408 <_dtoa_r+0x648>)
 80093f0:	f7f7 f922 	bl	8000638 <__aeabi_dmul>
 80093f4:	4680      	mov	r8, r0
 80093f6:	4689      	mov	r9, r1
 80093f8:	e7bd      	b.n	8009376 <_dtoa_r+0x5b6>
 80093fa:	bf00      	nop
 80093fc:	0800cde8 	.word	0x0800cde8
 8009400:	0800cdc0 	.word	0x0800cdc0
 8009404:	3ff00000 	.word	0x3ff00000
 8009408:	40240000 	.word	0x40240000
 800940c:	401c0000 	.word	0x401c0000
 8009410:	40140000 	.word	0x40140000
 8009414:	3fe00000 	.word	0x3fe00000
 8009418:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800941c:	9d00      	ldr	r5, [sp, #0]
 800941e:	4642      	mov	r2, r8
 8009420:	464b      	mov	r3, r9
 8009422:	4630      	mov	r0, r6
 8009424:	4639      	mov	r1, r7
 8009426:	f7f7 fa31 	bl	800088c <__aeabi_ddiv>
 800942a:	f7f7 fbb5 	bl	8000b98 <__aeabi_d2iz>
 800942e:	9001      	str	r0, [sp, #4]
 8009430:	f7f7 f898 	bl	8000564 <__aeabi_i2d>
 8009434:	4642      	mov	r2, r8
 8009436:	464b      	mov	r3, r9
 8009438:	f7f7 f8fe 	bl	8000638 <__aeabi_dmul>
 800943c:	4602      	mov	r2, r0
 800943e:	460b      	mov	r3, r1
 8009440:	4630      	mov	r0, r6
 8009442:	4639      	mov	r1, r7
 8009444:	f7f6 ff40 	bl	80002c8 <__aeabi_dsub>
 8009448:	9e01      	ldr	r6, [sp, #4]
 800944a:	9f04      	ldr	r7, [sp, #16]
 800944c:	3630      	adds	r6, #48	; 0x30
 800944e:	f805 6b01 	strb.w	r6, [r5], #1
 8009452:	9e00      	ldr	r6, [sp, #0]
 8009454:	1bae      	subs	r6, r5, r6
 8009456:	42b7      	cmp	r7, r6
 8009458:	4602      	mov	r2, r0
 800945a:	460b      	mov	r3, r1
 800945c:	d134      	bne.n	80094c8 <_dtoa_r+0x708>
 800945e:	f7f6 ff35 	bl	80002cc <__adddf3>
 8009462:	4642      	mov	r2, r8
 8009464:	464b      	mov	r3, r9
 8009466:	4606      	mov	r6, r0
 8009468:	460f      	mov	r7, r1
 800946a:	f7f7 fb75 	bl	8000b58 <__aeabi_dcmpgt>
 800946e:	b9c8      	cbnz	r0, 80094a4 <_dtoa_r+0x6e4>
 8009470:	4642      	mov	r2, r8
 8009472:	464b      	mov	r3, r9
 8009474:	4630      	mov	r0, r6
 8009476:	4639      	mov	r1, r7
 8009478:	f7f7 fb46 	bl	8000b08 <__aeabi_dcmpeq>
 800947c:	b110      	cbz	r0, 8009484 <_dtoa_r+0x6c4>
 800947e:	9b01      	ldr	r3, [sp, #4]
 8009480:	07db      	lsls	r3, r3, #31
 8009482:	d40f      	bmi.n	80094a4 <_dtoa_r+0x6e4>
 8009484:	4651      	mov	r1, sl
 8009486:	4620      	mov	r0, r4
 8009488:	f000 fbcc 	bl	8009c24 <_Bfree>
 800948c:	2300      	movs	r3, #0
 800948e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009490:	702b      	strb	r3, [r5, #0]
 8009492:	f10b 0301 	add.w	r3, fp, #1
 8009496:	6013      	str	r3, [r2, #0]
 8009498:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800949a:	2b00      	cmp	r3, #0
 800949c:	f43f ace2 	beq.w	8008e64 <_dtoa_r+0xa4>
 80094a0:	601d      	str	r5, [r3, #0]
 80094a2:	e4df      	b.n	8008e64 <_dtoa_r+0xa4>
 80094a4:	465f      	mov	r7, fp
 80094a6:	462b      	mov	r3, r5
 80094a8:	461d      	mov	r5, r3
 80094aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094ae:	2a39      	cmp	r2, #57	; 0x39
 80094b0:	d106      	bne.n	80094c0 <_dtoa_r+0x700>
 80094b2:	9a00      	ldr	r2, [sp, #0]
 80094b4:	429a      	cmp	r2, r3
 80094b6:	d1f7      	bne.n	80094a8 <_dtoa_r+0x6e8>
 80094b8:	9900      	ldr	r1, [sp, #0]
 80094ba:	2230      	movs	r2, #48	; 0x30
 80094bc:	3701      	adds	r7, #1
 80094be:	700a      	strb	r2, [r1, #0]
 80094c0:	781a      	ldrb	r2, [r3, #0]
 80094c2:	3201      	adds	r2, #1
 80094c4:	701a      	strb	r2, [r3, #0]
 80094c6:	e790      	b.n	80093ea <_dtoa_r+0x62a>
 80094c8:	4ba3      	ldr	r3, [pc, #652]	; (8009758 <_dtoa_r+0x998>)
 80094ca:	2200      	movs	r2, #0
 80094cc:	f7f7 f8b4 	bl	8000638 <__aeabi_dmul>
 80094d0:	2200      	movs	r2, #0
 80094d2:	2300      	movs	r3, #0
 80094d4:	4606      	mov	r6, r0
 80094d6:	460f      	mov	r7, r1
 80094d8:	f7f7 fb16 	bl	8000b08 <__aeabi_dcmpeq>
 80094dc:	2800      	cmp	r0, #0
 80094de:	d09e      	beq.n	800941e <_dtoa_r+0x65e>
 80094e0:	e7d0      	b.n	8009484 <_dtoa_r+0x6c4>
 80094e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094e4:	2a00      	cmp	r2, #0
 80094e6:	f000 80ca 	beq.w	800967e <_dtoa_r+0x8be>
 80094ea:	9a07      	ldr	r2, [sp, #28]
 80094ec:	2a01      	cmp	r2, #1
 80094ee:	f300 80ad 	bgt.w	800964c <_dtoa_r+0x88c>
 80094f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094f4:	2a00      	cmp	r2, #0
 80094f6:	f000 80a5 	beq.w	8009644 <_dtoa_r+0x884>
 80094fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80094fe:	9e08      	ldr	r6, [sp, #32]
 8009500:	9d05      	ldr	r5, [sp, #20]
 8009502:	9a05      	ldr	r2, [sp, #20]
 8009504:	441a      	add	r2, r3
 8009506:	9205      	str	r2, [sp, #20]
 8009508:	9a06      	ldr	r2, [sp, #24]
 800950a:	2101      	movs	r1, #1
 800950c:	441a      	add	r2, r3
 800950e:	4620      	mov	r0, r4
 8009510:	9206      	str	r2, [sp, #24]
 8009512:	f000 fc87 	bl	8009e24 <__i2b>
 8009516:	4607      	mov	r7, r0
 8009518:	b165      	cbz	r5, 8009534 <_dtoa_r+0x774>
 800951a:	9b06      	ldr	r3, [sp, #24]
 800951c:	2b00      	cmp	r3, #0
 800951e:	dd09      	ble.n	8009534 <_dtoa_r+0x774>
 8009520:	42ab      	cmp	r3, r5
 8009522:	9a05      	ldr	r2, [sp, #20]
 8009524:	bfa8      	it	ge
 8009526:	462b      	movge	r3, r5
 8009528:	1ad2      	subs	r2, r2, r3
 800952a:	9205      	str	r2, [sp, #20]
 800952c:	9a06      	ldr	r2, [sp, #24]
 800952e:	1aed      	subs	r5, r5, r3
 8009530:	1ad3      	subs	r3, r2, r3
 8009532:	9306      	str	r3, [sp, #24]
 8009534:	9b08      	ldr	r3, [sp, #32]
 8009536:	b1f3      	cbz	r3, 8009576 <_dtoa_r+0x7b6>
 8009538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800953a:	2b00      	cmp	r3, #0
 800953c:	f000 80a3 	beq.w	8009686 <_dtoa_r+0x8c6>
 8009540:	2e00      	cmp	r6, #0
 8009542:	dd10      	ble.n	8009566 <_dtoa_r+0x7a6>
 8009544:	4639      	mov	r1, r7
 8009546:	4632      	mov	r2, r6
 8009548:	4620      	mov	r0, r4
 800954a:	f000 fd2b 	bl	8009fa4 <__pow5mult>
 800954e:	4652      	mov	r2, sl
 8009550:	4601      	mov	r1, r0
 8009552:	4607      	mov	r7, r0
 8009554:	4620      	mov	r0, r4
 8009556:	f000 fc7b 	bl	8009e50 <__multiply>
 800955a:	4651      	mov	r1, sl
 800955c:	4680      	mov	r8, r0
 800955e:	4620      	mov	r0, r4
 8009560:	f000 fb60 	bl	8009c24 <_Bfree>
 8009564:	46c2      	mov	sl, r8
 8009566:	9b08      	ldr	r3, [sp, #32]
 8009568:	1b9a      	subs	r2, r3, r6
 800956a:	d004      	beq.n	8009576 <_dtoa_r+0x7b6>
 800956c:	4651      	mov	r1, sl
 800956e:	4620      	mov	r0, r4
 8009570:	f000 fd18 	bl	8009fa4 <__pow5mult>
 8009574:	4682      	mov	sl, r0
 8009576:	2101      	movs	r1, #1
 8009578:	4620      	mov	r0, r4
 800957a:	f000 fc53 	bl	8009e24 <__i2b>
 800957e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009580:	2b00      	cmp	r3, #0
 8009582:	4606      	mov	r6, r0
 8009584:	f340 8081 	ble.w	800968a <_dtoa_r+0x8ca>
 8009588:	461a      	mov	r2, r3
 800958a:	4601      	mov	r1, r0
 800958c:	4620      	mov	r0, r4
 800958e:	f000 fd09 	bl	8009fa4 <__pow5mult>
 8009592:	9b07      	ldr	r3, [sp, #28]
 8009594:	2b01      	cmp	r3, #1
 8009596:	4606      	mov	r6, r0
 8009598:	dd7a      	ble.n	8009690 <_dtoa_r+0x8d0>
 800959a:	f04f 0800 	mov.w	r8, #0
 800959e:	6933      	ldr	r3, [r6, #16]
 80095a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80095a4:	6918      	ldr	r0, [r3, #16]
 80095a6:	f000 fbef 	bl	8009d88 <__hi0bits>
 80095aa:	f1c0 0020 	rsb	r0, r0, #32
 80095ae:	9b06      	ldr	r3, [sp, #24]
 80095b0:	4418      	add	r0, r3
 80095b2:	f010 001f 	ands.w	r0, r0, #31
 80095b6:	f000 8094 	beq.w	80096e2 <_dtoa_r+0x922>
 80095ba:	f1c0 0320 	rsb	r3, r0, #32
 80095be:	2b04      	cmp	r3, #4
 80095c0:	f340 8085 	ble.w	80096ce <_dtoa_r+0x90e>
 80095c4:	9b05      	ldr	r3, [sp, #20]
 80095c6:	f1c0 001c 	rsb	r0, r0, #28
 80095ca:	4403      	add	r3, r0
 80095cc:	9305      	str	r3, [sp, #20]
 80095ce:	9b06      	ldr	r3, [sp, #24]
 80095d0:	4403      	add	r3, r0
 80095d2:	4405      	add	r5, r0
 80095d4:	9306      	str	r3, [sp, #24]
 80095d6:	9b05      	ldr	r3, [sp, #20]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	dd05      	ble.n	80095e8 <_dtoa_r+0x828>
 80095dc:	4651      	mov	r1, sl
 80095de:	461a      	mov	r2, r3
 80095e0:	4620      	mov	r0, r4
 80095e2:	f000 fd39 	bl	800a058 <__lshift>
 80095e6:	4682      	mov	sl, r0
 80095e8:	9b06      	ldr	r3, [sp, #24]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	dd05      	ble.n	80095fa <_dtoa_r+0x83a>
 80095ee:	4631      	mov	r1, r6
 80095f0:	461a      	mov	r2, r3
 80095f2:	4620      	mov	r0, r4
 80095f4:	f000 fd30 	bl	800a058 <__lshift>
 80095f8:	4606      	mov	r6, r0
 80095fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d072      	beq.n	80096e6 <_dtoa_r+0x926>
 8009600:	4631      	mov	r1, r6
 8009602:	4650      	mov	r0, sl
 8009604:	f000 fd94 	bl	800a130 <__mcmp>
 8009608:	2800      	cmp	r0, #0
 800960a:	da6c      	bge.n	80096e6 <_dtoa_r+0x926>
 800960c:	2300      	movs	r3, #0
 800960e:	4651      	mov	r1, sl
 8009610:	220a      	movs	r2, #10
 8009612:	4620      	mov	r0, r4
 8009614:	f000 fb28 	bl	8009c68 <__multadd>
 8009618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800961a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800961e:	4682      	mov	sl, r0
 8009620:	2b00      	cmp	r3, #0
 8009622:	f000 81b0 	beq.w	8009986 <_dtoa_r+0xbc6>
 8009626:	2300      	movs	r3, #0
 8009628:	4639      	mov	r1, r7
 800962a:	220a      	movs	r2, #10
 800962c:	4620      	mov	r0, r4
 800962e:	f000 fb1b 	bl	8009c68 <__multadd>
 8009632:	9b01      	ldr	r3, [sp, #4]
 8009634:	2b00      	cmp	r3, #0
 8009636:	4607      	mov	r7, r0
 8009638:	f300 8096 	bgt.w	8009768 <_dtoa_r+0x9a8>
 800963c:	9b07      	ldr	r3, [sp, #28]
 800963e:	2b02      	cmp	r3, #2
 8009640:	dc59      	bgt.n	80096f6 <_dtoa_r+0x936>
 8009642:	e091      	b.n	8009768 <_dtoa_r+0x9a8>
 8009644:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009646:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800964a:	e758      	b.n	80094fe <_dtoa_r+0x73e>
 800964c:	9b04      	ldr	r3, [sp, #16]
 800964e:	1e5e      	subs	r6, r3, #1
 8009650:	9b08      	ldr	r3, [sp, #32]
 8009652:	42b3      	cmp	r3, r6
 8009654:	bfbf      	itttt	lt
 8009656:	9b08      	ldrlt	r3, [sp, #32]
 8009658:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800965a:	9608      	strlt	r6, [sp, #32]
 800965c:	1af3      	sublt	r3, r6, r3
 800965e:	bfb4      	ite	lt
 8009660:	18d2      	addlt	r2, r2, r3
 8009662:	1b9e      	subge	r6, r3, r6
 8009664:	9b04      	ldr	r3, [sp, #16]
 8009666:	bfbc      	itt	lt
 8009668:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800966a:	2600      	movlt	r6, #0
 800966c:	2b00      	cmp	r3, #0
 800966e:	bfb7      	itett	lt
 8009670:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009674:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009678:	1a9d      	sublt	r5, r3, r2
 800967a:	2300      	movlt	r3, #0
 800967c:	e741      	b.n	8009502 <_dtoa_r+0x742>
 800967e:	9e08      	ldr	r6, [sp, #32]
 8009680:	9d05      	ldr	r5, [sp, #20]
 8009682:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009684:	e748      	b.n	8009518 <_dtoa_r+0x758>
 8009686:	9a08      	ldr	r2, [sp, #32]
 8009688:	e770      	b.n	800956c <_dtoa_r+0x7ac>
 800968a:	9b07      	ldr	r3, [sp, #28]
 800968c:	2b01      	cmp	r3, #1
 800968e:	dc19      	bgt.n	80096c4 <_dtoa_r+0x904>
 8009690:	9b02      	ldr	r3, [sp, #8]
 8009692:	b9bb      	cbnz	r3, 80096c4 <_dtoa_r+0x904>
 8009694:	9b03      	ldr	r3, [sp, #12]
 8009696:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800969a:	b99b      	cbnz	r3, 80096c4 <_dtoa_r+0x904>
 800969c:	9b03      	ldr	r3, [sp, #12]
 800969e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80096a2:	0d1b      	lsrs	r3, r3, #20
 80096a4:	051b      	lsls	r3, r3, #20
 80096a6:	b183      	cbz	r3, 80096ca <_dtoa_r+0x90a>
 80096a8:	9b05      	ldr	r3, [sp, #20]
 80096aa:	3301      	adds	r3, #1
 80096ac:	9305      	str	r3, [sp, #20]
 80096ae:	9b06      	ldr	r3, [sp, #24]
 80096b0:	3301      	adds	r3, #1
 80096b2:	9306      	str	r3, [sp, #24]
 80096b4:	f04f 0801 	mov.w	r8, #1
 80096b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	f47f af6f 	bne.w	800959e <_dtoa_r+0x7de>
 80096c0:	2001      	movs	r0, #1
 80096c2:	e774      	b.n	80095ae <_dtoa_r+0x7ee>
 80096c4:	f04f 0800 	mov.w	r8, #0
 80096c8:	e7f6      	b.n	80096b8 <_dtoa_r+0x8f8>
 80096ca:	4698      	mov	r8, r3
 80096cc:	e7f4      	b.n	80096b8 <_dtoa_r+0x8f8>
 80096ce:	d082      	beq.n	80095d6 <_dtoa_r+0x816>
 80096d0:	9a05      	ldr	r2, [sp, #20]
 80096d2:	331c      	adds	r3, #28
 80096d4:	441a      	add	r2, r3
 80096d6:	9205      	str	r2, [sp, #20]
 80096d8:	9a06      	ldr	r2, [sp, #24]
 80096da:	441a      	add	r2, r3
 80096dc:	441d      	add	r5, r3
 80096de:	9206      	str	r2, [sp, #24]
 80096e0:	e779      	b.n	80095d6 <_dtoa_r+0x816>
 80096e2:	4603      	mov	r3, r0
 80096e4:	e7f4      	b.n	80096d0 <_dtoa_r+0x910>
 80096e6:	9b04      	ldr	r3, [sp, #16]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	dc37      	bgt.n	800975c <_dtoa_r+0x99c>
 80096ec:	9b07      	ldr	r3, [sp, #28]
 80096ee:	2b02      	cmp	r3, #2
 80096f0:	dd34      	ble.n	800975c <_dtoa_r+0x99c>
 80096f2:	9b04      	ldr	r3, [sp, #16]
 80096f4:	9301      	str	r3, [sp, #4]
 80096f6:	9b01      	ldr	r3, [sp, #4]
 80096f8:	b963      	cbnz	r3, 8009714 <_dtoa_r+0x954>
 80096fa:	4631      	mov	r1, r6
 80096fc:	2205      	movs	r2, #5
 80096fe:	4620      	mov	r0, r4
 8009700:	f000 fab2 	bl	8009c68 <__multadd>
 8009704:	4601      	mov	r1, r0
 8009706:	4606      	mov	r6, r0
 8009708:	4650      	mov	r0, sl
 800970a:	f000 fd11 	bl	800a130 <__mcmp>
 800970e:	2800      	cmp	r0, #0
 8009710:	f73f adbb 	bgt.w	800928a <_dtoa_r+0x4ca>
 8009714:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009716:	9d00      	ldr	r5, [sp, #0]
 8009718:	ea6f 0b03 	mvn.w	fp, r3
 800971c:	f04f 0800 	mov.w	r8, #0
 8009720:	4631      	mov	r1, r6
 8009722:	4620      	mov	r0, r4
 8009724:	f000 fa7e 	bl	8009c24 <_Bfree>
 8009728:	2f00      	cmp	r7, #0
 800972a:	f43f aeab 	beq.w	8009484 <_dtoa_r+0x6c4>
 800972e:	f1b8 0f00 	cmp.w	r8, #0
 8009732:	d005      	beq.n	8009740 <_dtoa_r+0x980>
 8009734:	45b8      	cmp	r8, r7
 8009736:	d003      	beq.n	8009740 <_dtoa_r+0x980>
 8009738:	4641      	mov	r1, r8
 800973a:	4620      	mov	r0, r4
 800973c:	f000 fa72 	bl	8009c24 <_Bfree>
 8009740:	4639      	mov	r1, r7
 8009742:	4620      	mov	r0, r4
 8009744:	f000 fa6e 	bl	8009c24 <_Bfree>
 8009748:	e69c      	b.n	8009484 <_dtoa_r+0x6c4>
 800974a:	2600      	movs	r6, #0
 800974c:	4637      	mov	r7, r6
 800974e:	e7e1      	b.n	8009714 <_dtoa_r+0x954>
 8009750:	46bb      	mov	fp, r7
 8009752:	4637      	mov	r7, r6
 8009754:	e599      	b.n	800928a <_dtoa_r+0x4ca>
 8009756:	bf00      	nop
 8009758:	40240000 	.word	0x40240000
 800975c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800975e:	2b00      	cmp	r3, #0
 8009760:	f000 80c8 	beq.w	80098f4 <_dtoa_r+0xb34>
 8009764:	9b04      	ldr	r3, [sp, #16]
 8009766:	9301      	str	r3, [sp, #4]
 8009768:	2d00      	cmp	r5, #0
 800976a:	dd05      	ble.n	8009778 <_dtoa_r+0x9b8>
 800976c:	4639      	mov	r1, r7
 800976e:	462a      	mov	r2, r5
 8009770:	4620      	mov	r0, r4
 8009772:	f000 fc71 	bl	800a058 <__lshift>
 8009776:	4607      	mov	r7, r0
 8009778:	f1b8 0f00 	cmp.w	r8, #0
 800977c:	d05b      	beq.n	8009836 <_dtoa_r+0xa76>
 800977e:	6879      	ldr	r1, [r7, #4]
 8009780:	4620      	mov	r0, r4
 8009782:	f000 fa0f 	bl	8009ba4 <_Balloc>
 8009786:	4605      	mov	r5, r0
 8009788:	b928      	cbnz	r0, 8009796 <_dtoa_r+0x9d6>
 800978a:	4b83      	ldr	r3, [pc, #524]	; (8009998 <_dtoa_r+0xbd8>)
 800978c:	4602      	mov	r2, r0
 800978e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009792:	f7ff bb2e 	b.w	8008df2 <_dtoa_r+0x32>
 8009796:	693a      	ldr	r2, [r7, #16]
 8009798:	3202      	adds	r2, #2
 800979a:	0092      	lsls	r2, r2, #2
 800979c:	f107 010c 	add.w	r1, r7, #12
 80097a0:	300c      	adds	r0, #12
 80097a2:	f7ff fa71 	bl	8008c88 <memcpy>
 80097a6:	2201      	movs	r2, #1
 80097a8:	4629      	mov	r1, r5
 80097aa:	4620      	mov	r0, r4
 80097ac:	f000 fc54 	bl	800a058 <__lshift>
 80097b0:	9b00      	ldr	r3, [sp, #0]
 80097b2:	3301      	adds	r3, #1
 80097b4:	9304      	str	r3, [sp, #16]
 80097b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097ba:	4413      	add	r3, r2
 80097bc:	9308      	str	r3, [sp, #32]
 80097be:	9b02      	ldr	r3, [sp, #8]
 80097c0:	f003 0301 	and.w	r3, r3, #1
 80097c4:	46b8      	mov	r8, r7
 80097c6:	9306      	str	r3, [sp, #24]
 80097c8:	4607      	mov	r7, r0
 80097ca:	9b04      	ldr	r3, [sp, #16]
 80097cc:	4631      	mov	r1, r6
 80097ce:	3b01      	subs	r3, #1
 80097d0:	4650      	mov	r0, sl
 80097d2:	9301      	str	r3, [sp, #4]
 80097d4:	f7ff fa6c 	bl	8008cb0 <quorem>
 80097d8:	4641      	mov	r1, r8
 80097da:	9002      	str	r0, [sp, #8]
 80097dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80097e0:	4650      	mov	r0, sl
 80097e2:	f000 fca5 	bl	800a130 <__mcmp>
 80097e6:	463a      	mov	r2, r7
 80097e8:	9005      	str	r0, [sp, #20]
 80097ea:	4631      	mov	r1, r6
 80097ec:	4620      	mov	r0, r4
 80097ee:	f000 fcbb 	bl	800a168 <__mdiff>
 80097f2:	68c2      	ldr	r2, [r0, #12]
 80097f4:	4605      	mov	r5, r0
 80097f6:	bb02      	cbnz	r2, 800983a <_dtoa_r+0xa7a>
 80097f8:	4601      	mov	r1, r0
 80097fa:	4650      	mov	r0, sl
 80097fc:	f000 fc98 	bl	800a130 <__mcmp>
 8009800:	4602      	mov	r2, r0
 8009802:	4629      	mov	r1, r5
 8009804:	4620      	mov	r0, r4
 8009806:	9209      	str	r2, [sp, #36]	; 0x24
 8009808:	f000 fa0c 	bl	8009c24 <_Bfree>
 800980c:	9b07      	ldr	r3, [sp, #28]
 800980e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009810:	9d04      	ldr	r5, [sp, #16]
 8009812:	ea43 0102 	orr.w	r1, r3, r2
 8009816:	9b06      	ldr	r3, [sp, #24]
 8009818:	4319      	orrs	r1, r3
 800981a:	d110      	bne.n	800983e <_dtoa_r+0xa7e>
 800981c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009820:	d029      	beq.n	8009876 <_dtoa_r+0xab6>
 8009822:	9b05      	ldr	r3, [sp, #20]
 8009824:	2b00      	cmp	r3, #0
 8009826:	dd02      	ble.n	800982e <_dtoa_r+0xa6e>
 8009828:	9b02      	ldr	r3, [sp, #8]
 800982a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800982e:	9b01      	ldr	r3, [sp, #4]
 8009830:	f883 9000 	strb.w	r9, [r3]
 8009834:	e774      	b.n	8009720 <_dtoa_r+0x960>
 8009836:	4638      	mov	r0, r7
 8009838:	e7ba      	b.n	80097b0 <_dtoa_r+0x9f0>
 800983a:	2201      	movs	r2, #1
 800983c:	e7e1      	b.n	8009802 <_dtoa_r+0xa42>
 800983e:	9b05      	ldr	r3, [sp, #20]
 8009840:	2b00      	cmp	r3, #0
 8009842:	db04      	blt.n	800984e <_dtoa_r+0xa8e>
 8009844:	9907      	ldr	r1, [sp, #28]
 8009846:	430b      	orrs	r3, r1
 8009848:	9906      	ldr	r1, [sp, #24]
 800984a:	430b      	orrs	r3, r1
 800984c:	d120      	bne.n	8009890 <_dtoa_r+0xad0>
 800984e:	2a00      	cmp	r2, #0
 8009850:	dded      	ble.n	800982e <_dtoa_r+0xa6e>
 8009852:	4651      	mov	r1, sl
 8009854:	2201      	movs	r2, #1
 8009856:	4620      	mov	r0, r4
 8009858:	f000 fbfe 	bl	800a058 <__lshift>
 800985c:	4631      	mov	r1, r6
 800985e:	4682      	mov	sl, r0
 8009860:	f000 fc66 	bl	800a130 <__mcmp>
 8009864:	2800      	cmp	r0, #0
 8009866:	dc03      	bgt.n	8009870 <_dtoa_r+0xab0>
 8009868:	d1e1      	bne.n	800982e <_dtoa_r+0xa6e>
 800986a:	f019 0f01 	tst.w	r9, #1
 800986e:	d0de      	beq.n	800982e <_dtoa_r+0xa6e>
 8009870:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009874:	d1d8      	bne.n	8009828 <_dtoa_r+0xa68>
 8009876:	9a01      	ldr	r2, [sp, #4]
 8009878:	2339      	movs	r3, #57	; 0x39
 800987a:	7013      	strb	r3, [r2, #0]
 800987c:	462b      	mov	r3, r5
 800987e:	461d      	mov	r5, r3
 8009880:	3b01      	subs	r3, #1
 8009882:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009886:	2a39      	cmp	r2, #57	; 0x39
 8009888:	d06c      	beq.n	8009964 <_dtoa_r+0xba4>
 800988a:	3201      	adds	r2, #1
 800988c:	701a      	strb	r2, [r3, #0]
 800988e:	e747      	b.n	8009720 <_dtoa_r+0x960>
 8009890:	2a00      	cmp	r2, #0
 8009892:	dd07      	ble.n	80098a4 <_dtoa_r+0xae4>
 8009894:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009898:	d0ed      	beq.n	8009876 <_dtoa_r+0xab6>
 800989a:	9a01      	ldr	r2, [sp, #4]
 800989c:	f109 0301 	add.w	r3, r9, #1
 80098a0:	7013      	strb	r3, [r2, #0]
 80098a2:	e73d      	b.n	8009720 <_dtoa_r+0x960>
 80098a4:	9b04      	ldr	r3, [sp, #16]
 80098a6:	9a08      	ldr	r2, [sp, #32]
 80098a8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d043      	beq.n	8009938 <_dtoa_r+0xb78>
 80098b0:	4651      	mov	r1, sl
 80098b2:	2300      	movs	r3, #0
 80098b4:	220a      	movs	r2, #10
 80098b6:	4620      	mov	r0, r4
 80098b8:	f000 f9d6 	bl	8009c68 <__multadd>
 80098bc:	45b8      	cmp	r8, r7
 80098be:	4682      	mov	sl, r0
 80098c0:	f04f 0300 	mov.w	r3, #0
 80098c4:	f04f 020a 	mov.w	r2, #10
 80098c8:	4641      	mov	r1, r8
 80098ca:	4620      	mov	r0, r4
 80098cc:	d107      	bne.n	80098de <_dtoa_r+0xb1e>
 80098ce:	f000 f9cb 	bl	8009c68 <__multadd>
 80098d2:	4680      	mov	r8, r0
 80098d4:	4607      	mov	r7, r0
 80098d6:	9b04      	ldr	r3, [sp, #16]
 80098d8:	3301      	adds	r3, #1
 80098da:	9304      	str	r3, [sp, #16]
 80098dc:	e775      	b.n	80097ca <_dtoa_r+0xa0a>
 80098de:	f000 f9c3 	bl	8009c68 <__multadd>
 80098e2:	4639      	mov	r1, r7
 80098e4:	4680      	mov	r8, r0
 80098e6:	2300      	movs	r3, #0
 80098e8:	220a      	movs	r2, #10
 80098ea:	4620      	mov	r0, r4
 80098ec:	f000 f9bc 	bl	8009c68 <__multadd>
 80098f0:	4607      	mov	r7, r0
 80098f2:	e7f0      	b.n	80098d6 <_dtoa_r+0xb16>
 80098f4:	9b04      	ldr	r3, [sp, #16]
 80098f6:	9301      	str	r3, [sp, #4]
 80098f8:	9d00      	ldr	r5, [sp, #0]
 80098fa:	4631      	mov	r1, r6
 80098fc:	4650      	mov	r0, sl
 80098fe:	f7ff f9d7 	bl	8008cb0 <quorem>
 8009902:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009906:	9b00      	ldr	r3, [sp, #0]
 8009908:	f805 9b01 	strb.w	r9, [r5], #1
 800990c:	1aea      	subs	r2, r5, r3
 800990e:	9b01      	ldr	r3, [sp, #4]
 8009910:	4293      	cmp	r3, r2
 8009912:	dd07      	ble.n	8009924 <_dtoa_r+0xb64>
 8009914:	4651      	mov	r1, sl
 8009916:	2300      	movs	r3, #0
 8009918:	220a      	movs	r2, #10
 800991a:	4620      	mov	r0, r4
 800991c:	f000 f9a4 	bl	8009c68 <__multadd>
 8009920:	4682      	mov	sl, r0
 8009922:	e7ea      	b.n	80098fa <_dtoa_r+0xb3a>
 8009924:	9b01      	ldr	r3, [sp, #4]
 8009926:	2b00      	cmp	r3, #0
 8009928:	bfc8      	it	gt
 800992a:	461d      	movgt	r5, r3
 800992c:	9b00      	ldr	r3, [sp, #0]
 800992e:	bfd8      	it	le
 8009930:	2501      	movle	r5, #1
 8009932:	441d      	add	r5, r3
 8009934:	f04f 0800 	mov.w	r8, #0
 8009938:	4651      	mov	r1, sl
 800993a:	2201      	movs	r2, #1
 800993c:	4620      	mov	r0, r4
 800993e:	f000 fb8b 	bl	800a058 <__lshift>
 8009942:	4631      	mov	r1, r6
 8009944:	4682      	mov	sl, r0
 8009946:	f000 fbf3 	bl	800a130 <__mcmp>
 800994a:	2800      	cmp	r0, #0
 800994c:	dc96      	bgt.n	800987c <_dtoa_r+0xabc>
 800994e:	d102      	bne.n	8009956 <_dtoa_r+0xb96>
 8009950:	f019 0f01 	tst.w	r9, #1
 8009954:	d192      	bne.n	800987c <_dtoa_r+0xabc>
 8009956:	462b      	mov	r3, r5
 8009958:	461d      	mov	r5, r3
 800995a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800995e:	2a30      	cmp	r2, #48	; 0x30
 8009960:	d0fa      	beq.n	8009958 <_dtoa_r+0xb98>
 8009962:	e6dd      	b.n	8009720 <_dtoa_r+0x960>
 8009964:	9a00      	ldr	r2, [sp, #0]
 8009966:	429a      	cmp	r2, r3
 8009968:	d189      	bne.n	800987e <_dtoa_r+0xabe>
 800996a:	f10b 0b01 	add.w	fp, fp, #1
 800996e:	2331      	movs	r3, #49	; 0x31
 8009970:	e796      	b.n	80098a0 <_dtoa_r+0xae0>
 8009972:	4b0a      	ldr	r3, [pc, #40]	; (800999c <_dtoa_r+0xbdc>)
 8009974:	f7ff ba99 	b.w	8008eaa <_dtoa_r+0xea>
 8009978:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800997a:	2b00      	cmp	r3, #0
 800997c:	f47f aa6d 	bne.w	8008e5a <_dtoa_r+0x9a>
 8009980:	4b07      	ldr	r3, [pc, #28]	; (80099a0 <_dtoa_r+0xbe0>)
 8009982:	f7ff ba92 	b.w	8008eaa <_dtoa_r+0xea>
 8009986:	9b01      	ldr	r3, [sp, #4]
 8009988:	2b00      	cmp	r3, #0
 800998a:	dcb5      	bgt.n	80098f8 <_dtoa_r+0xb38>
 800998c:	9b07      	ldr	r3, [sp, #28]
 800998e:	2b02      	cmp	r3, #2
 8009990:	f73f aeb1 	bgt.w	80096f6 <_dtoa_r+0x936>
 8009994:	e7b0      	b.n	80098f8 <_dtoa_r+0xb38>
 8009996:	bf00      	nop
 8009998:	0800cd4f 	.word	0x0800cd4f
 800999c:	0800d038 	.word	0x0800d038
 80099a0:	0800ccd3 	.word	0x0800ccd3

080099a4 <_free_r>:
 80099a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80099a6:	2900      	cmp	r1, #0
 80099a8:	d044      	beq.n	8009a34 <_free_r+0x90>
 80099aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099ae:	9001      	str	r0, [sp, #4]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	f1a1 0404 	sub.w	r4, r1, #4
 80099b6:	bfb8      	it	lt
 80099b8:	18e4      	addlt	r4, r4, r3
 80099ba:	f000 f8e7 	bl	8009b8c <__malloc_lock>
 80099be:	4a1e      	ldr	r2, [pc, #120]	; (8009a38 <_free_r+0x94>)
 80099c0:	9801      	ldr	r0, [sp, #4]
 80099c2:	6813      	ldr	r3, [r2, #0]
 80099c4:	b933      	cbnz	r3, 80099d4 <_free_r+0x30>
 80099c6:	6063      	str	r3, [r4, #4]
 80099c8:	6014      	str	r4, [r2, #0]
 80099ca:	b003      	add	sp, #12
 80099cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80099d0:	f000 b8e2 	b.w	8009b98 <__malloc_unlock>
 80099d4:	42a3      	cmp	r3, r4
 80099d6:	d908      	bls.n	80099ea <_free_r+0x46>
 80099d8:	6825      	ldr	r5, [r4, #0]
 80099da:	1961      	adds	r1, r4, r5
 80099dc:	428b      	cmp	r3, r1
 80099de:	bf01      	itttt	eq
 80099e0:	6819      	ldreq	r1, [r3, #0]
 80099e2:	685b      	ldreq	r3, [r3, #4]
 80099e4:	1949      	addeq	r1, r1, r5
 80099e6:	6021      	streq	r1, [r4, #0]
 80099e8:	e7ed      	b.n	80099c6 <_free_r+0x22>
 80099ea:	461a      	mov	r2, r3
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	b10b      	cbz	r3, 80099f4 <_free_r+0x50>
 80099f0:	42a3      	cmp	r3, r4
 80099f2:	d9fa      	bls.n	80099ea <_free_r+0x46>
 80099f4:	6811      	ldr	r1, [r2, #0]
 80099f6:	1855      	adds	r5, r2, r1
 80099f8:	42a5      	cmp	r5, r4
 80099fa:	d10b      	bne.n	8009a14 <_free_r+0x70>
 80099fc:	6824      	ldr	r4, [r4, #0]
 80099fe:	4421      	add	r1, r4
 8009a00:	1854      	adds	r4, r2, r1
 8009a02:	42a3      	cmp	r3, r4
 8009a04:	6011      	str	r1, [r2, #0]
 8009a06:	d1e0      	bne.n	80099ca <_free_r+0x26>
 8009a08:	681c      	ldr	r4, [r3, #0]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	6053      	str	r3, [r2, #4]
 8009a0e:	440c      	add	r4, r1
 8009a10:	6014      	str	r4, [r2, #0]
 8009a12:	e7da      	b.n	80099ca <_free_r+0x26>
 8009a14:	d902      	bls.n	8009a1c <_free_r+0x78>
 8009a16:	230c      	movs	r3, #12
 8009a18:	6003      	str	r3, [r0, #0]
 8009a1a:	e7d6      	b.n	80099ca <_free_r+0x26>
 8009a1c:	6825      	ldr	r5, [r4, #0]
 8009a1e:	1961      	adds	r1, r4, r5
 8009a20:	428b      	cmp	r3, r1
 8009a22:	bf04      	itt	eq
 8009a24:	6819      	ldreq	r1, [r3, #0]
 8009a26:	685b      	ldreq	r3, [r3, #4]
 8009a28:	6063      	str	r3, [r4, #4]
 8009a2a:	bf04      	itt	eq
 8009a2c:	1949      	addeq	r1, r1, r5
 8009a2e:	6021      	streq	r1, [r4, #0]
 8009a30:	6054      	str	r4, [r2, #4]
 8009a32:	e7ca      	b.n	80099ca <_free_r+0x26>
 8009a34:	b003      	add	sp, #12
 8009a36:	bd30      	pop	{r4, r5, pc}
 8009a38:	20006530 	.word	0x20006530

08009a3c <malloc>:
 8009a3c:	4b02      	ldr	r3, [pc, #8]	; (8009a48 <malloc+0xc>)
 8009a3e:	4601      	mov	r1, r0
 8009a40:	6818      	ldr	r0, [r3, #0]
 8009a42:	f000 b823 	b.w	8009a8c <_malloc_r>
 8009a46:	bf00      	nop
 8009a48:	20000098 	.word	0x20000098

08009a4c <sbrk_aligned>:
 8009a4c:	b570      	push	{r4, r5, r6, lr}
 8009a4e:	4e0e      	ldr	r6, [pc, #56]	; (8009a88 <sbrk_aligned+0x3c>)
 8009a50:	460c      	mov	r4, r1
 8009a52:	6831      	ldr	r1, [r6, #0]
 8009a54:	4605      	mov	r5, r0
 8009a56:	b911      	cbnz	r1, 8009a5e <sbrk_aligned+0x12>
 8009a58:	f002 fb76 	bl	800c148 <_sbrk_r>
 8009a5c:	6030      	str	r0, [r6, #0]
 8009a5e:	4621      	mov	r1, r4
 8009a60:	4628      	mov	r0, r5
 8009a62:	f002 fb71 	bl	800c148 <_sbrk_r>
 8009a66:	1c43      	adds	r3, r0, #1
 8009a68:	d00a      	beq.n	8009a80 <sbrk_aligned+0x34>
 8009a6a:	1cc4      	adds	r4, r0, #3
 8009a6c:	f024 0403 	bic.w	r4, r4, #3
 8009a70:	42a0      	cmp	r0, r4
 8009a72:	d007      	beq.n	8009a84 <sbrk_aligned+0x38>
 8009a74:	1a21      	subs	r1, r4, r0
 8009a76:	4628      	mov	r0, r5
 8009a78:	f002 fb66 	bl	800c148 <_sbrk_r>
 8009a7c:	3001      	adds	r0, #1
 8009a7e:	d101      	bne.n	8009a84 <sbrk_aligned+0x38>
 8009a80:	f04f 34ff 	mov.w	r4, #4294967295
 8009a84:	4620      	mov	r0, r4
 8009a86:	bd70      	pop	{r4, r5, r6, pc}
 8009a88:	20006534 	.word	0x20006534

08009a8c <_malloc_r>:
 8009a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a90:	1ccd      	adds	r5, r1, #3
 8009a92:	f025 0503 	bic.w	r5, r5, #3
 8009a96:	3508      	adds	r5, #8
 8009a98:	2d0c      	cmp	r5, #12
 8009a9a:	bf38      	it	cc
 8009a9c:	250c      	movcc	r5, #12
 8009a9e:	2d00      	cmp	r5, #0
 8009aa0:	4607      	mov	r7, r0
 8009aa2:	db01      	blt.n	8009aa8 <_malloc_r+0x1c>
 8009aa4:	42a9      	cmp	r1, r5
 8009aa6:	d905      	bls.n	8009ab4 <_malloc_r+0x28>
 8009aa8:	230c      	movs	r3, #12
 8009aaa:	603b      	str	r3, [r7, #0]
 8009aac:	2600      	movs	r6, #0
 8009aae:	4630      	mov	r0, r6
 8009ab0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ab4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009b88 <_malloc_r+0xfc>
 8009ab8:	f000 f868 	bl	8009b8c <__malloc_lock>
 8009abc:	f8d8 3000 	ldr.w	r3, [r8]
 8009ac0:	461c      	mov	r4, r3
 8009ac2:	bb5c      	cbnz	r4, 8009b1c <_malloc_r+0x90>
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	4638      	mov	r0, r7
 8009ac8:	f7ff ffc0 	bl	8009a4c <sbrk_aligned>
 8009acc:	1c43      	adds	r3, r0, #1
 8009ace:	4604      	mov	r4, r0
 8009ad0:	d155      	bne.n	8009b7e <_malloc_r+0xf2>
 8009ad2:	f8d8 4000 	ldr.w	r4, [r8]
 8009ad6:	4626      	mov	r6, r4
 8009ad8:	2e00      	cmp	r6, #0
 8009ada:	d145      	bne.n	8009b68 <_malloc_r+0xdc>
 8009adc:	2c00      	cmp	r4, #0
 8009ade:	d048      	beq.n	8009b72 <_malloc_r+0xe6>
 8009ae0:	6823      	ldr	r3, [r4, #0]
 8009ae2:	4631      	mov	r1, r6
 8009ae4:	4638      	mov	r0, r7
 8009ae6:	eb04 0903 	add.w	r9, r4, r3
 8009aea:	f002 fb2d 	bl	800c148 <_sbrk_r>
 8009aee:	4581      	cmp	r9, r0
 8009af0:	d13f      	bne.n	8009b72 <_malloc_r+0xe6>
 8009af2:	6821      	ldr	r1, [r4, #0]
 8009af4:	1a6d      	subs	r5, r5, r1
 8009af6:	4629      	mov	r1, r5
 8009af8:	4638      	mov	r0, r7
 8009afa:	f7ff ffa7 	bl	8009a4c <sbrk_aligned>
 8009afe:	3001      	adds	r0, #1
 8009b00:	d037      	beq.n	8009b72 <_malloc_r+0xe6>
 8009b02:	6823      	ldr	r3, [r4, #0]
 8009b04:	442b      	add	r3, r5
 8009b06:	6023      	str	r3, [r4, #0]
 8009b08:	f8d8 3000 	ldr.w	r3, [r8]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d038      	beq.n	8009b82 <_malloc_r+0xf6>
 8009b10:	685a      	ldr	r2, [r3, #4]
 8009b12:	42a2      	cmp	r2, r4
 8009b14:	d12b      	bne.n	8009b6e <_malloc_r+0xe2>
 8009b16:	2200      	movs	r2, #0
 8009b18:	605a      	str	r2, [r3, #4]
 8009b1a:	e00f      	b.n	8009b3c <_malloc_r+0xb0>
 8009b1c:	6822      	ldr	r2, [r4, #0]
 8009b1e:	1b52      	subs	r2, r2, r5
 8009b20:	d41f      	bmi.n	8009b62 <_malloc_r+0xd6>
 8009b22:	2a0b      	cmp	r2, #11
 8009b24:	d917      	bls.n	8009b56 <_malloc_r+0xca>
 8009b26:	1961      	adds	r1, r4, r5
 8009b28:	42a3      	cmp	r3, r4
 8009b2a:	6025      	str	r5, [r4, #0]
 8009b2c:	bf18      	it	ne
 8009b2e:	6059      	strne	r1, [r3, #4]
 8009b30:	6863      	ldr	r3, [r4, #4]
 8009b32:	bf08      	it	eq
 8009b34:	f8c8 1000 	streq.w	r1, [r8]
 8009b38:	5162      	str	r2, [r4, r5]
 8009b3a:	604b      	str	r3, [r1, #4]
 8009b3c:	4638      	mov	r0, r7
 8009b3e:	f104 060b 	add.w	r6, r4, #11
 8009b42:	f000 f829 	bl	8009b98 <__malloc_unlock>
 8009b46:	f026 0607 	bic.w	r6, r6, #7
 8009b4a:	1d23      	adds	r3, r4, #4
 8009b4c:	1af2      	subs	r2, r6, r3
 8009b4e:	d0ae      	beq.n	8009aae <_malloc_r+0x22>
 8009b50:	1b9b      	subs	r3, r3, r6
 8009b52:	50a3      	str	r3, [r4, r2]
 8009b54:	e7ab      	b.n	8009aae <_malloc_r+0x22>
 8009b56:	42a3      	cmp	r3, r4
 8009b58:	6862      	ldr	r2, [r4, #4]
 8009b5a:	d1dd      	bne.n	8009b18 <_malloc_r+0x8c>
 8009b5c:	f8c8 2000 	str.w	r2, [r8]
 8009b60:	e7ec      	b.n	8009b3c <_malloc_r+0xb0>
 8009b62:	4623      	mov	r3, r4
 8009b64:	6864      	ldr	r4, [r4, #4]
 8009b66:	e7ac      	b.n	8009ac2 <_malloc_r+0x36>
 8009b68:	4634      	mov	r4, r6
 8009b6a:	6876      	ldr	r6, [r6, #4]
 8009b6c:	e7b4      	b.n	8009ad8 <_malloc_r+0x4c>
 8009b6e:	4613      	mov	r3, r2
 8009b70:	e7cc      	b.n	8009b0c <_malloc_r+0x80>
 8009b72:	230c      	movs	r3, #12
 8009b74:	603b      	str	r3, [r7, #0]
 8009b76:	4638      	mov	r0, r7
 8009b78:	f000 f80e 	bl	8009b98 <__malloc_unlock>
 8009b7c:	e797      	b.n	8009aae <_malloc_r+0x22>
 8009b7e:	6025      	str	r5, [r4, #0]
 8009b80:	e7dc      	b.n	8009b3c <_malloc_r+0xb0>
 8009b82:	605b      	str	r3, [r3, #4]
 8009b84:	deff      	udf	#255	; 0xff
 8009b86:	bf00      	nop
 8009b88:	20006530 	.word	0x20006530

08009b8c <__malloc_lock>:
 8009b8c:	4801      	ldr	r0, [pc, #4]	; (8009b94 <__malloc_lock+0x8>)
 8009b8e:	f7ff b879 	b.w	8008c84 <__retarget_lock_acquire_recursive>
 8009b92:	bf00      	nop
 8009b94:	2000652c 	.word	0x2000652c

08009b98 <__malloc_unlock>:
 8009b98:	4801      	ldr	r0, [pc, #4]	; (8009ba0 <__malloc_unlock+0x8>)
 8009b9a:	f7ff b874 	b.w	8008c86 <__retarget_lock_release_recursive>
 8009b9e:	bf00      	nop
 8009ba0:	2000652c 	.word	0x2000652c

08009ba4 <_Balloc>:
 8009ba4:	b570      	push	{r4, r5, r6, lr}
 8009ba6:	69c6      	ldr	r6, [r0, #28]
 8009ba8:	4604      	mov	r4, r0
 8009baa:	460d      	mov	r5, r1
 8009bac:	b976      	cbnz	r6, 8009bcc <_Balloc+0x28>
 8009bae:	2010      	movs	r0, #16
 8009bb0:	f7ff ff44 	bl	8009a3c <malloc>
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	61e0      	str	r0, [r4, #28]
 8009bb8:	b920      	cbnz	r0, 8009bc4 <_Balloc+0x20>
 8009bba:	4b18      	ldr	r3, [pc, #96]	; (8009c1c <_Balloc+0x78>)
 8009bbc:	4818      	ldr	r0, [pc, #96]	; (8009c20 <_Balloc+0x7c>)
 8009bbe:	216b      	movs	r1, #107	; 0x6b
 8009bc0:	f002 fada 	bl	800c178 <__assert_func>
 8009bc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009bc8:	6006      	str	r6, [r0, #0]
 8009bca:	60c6      	str	r6, [r0, #12]
 8009bcc:	69e6      	ldr	r6, [r4, #28]
 8009bce:	68f3      	ldr	r3, [r6, #12]
 8009bd0:	b183      	cbz	r3, 8009bf4 <_Balloc+0x50>
 8009bd2:	69e3      	ldr	r3, [r4, #28]
 8009bd4:	68db      	ldr	r3, [r3, #12]
 8009bd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009bda:	b9b8      	cbnz	r0, 8009c0c <_Balloc+0x68>
 8009bdc:	2101      	movs	r1, #1
 8009bde:	fa01 f605 	lsl.w	r6, r1, r5
 8009be2:	1d72      	adds	r2, r6, #5
 8009be4:	0092      	lsls	r2, r2, #2
 8009be6:	4620      	mov	r0, r4
 8009be8:	f002 fae4 	bl	800c1b4 <_calloc_r>
 8009bec:	b160      	cbz	r0, 8009c08 <_Balloc+0x64>
 8009bee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009bf2:	e00e      	b.n	8009c12 <_Balloc+0x6e>
 8009bf4:	2221      	movs	r2, #33	; 0x21
 8009bf6:	2104      	movs	r1, #4
 8009bf8:	4620      	mov	r0, r4
 8009bfa:	f002 fadb 	bl	800c1b4 <_calloc_r>
 8009bfe:	69e3      	ldr	r3, [r4, #28]
 8009c00:	60f0      	str	r0, [r6, #12]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d1e4      	bne.n	8009bd2 <_Balloc+0x2e>
 8009c08:	2000      	movs	r0, #0
 8009c0a:	bd70      	pop	{r4, r5, r6, pc}
 8009c0c:	6802      	ldr	r2, [r0, #0]
 8009c0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009c12:	2300      	movs	r3, #0
 8009c14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c18:	e7f7      	b.n	8009c0a <_Balloc+0x66>
 8009c1a:	bf00      	nop
 8009c1c:	0800cce0 	.word	0x0800cce0
 8009c20:	0800cd60 	.word	0x0800cd60

08009c24 <_Bfree>:
 8009c24:	b570      	push	{r4, r5, r6, lr}
 8009c26:	69c6      	ldr	r6, [r0, #28]
 8009c28:	4605      	mov	r5, r0
 8009c2a:	460c      	mov	r4, r1
 8009c2c:	b976      	cbnz	r6, 8009c4c <_Bfree+0x28>
 8009c2e:	2010      	movs	r0, #16
 8009c30:	f7ff ff04 	bl	8009a3c <malloc>
 8009c34:	4602      	mov	r2, r0
 8009c36:	61e8      	str	r0, [r5, #28]
 8009c38:	b920      	cbnz	r0, 8009c44 <_Bfree+0x20>
 8009c3a:	4b09      	ldr	r3, [pc, #36]	; (8009c60 <_Bfree+0x3c>)
 8009c3c:	4809      	ldr	r0, [pc, #36]	; (8009c64 <_Bfree+0x40>)
 8009c3e:	218f      	movs	r1, #143	; 0x8f
 8009c40:	f002 fa9a 	bl	800c178 <__assert_func>
 8009c44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c48:	6006      	str	r6, [r0, #0]
 8009c4a:	60c6      	str	r6, [r0, #12]
 8009c4c:	b13c      	cbz	r4, 8009c5e <_Bfree+0x3a>
 8009c4e:	69eb      	ldr	r3, [r5, #28]
 8009c50:	6862      	ldr	r2, [r4, #4]
 8009c52:	68db      	ldr	r3, [r3, #12]
 8009c54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c58:	6021      	str	r1, [r4, #0]
 8009c5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c5e:	bd70      	pop	{r4, r5, r6, pc}
 8009c60:	0800cce0 	.word	0x0800cce0
 8009c64:	0800cd60 	.word	0x0800cd60

08009c68 <__multadd>:
 8009c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c6c:	690d      	ldr	r5, [r1, #16]
 8009c6e:	4607      	mov	r7, r0
 8009c70:	460c      	mov	r4, r1
 8009c72:	461e      	mov	r6, r3
 8009c74:	f101 0c14 	add.w	ip, r1, #20
 8009c78:	2000      	movs	r0, #0
 8009c7a:	f8dc 3000 	ldr.w	r3, [ip]
 8009c7e:	b299      	uxth	r1, r3
 8009c80:	fb02 6101 	mla	r1, r2, r1, r6
 8009c84:	0c1e      	lsrs	r6, r3, #16
 8009c86:	0c0b      	lsrs	r3, r1, #16
 8009c88:	fb02 3306 	mla	r3, r2, r6, r3
 8009c8c:	b289      	uxth	r1, r1
 8009c8e:	3001      	adds	r0, #1
 8009c90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c94:	4285      	cmp	r5, r0
 8009c96:	f84c 1b04 	str.w	r1, [ip], #4
 8009c9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c9e:	dcec      	bgt.n	8009c7a <__multadd+0x12>
 8009ca0:	b30e      	cbz	r6, 8009ce6 <__multadd+0x7e>
 8009ca2:	68a3      	ldr	r3, [r4, #8]
 8009ca4:	42ab      	cmp	r3, r5
 8009ca6:	dc19      	bgt.n	8009cdc <__multadd+0x74>
 8009ca8:	6861      	ldr	r1, [r4, #4]
 8009caa:	4638      	mov	r0, r7
 8009cac:	3101      	adds	r1, #1
 8009cae:	f7ff ff79 	bl	8009ba4 <_Balloc>
 8009cb2:	4680      	mov	r8, r0
 8009cb4:	b928      	cbnz	r0, 8009cc2 <__multadd+0x5a>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	4b0c      	ldr	r3, [pc, #48]	; (8009cec <__multadd+0x84>)
 8009cba:	480d      	ldr	r0, [pc, #52]	; (8009cf0 <__multadd+0x88>)
 8009cbc:	21ba      	movs	r1, #186	; 0xba
 8009cbe:	f002 fa5b 	bl	800c178 <__assert_func>
 8009cc2:	6922      	ldr	r2, [r4, #16]
 8009cc4:	3202      	adds	r2, #2
 8009cc6:	f104 010c 	add.w	r1, r4, #12
 8009cca:	0092      	lsls	r2, r2, #2
 8009ccc:	300c      	adds	r0, #12
 8009cce:	f7fe ffdb 	bl	8008c88 <memcpy>
 8009cd2:	4621      	mov	r1, r4
 8009cd4:	4638      	mov	r0, r7
 8009cd6:	f7ff ffa5 	bl	8009c24 <_Bfree>
 8009cda:	4644      	mov	r4, r8
 8009cdc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ce0:	3501      	adds	r5, #1
 8009ce2:	615e      	str	r6, [r3, #20]
 8009ce4:	6125      	str	r5, [r4, #16]
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cec:	0800cd4f 	.word	0x0800cd4f
 8009cf0:	0800cd60 	.word	0x0800cd60

08009cf4 <__s2b>:
 8009cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cf8:	460c      	mov	r4, r1
 8009cfa:	4615      	mov	r5, r2
 8009cfc:	461f      	mov	r7, r3
 8009cfe:	2209      	movs	r2, #9
 8009d00:	3308      	adds	r3, #8
 8009d02:	4606      	mov	r6, r0
 8009d04:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d08:	2100      	movs	r1, #0
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	db09      	blt.n	8009d24 <__s2b+0x30>
 8009d10:	4630      	mov	r0, r6
 8009d12:	f7ff ff47 	bl	8009ba4 <_Balloc>
 8009d16:	b940      	cbnz	r0, 8009d2a <__s2b+0x36>
 8009d18:	4602      	mov	r2, r0
 8009d1a:	4b19      	ldr	r3, [pc, #100]	; (8009d80 <__s2b+0x8c>)
 8009d1c:	4819      	ldr	r0, [pc, #100]	; (8009d84 <__s2b+0x90>)
 8009d1e:	21d3      	movs	r1, #211	; 0xd3
 8009d20:	f002 fa2a 	bl	800c178 <__assert_func>
 8009d24:	0052      	lsls	r2, r2, #1
 8009d26:	3101      	adds	r1, #1
 8009d28:	e7f0      	b.n	8009d0c <__s2b+0x18>
 8009d2a:	9b08      	ldr	r3, [sp, #32]
 8009d2c:	6143      	str	r3, [r0, #20]
 8009d2e:	2d09      	cmp	r5, #9
 8009d30:	f04f 0301 	mov.w	r3, #1
 8009d34:	6103      	str	r3, [r0, #16]
 8009d36:	dd16      	ble.n	8009d66 <__s2b+0x72>
 8009d38:	f104 0909 	add.w	r9, r4, #9
 8009d3c:	46c8      	mov	r8, r9
 8009d3e:	442c      	add	r4, r5
 8009d40:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009d44:	4601      	mov	r1, r0
 8009d46:	3b30      	subs	r3, #48	; 0x30
 8009d48:	220a      	movs	r2, #10
 8009d4a:	4630      	mov	r0, r6
 8009d4c:	f7ff ff8c 	bl	8009c68 <__multadd>
 8009d50:	45a0      	cmp	r8, r4
 8009d52:	d1f5      	bne.n	8009d40 <__s2b+0x4c>
 8009d54:	f1a5 0408 	sub.w	r4, r5, #8
 8009d58:	444c      	add	r4, r9
 8009d5a:	1b2d      	subs	r5, r5, r4
 8009d5c:	1963      	adds	r3, r4, r5
 8009d5e:	42bb      	cmp	r3, r7
 8009d60:	db04      	blt.n	8009d6c <__s2b+0x78>
 8009d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d66:	340a      	adds	r4, #10
 8009d68:	2509      	movs	r5, #9
 8009d6a:	e7f6      	b.n	8009d5a <__s2b+0x66>
 8009d6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009d70:	4601      	mov	r1, r0
 8009d72:	3b30      	subs	r3, #48	; 0x30
 8009d74:	220a      	movs	r2, #10
 8009d76:	4630      	mov	r0, r6
 8009d78:	f7ff ff76 	bl	8009c68 <__multadd>
 8009d7c:	e7ee      	b.n	8009d5c <__s2b+0x68>
 8009d7e:	bf00      	nop
 8009d80:	0800cd4f 	.word	0x0800cd4f
 8009d84:	0800cd60 	.word	0x0800cd60

08009d88 <__hi0bits>:
 8009d88:	0c03      	lsrs	r3, r0, #16
 8009d8a:	041b      	lsls	r3, r3, #16
 8009d8c:	b9d3      	cbnz	r3, 8009dc4 <__hi0bits+0x3c>
 8009d8e:	0400      	lsls	r0, r0, #16
 8009d90:	2310      	movs	r3, #16
 8009d92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009d96:	bf04      	itt	eq
 8009d98:	0200      	lsleq	r0, r0, #8
 8009d9a:	3308      	addeq	r3, #8
 8009d9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009da0:	bf04      	itt	eq
 8009da2:	0100      	lsleq	r0, r0, #4
 8009da4:	3304      	addeq	r3, #4
 8009da6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009daa:	bf04      	itt	eq
 8009dac:	0080      	lsleq	r0, r0, #2
 8009dae:	3302      	addeq	r3, #2
 8009db0:	2800      	cmp	r0, #0
 8009db2:	db05      	blt.n	8009dc0 <__hi0bits+0x38>
 8009db4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009db8:	f103 0301 	add.w	r3, r3, #1
 8009dbc:	bf08      	it	eq
 8009dbe:	2320      	moveq	r3, #32
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	4770      	bx	lr
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	e7e4      	b.n	8009d92 <__hi0bits+0xa>

08009dc8 <__lo0bits>:
 8009dc8:	6803      	ldr	r3, [r0, #0]
 8009dca:	f013 0207 	ands.w	r2, r3, #7
 8009dce:	d00c      	beq.n	8009dea <__lo0bits+0x22>
 8009dd0:	07d9      	lsls	r1, r3, #31
 8009dd2:	d422      	bmi.n	8009e1a <__lo0bits+0x52>
 8009dd4:	079a      	lsls	r2, r3, #30
 8009dd6:	bf49      	itett	mi
 8009dd8:	085b      	lsrmi	r3, r3, #1
 8009dda:	089b      	lsrpl	r3, r3, #2
 8009ddc:	6003      	strmi	r3, [r0, #0]
 8009dde:	2201      	movmi	r2, #1
 8009de0:	bf5c      	itt	pl
 8009de2:	6003      	strpl	r3, [r0, #0]
 8009de4:	2202      	movpl	r2, #2
 8009de6:	4610      	mov	r0, r2
 8009de8:	4770      	bx	lr
 8009dea:	b299      	uxth	r1, r3
 8009dec:	b909      	cbnz	r1, 8009df2 <__lo0bits+0x2a>
 8009dee:	0c1b      	lsrs	r3, r3, #16
 8009df0:	2210      	movs	r2, #16
 8009df2:	b2d9      	uxtb	r1, r3
 8009df4:	b909      	cbnz	r1, 8009dfa <__lo0bits+0x32>
 8009df6:	3208      	adds	r2, #8
 8009df8:	0a1b      	lsrs	r3, r3, #8
 8009dfa:	0719      	lsls	r1, r3, #28
 8009dfc:	bf04      	itt	eq
 8009dfe:	091b      	lsreq	r3, r3, #4
 8009e00:	3204      	addeq	r2, #4
 8009e02:	0799      	lsls	r1, r3, #30
 8009e04:	bf04      	itt	eq
 8009e06:	089b      	lsreq	r3, r3, #2
 8009e08:	3202      	addeq	r2, #2
 8009e0a:	07d9      	lsls	r1, r3, #31
 8009e0c:	d403      	bmi.n	8009e16 <__lo0bits+0x4e>
 8009e0e:	085b      	lsrs	r3, r3, #1
 8009e10:	f102 0201 	add.w	r2, r2, #1
 8009e14:	d003      	beq.n	8009e1e <__lo0bits+0x56>
 8009e16:	6003      	str	r3, [r0, #0]
 8009e18:	e7e5      	b.n	8009de6 <__lo0bits+0x1e>
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	e7e3      	b.n	8009de6 <__lo0bits+0x1e>
 8009e1e:	2220      	movs	r2, #32
 8009e20:	e7e1      	b.n	8009de6 <__lo0bits+0x1e>
	...

08009e24 <__i2b>:
 8009e24:	b510      	push	{r4, lr}
 8009e26:	460c      	mov	r4, r1
 8009e28:	2101      	movs	r1, #1
 8009e2a:	f7ff febb 	bl	8009ba4 <_Balloc>
 8009e2e:	4602      	mov	r2, r0
 8009e30:	b928      	cbnz	r0, 8009e3e <__i2b+0x1a>
 8009e32:	4b05      	ldr	r3, [pc, #20]	; (8009e48 <__i2b+0x24>)
 8009e34:	4805      	ldr	r0, [pc, #20]	; (8009e4c <__i2b+0x28>)
 8009e36:	f240 1145 	movw	r1, #325	; 0x145
 8009e3a:	f002 f99d 	bl	800c178 <__assert_func>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	6144      	str	r4, [r0, #20]
 8009e42:	6103      	str	r3, [r0, #16]
 8009e44:	bd10      	pop	{r4, pc}
 8009e46:	bf00      	nop
 8009e48:	0800cd4f 	.word	0x0800cd4f
 8009e4c:	0800cd60 	.word	0x0800cd60

08009e50 <__multiply>:
 8009e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e54:	4691      	mov	r9, r2
 8009e56:	690a      	ldr	r2, [r1, #16]
 8009e58:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	bfb8      	it	lt
 8009e60:	460b      	movlt	r3, r1
 8009e62:	460c      	mov	r4, r1
 8009e64:	bfbc      	itt	lt
 8009e66:	464c      	movlt	r4, r9
 8009e68:	4699      	movlt	r9, r3
 8009e6a:	6927      	ldr	r7, [r4, #16]
 8009e6c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009e70:	68a3      	ldr	r3, [r4, #8]
 8009e72:	6861      	ldr	r1, [r4, #4]
 8009e74:	eb07 060a 	add.w	r6, r7, sl
 8009e78:	42b3      	cmp	r3, r6
 8009e7a:	b085      	sub	sp, #20
 8009e7c:	bfb8      	it	lt
 8009e7e:	3101      	addlt	r1, #1
 8009e80:	f7ff fe90 	bl	8009ba4 <_Balloc>
 8009e84:	b930      	cbnz	r0, 8009e94 <__multiply+0x44>
 8009e86:	4602      	mov	r2, r0
 8009e88:	4b44      	ldr	r3, [pc, #272]	; (8009f9c <__multiply+0x14c>)
 8009e8a:	4845      	ldr	r0, [pc, #276]	; (8009fa0 <__multiply+0x150>)
 8009e8c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009e90:	f002 f972 	bl	800c178 <__assert_func>
 8009e94:	f100 0514 	add.w	r5, r0, #20
 8009e98:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009e9c:	462b      	mov	r3, r5
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	4543      	cmp	r3, r8
 8009ea2:	d321      	bcc.n	8009ee8 <__multiply+0x98>
 8009ea4:	f104 0314 	add.w	r3, r4, #20
 8009ea8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009eac:	f109 0314 	add.w	r3, r9, #20
 8009eb0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009eb4:	9202      	str	r2, [sp, #8]
 8009eb6:	1b3a      	subs	r2, r7, r4
 8009eb8:	3a15      	subs	r2, #21
 8009eba:	f022 0203 	bic.w	r2, r2, #3
 8009ebe:	3204      	adds	r2, #4
 8009ec0:	f104 0115 	add.w	r1, r4, #21
 8009ec4:	428f      	cmp	r7, r1
 8009ec6:	bf38      	it	cc
 8009ec8:	2204      	movcc	r2, #4
 8009eca:	9201      	str	r2, [sp, #4]
 8009ecc:	9a02      	ldr	r2, [sp, #8]
 8009ece:	9303      	str	r3, [sp, #12]
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	d80c      	bhi.n	8009eee <__multiply+0x9e>
 8009ed4:	2e00      	cmp	r6, #0
 8009ed6:	dd03      	ble.n	8009ee0 <__multiply+0x90>
 8009ed8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d05b      	beq.n	8009f98 <__multiply+0x148>
 8009ee0:	6106      	str	r6, [r0, #16]
 8009ee2:	b005      	add	sp, #20
 8009ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ee8:	f843 2b04 	str.w	r2, [r3], #4
 8009eec:	e7d8      	b.n	8009ea0 <__multiply+0x50>
 8009eee:	f8b3 a000 	ldrh.w	sl, [r3]
 8009ef2:	f1ba 0f00 	cmp.w	sl, #0
 8009ef6:	d024      	beq.n	8009f42 <__multiply+0xf2>
 8009ef8:	f104 0e14 	add.w	lr, r4, #20
 8009efc:	46a9      	mov	r9, r5
 8009efe:	f04f 0c00 	mov.w	ip, #0
 8009f02:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009f06:	f8d9 1000 	ldr.w	r1, [r9]
 8009f0a:	fa1f fb82 	uxth.w	fp, r2
 8009f0e:	b289      	uxth	r1, r1
 8009f10:	fb0a 110b 	mla	r1, sl, fp, r1
 8009f14:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009f18:	f8d9 2000 	ldr.w	r2, [r9]
 8009f1c:	4461      	add	r1, ip
 8009f1e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f22:	fb0a c20b 	mla	r2, sl, fp, ip
 8009f26:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009f2a:	b289      	uxth	r1, r1
 8009f2c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009f30:	4577      	cmp	r7, lr
 8009f32:	f849 1b04 	str.w	r1, [r9], #4
 8009f36:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f3a:	d8e2      	bhi.n	8009f02 <__multiply+0xb2>
 8009f3c:	9a01      	ldr	r2, [sp, #4]
 8009f3e:	f845 c002 	str.w	ip, [r5, r2]
 8009f42:	9a03      	ldr	r2, [sp, #12]
 8009f44:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009f48:	3304      	adds	r3, #4
 8009f4a:	f1b9 0f00 	cmp.w	r9, #0
 8009f4e:	d021      	beq.n	8009f94 <__multiply+0x144>
 8009f50:	6829      	ldr	r1, [r5, #0]
 8009f52:	f104 0c14 	add.w	ip, r4, #20
 8009f56:	46ae      	mov	lr, r5
 8009f58:	f04f 0a00 	mov.w	sl, #0
 8009f5c:	f8bc b000 	ldrh.w	fp, [ip]
 8009f60:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009f64:	fb09 220b 	mla	r2, r9, fp, r2
 8009f68:	4452      	add	r2, sl
 8009f6a:	b289      	uxth	r1, r1
 8009f6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009f70:	f84e 1b04 	str.w	r1, [lr], #4
 8009f74:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009f78:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009f7c:	f8be 1000 	ldrh.w	r1, [lr]
 8009f80:	fb09 110a 	mla	r1, r9, sl, r1
 8009f84:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009f88:	4567      	cmp	r7, ip
 8009f8a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009f8e:	d8e5      	bhi.n	8009f5c <__multiply+0x10c>
 8009f90:	9a01      	ldr	r2, [sp, #4]
 8009f92:	50a9      	str	r1, [r5, r2]
 8009f94:	3504      	adds	r5, #4
 8009f96:	e799      	b.n	8009ecc <__multiply+0x7c>
 8009f98:	3e01      	subs	r6, #1
 8009f9a:	e79b      	b.n	8009ed4 <__multiply+0x84>
 8009f9c:	0800cd4f 	.word	0x0800cd4f
 8009fa0:	0800cd60 	.word	0x0800cd60

08009fa4 <__pow5mult>:
 8009fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fa8:	4615      	mov	r5, r2
 8009faa:	f012 0203 	ands.w	r2, r2, #3
 8009fae:	4606      	mov	r6, r0
 8009fb0:	460f      	mov	r7, r1
 8009fb2:	d007      	beq.n	8009fc4 <__pow5mult+0x20>
 8009fb4:	4c25      	ldr	r4, [pc, #148]	; (800a04c <__pow5mult+0xa8>)
 8009fb6:	3a01      	subs	r2, #1
 8009fb8:	2300      	movs	r3, #0
 8009fba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009fbe:	f7ff fe53 	bl	8009c68 <__multadd>
 8009fc2:	4607      	mov	r7, r0
 8009fc4:	10ad      	asrs	r5, r5, #2
 8009fc6:	d03d      	beq.n	800a044 <__pow5mult+0xa0>
 8009fc8:	69f4      	ldr	r4, [r6, #28]
 8009fca:	b97c      	cbnz	r4, 8009fec <__pow5mult+0x48>
 8009fcc:	2010      	movs	r0, #16
 8009fce:	f7ff fd35 	bl	8009a3c <malloc>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	61f0      	str	r0, [r6, #28]
 8009fd6:	b928      	cbnz	r0, 8009fe4 <__pow5mult+0x40>
 8009fd8:	4b1d      	ldr	r3, [pc, #116]	; (800a050 <__pow5mult+0xac>)
 8009fda:	481e      	ldr	r0, [pc, #120]	; (800a054 <__pow5mult+0xb0>)
 8009fdc:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009fe0:	f002 f8ca 	bl	800c178 <__assert_func>
 8009fe4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009fe8:	6004      	str	r4, [r0, #0]
 8009fea:	60c4      	str	r4, [r0, #12]
 8009fec:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009ff0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ff4:	b94c      	cbnz	r4, 800a00a <__pow5mult+0x66>
 8009ff6:	f240 2171 	movw	r1, #625	; 0x271
 8009ffa:	4630      	mov	r0, r6
 8009ffc:	f7ff ff12 	bl	8009e24 <__i2b>
 800a000:	2300      	movs	r3, #0
 800a002:	f8c8 0008 	str.w	r0, [r8, #8]
 800a006:	4604      	mov	r4, r0
 800a008:	6003      	str	r3, [r0, #0]
 800a00a:	f04f 0900 	mov.w	r9, #0
 800a00e:	07eb      	lsls	r3, r5, #31
 800a010:	d50a      	bpl.n	800a028 <__pow5mult+0x84>
 800a012:	4639      	mov	r1, r7
 800a014:	4622      	mov	r2, r4
 800a016:	4630      	mov	r0, r6
 800a018:	f7ff ff1a 	bl	8009e50 <__multiply>
 800a01c:	4639      	mov	r1, r7
 800a01e:	4680      	mov	r8, r0
 800a020:	4630      	mov	r0, r6
 800a022:	f7ff fdff 	bl	8009c24 <_Bfree>
 800a026:	4647      	mov	r7, r8
 800a028:	106d      	asrs	r5, r5, #1
 800a02a:	d00b      	beq.n	800a044 <__pow5mult+0xa0>
 800a02c:	6820      	ldr	r0, [r4, #0]
 800a02e:	b938      	cbnz	r0, 800a040 <__pow5mult+0x9c>
 800a030:	4622      	mov	r2, r4
 800a032:	4621      	mov	r1, r4
 800a034:	4630      	mov	r0, r6
 800a036:	f7ff ff0b 	bl	8009e50 <__multiply>
 800a03a:	6020      	str	r0, [r4, #0]
 800a03c:	f8c0 9000 	str.w	r9, [r0]
 800a040:	4604      	mov	r4, r0
 800a042:	e7e4      	b.n	800a00e <__pow5mult+0x6a>
 800a044:	4638      	mov	r0, r7
 800a046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a04a:	bf00      	nop
 800a04c:	0800ceb0 	.word	0x0800ceb0
 800a050:	0800cce0 	.word	0x0800cce0
 800a054:	0800cd60 	.word	0x0800cd60

0800a058 <__lshift>:
 800a058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a05c:	460c      	mov	r4, r1
 800a05e:	6849      	ldr	r1, [r1, #4]
 800a060:	6923      	ldr	r3, [r4, #16]
 800a062:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a066:	68a3      	ldr	r3, [r4, #8]
 800a068:	4607      	mov	r7, r0
 800a06a:	4691      	mov	r9, r2
 800a06c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a070:	f108 0601 	add.w	r6, r8, #1
 800a074:	42b3      	cmp	r3, r6
 800a076:	db0b      	blt.n	800a090 <__lshift+0x38>
 800a078:	4638      	mov	r0, r7
 800a07a:	f7ff fd93 	bl	8009ba4 <_Balloc>
 800a07e:	4605      	mov	r5, r0
 800a080:	b948      	cbnz	r0, 800a096 <__lshift+0x3e>
 800a082:	4602      	mov	r2, r0
 800a084:	4b28      	ldr	r3, [pc, #160]	; (800a128 <__lshift+0xd0>)
 800a086:	4829      	ldr	r0, [pc, #164]	; (800a12c <__lshift+0xd4>)
 800a088:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a08c:	f002 f874 	bl	800c178 <__assert_func>
 800a090:	3101      	adds	r1, #1
 800a092:	005b      	lsls	r3, r3, #1
 800a094:	e7ee      	b.n	800a074 <__lshift+0x1c>
 800a096:	2300      	movs	r3, #0
 800a098:	f100 0114 	add.w	r1, r0, #20
 800a09c:	f100 0210 	add.w	r2, r0, #16
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	4553      	cmp	r3, sl
 800a0a4:	db33      	blt.n	800a10e <__lshift+0xb6>
 800a0a6:	6920      	ldr	r0, [r4, #16]
 800a0a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a0ac:	f104 0314 	add.w	r3, r4, #20
 800a0b0:	f019 091f 	ands.w	r9, r9, #31
 800a0b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a0b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a0bc:	d02b      	beq.n	800a116 <__lshift+0xbe>
 800a0be:	f1c9 0e20 	rsb	lr, r9, #32
 800a0c2:	468a      	mov	sl, r1
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	6818      	ldr	r0, [r3, #0]
 800a0c8:	fa00 f009 	lsl.w	r0, r0, r9
 800a0cc:	4310      	orrs	r0, r2
 800a0ce:	f84a 0b04 	str.w	r0, [sl], #4
 800a0d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0d6:	459c      	cmp	ip, r3
 800a0d8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a0dc:	d8f3      	bhi.n	800a0c6 <__lshift+0x6e>
 800a0de:	ebac 0304 	sub.w	r3, ip, r4
 800a0e2:	3b15      	subs	r3, #21
 800a0e4:	f023 0303 	bic.w	r3, r3, #3
 800a0e8:	3304      	adds	r3, #4
 800a0ea:	f104 0015 	add.w	r0, r4, #21
 800a0ee:	4584      	cmp	ip, r0
 800a0f0:	bf38      	it	cc
 800a0f2:	2304      	movcc	r3, #4
 800a0f4:	50ca      	str	r2, [r1, r3]
 800a0f6:	b10a      	cbz	r2, 800a0fc <__lshift+0xa4>
 800a0f8:	f108 0602 	add.w	r6, r8, #2
 800a0fc:	3e01      	subs	r6, #1
 800a0fe:	4638      	mov	r0, r7
 800a100:	612e      	str	r6, [r5, #16]
 800a102:	4621      	mov	r1, r4
 800a104:	f7ff fd8e 	bl	8009c24 <_Bfree>
 800a108:	4628      	mov	r0, r5
 800a10a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a10e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a112:	3301      	adds	r3, #1
 800a114:	e7c5      	b.n	800a0a2 <__lshift+0x4a>
 800a116:	3904      	subs	r1, #4
 800a118:	f853 2b04 	ldr.w	r2, [r3], #4
 800a11c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a120:	459c      	cmp	ip, r3
 800a122:	d8f9      	bhi.n	800a118 <__lshift+0xc0>
 800a124:	e7ea      	b.n	800a0fc <__lshift+0xa4>
 800a126:	bf00      	nop
 800a128:	0800cd4f 	.word	0x0800cd4f
 800a12c:	0800cd60 	.word	0x0800cd60

0800a130 <__mcmp>:
 800a130:	b530      	push	{r4, r5, lr}
 800a132:	6902      	ldr	r2, [r0, #16]
 800a134:	690c      	ldr	r4, [r1, #16]
 800a136:	1b12      	subs	r2, r2, r4
 800a138:	d10e      	bne.n	800a158 <__mcmp+0x28>
 800a13a:	f100 0314 	add.w	r3, r0, #20
 800a13e:	3114      	adds	r1, #20
 800a140:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a144:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a148:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a14c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a150:	42a5      	cmp	r5, r4
 800a152:	d003      	beq.n	800a15c <__mcmp+0x2c>
 800a154:	d305      	bcc.n	800a162 <__mcmp+0x32>
 800a156:	2201      	movs	r2, #1
 800a158:	4610      	mov	r0, r2
 800a15a:	bd30      	pop	{r4, r5, pc}
 800a15c:	4283      	cmp	r3, r0
 800a15e:	d3f3      	bcc.n	800a148 <__mcmp+0x18>
 800a160:	e7fa      	b.n	800a158 <__mcmp+0x28>
 800a162:	f04f 32ff 	mov.w	r2, #4294967295
 800a166:	e7f7      	b.n	800a158 <__mcmp+0x28>

0800a168 <__mdiff>:
 800a168:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a16c:	460c      	mov	r4, r1
 800a16e:	4606      	mov	r6, r0
 800a170:	4611      	mov	r1, r2
 800a172:	4620      	mov	r0, r4
 800a174:	4690      	mov	r8, r2
 800a176:	f7ff ffdb 	bl	800a130 <__mcmp>
 800a17a:	1e05      	subs	r5, r0, #0
 800a17c:	d110      	bne.n	800a1a0 <__mdiff+0x38>
 800a17e:	4629      	mov	r1, r5
 800a180:	4630      	mov	r0, r6
 800a182:	f7ff fd0f 	bl	8009ba4 <_Balloc>
 800a186:	b930      	cbnz	r0, 800a196 <__mdiff+0x2e>
 800a188:	4b3a      	ldr	r3, [pc, #232]	; (800a274 <__mdiff+0x10c>)
 800a18a:	4602      	mov	r2, r0
 800a18c:	f240 2137 	movw	r1, #567	; 0x237
 800a190:	4839      	ldr	r0, [pc, #228]	; (800a278 <__mdiff+0x110>)
 800a192:	f001 fff1 	bl	800c178 <__assert_func>
 800a196:	2301      	movs	r3, #1
 800a198:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a19c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1a0:	bfa4      	itt	ge
 800a1a2:	4643      	movge	r3, r8
 800a1a4:	46a0      	movge	r8, r4
 800a1a6:	4630      	mov	r0, r6
 800a1a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a1ac:	bfa6      	itte	ge
 800a1ae:	461c      	movge	r4, r3
 800a1b0:	2500      	movge	r5, #0
 800a1b2:	2501      	movlt	r5, #1
 800a1b4:	f7ff fcf6 	bl	8009ba4 <_Balloc>
 800a1b8:	b920      	cbnz	r0, 800a1c4 <__mdiff+0x5c>
 800a1ba:	4b2e      	ldr	r3, [pc, #184]	; (800a274 <__mdiff+0x10c>)
 800a1bc:	4602      	mov	r2, r0
 800a1be:	f240 2145 	movw	r1, #581	; 0x245
 800a1c2:	e7e5      	b.n	800a190 <__mdiff+0x28>
 800a1c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a1c8:	6926      	ldr	r6, [r4, #16]
 800a1ca:	60c5      	str	r5, [r0, #12]
 800a1cc:	f104 0914 	add.w	r9, r4, #20
 800a1d0:	f108 0514 	add.w	r5, r8, #20
 800a1d4:	f100 0e14 	add.w	lr, r0, #20
 800a1d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a1dc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a1e0:	f108 0210 	add.w	r2, r8, #16
 800a1e4:	46f2      	mov	sl, lr
 800a1e6:	2100      	movs	r1, #0
 800a1e8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a1ec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a1f0:	fa11 f88b 	uxtah	r8, r1, fp
 800a1f4:	b299      	uxth	r1, r3
 800a1f6:	0c1b      	lsrs	r3, r3, #16
 800a1f8:	eba8 0801 	sub.w	r8, r8, r1
 800a1fc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a200:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a204:	fa1f f888 	uxth.w	r8, r8
 800a208:	1419      	asrs	r1, r3, #16
 800a20a:	454e      	cmp	r6, r9
 800a20c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a210:	f84a 3b04 	str.w	r3, [sl], #4
 800a214:	d8e8      	bhi.n	800a1e8 <__mdiff+0x80>
 800a216:	1b33      	subs	r3, r6, r4
 800a218:	3b15      	subs	r3, #21
 800a21a:	f023 0303 	bic.w	r3, r3, #3
 800a21e:	3304      	adds	r3, #4
 800a220:	3415      	adds	r4, #21
 800a222:	42a6      	cmp	r6, r4
 800a224:	bf38      	it	cc
 800a226:	2304      	movcc	r3, #4
 800a228:	441d      	add	r5, r3
 800a22a:	4473      	add	r3, lr
 800a22c:	469e      	mov	lr, r3
 800a22e:	462e      	mov	r6, r5
 800a230:	4566      	cmp	r6, ip
 800a232:	d30e      	bcc.n	800a252 <__mdiff+0xea>
 800a234:	f10c 0203 	add.w	r2, ip, #3
 800a238:	1b52      	subs	r2, r2, r5
 800a23a:	f022 0203 	bic.w	r2, r2, #3
 800a23e:	3d03      	subs	r5, #3
 800a240:	45ac      	cmp	ip, r5
 800a242:	bf38      	it	cc
 800a244:	2200      	movcc	r2, #0
 800a246:	4413      	add	r3, r2
 800a248:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a24c:	b17a      	cbz	r2, 800a26e <__mdiff+0x106>
 800a24e:	6107      	str	r7, [r0, #16]
 800a250:	e7a4      	b.n	800a19c <__mdiff+0x34>
 800a252:	f856 8b04 	ldr.w	r8, [r6], #4
 800a256:	fa11 f288 	uxtah	r2, r1, r8
 800a25a:	1414      	asrs	r4, r2, #16
 800a25c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a260:	b292      	uxth	r2, r2
 800a262:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a266:	f84e 2b04 	str.w	r2, [lr], #4
 800a26a:	1421      	asrs	r1, r4, #16
 800a26c:	e7e0      	b.n	800a230 <__mdiff+0xc8>
 800a26e:	3f01      	subs	r7, #1
 800a270:	e7ea      	b.n	800a248 <__mdiff+0xe0>
 800a272:	bf00      	nop
 800a274:	0800cd4f 	.word	0x0800cd4f
 800a278:	0800cd60 	.word	0x0800cd60

0800a27c <__ulp>:
 800a27c:	b082      	sub	sp, #8
 800a27e:	ed8d 0b00 	vstr	d0, [sp]
 800a282:	9a01      	ldr	r2, [sp, #4]
 800a284:	4b0f      	ldr	r3, [pc, #60]	; (800a2c4 <__ulp+0x48>)
 800a286:	4013      	ands	r3, r2
 800a288:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	dc08      	bgt.n	800a2a2 <__ulp+0x26>
 800a290:	425b      	negs	r3, r3
 800a292:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a296:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a29a:	da04      	bge.n	800a2a6 <__ulp+0x2a>
 800a29c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a2a0:	4113      	asrs	r3, r2
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	e008      	b.n	800a2b8 <__ulp+0x3c>
 800a2a6:	f1a2 0314 	sub.w	r3, r2, #20
 800a2aa:	2b1e      	cmp	r3, #30
 800a2ac:	bfda      	itte	le
 800a2ae:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a2b2:	40da      	lsrle	r2, r3
 800a2b4:	2201      	movgt	r2, #1
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	4619      	mov	r1, r3
 800a2ba:	4610      	mov	r0, r2
 800a2bc:	ec41 0b10 	vmov	d0, r0, r1
 800a2c0:	b002      	add	sp, #8
 800a2c2:	4770      	bx	lr
 800a2c4:	7ff00000 	.word	0x7ff00000

0800a2c8 <__b2d>:
 800a2c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2cc:	6906      	ldr	r6, [r0, #16]
 800a2ce:	f100 0814 	add.w	r8, r0, #20
 800a2d2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a2d6:	1f37      	subs	r7, r6, #4
 800a2d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a2dc:	4610      	mov	r0, r2
 800a2de:	f7ff fd53 	bl	8009d88 <__hi0bits>
 800a2e2:	f1c0 0320 	rsb	r3, r0, #32
 800a2e6:	280a      	cmp	r0, #10
 800a2e8:	600b      	str	r3, [r1, #0]
 800a2ea:	491b      	ldr	r1, [pc, #108]	; (800a358 <__b2d+0x90>)
 800a2ec:	dc15      	bgt.n	800a31a <__b2d+0x52>
 800a2ee:	f1c0 0c0b 	rsb	ip, r0, #11
 800a2f2:	fa22 f30c 	lsr.w	r3, r2, ip
 800a2f6:	45b8      	cmp	r8, r7
 800a2f8:	ea43 0501 	orr.w	r5, r3, r1
 800a2fc:	bf34      	ite	cc
 800a2fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a302:	2300      	movcs	r3, #0
 800a304:	3015      	adds	r0, #21
 800a306:	fa02 f000 	lsl.w	r0, r2, r0
 800a30a:	fa23 f30c 	lsr.w	r3, r3, ip
 800a30e:	4303      	orrs	r3, r0
 800a310:	461c      	mov	r4, r3
 800a312:	ec45 4b10 	vmov	d0, r4, r5
 800a316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a31a:	45b8      	cmp	r8, r7
 800a31c:	bf3a      	itte	cc
 800a31e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a322:	f1a6 0708 	subcc.w	r7, r6, #8
 800a326:	2300      	movcs	r3, #0
 800a328:	380b      	subs	r0, #11
 800a32a:	d012      	beq.n	800a352 <__b2d+0x8a>
 800a32c:	f1c0 0120 	rsb	r1, r0, #32
 800a330:	fa23 f401 	lsr.w	r4, r3, r1
 800a334:	4082      	lsls	r2, r0
 800a336:	4322      	orrs	r2, r4
 800a338:	4547      	cmp	r7, r8
 800a33a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800a33e:	bf8c      	ite	hi
 800a340:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a344:	2200      	movls	r2, #0
 800a346:	4083      	lsls	r3, r0
 800a348:	40ca      	lsrs	r2, r1
 800a34a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a34e:	4313      	orrs	r3, r2
 800a350:	e7de      	b.n	800a310 <__b2d+0x48>
 800a352:	ea42 0501 	orr.w	r5, r2, r1
 800a356:	e7db      	b.n	800a310 <__b2d+0x48>
 800a358:	3ff00000 	.word	0x3ff00000

0800a35c <__d2b>:
 800a35c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a360:	460f      	mov	r7, r1
 800a362:	2101      	movs	r1, #1
 800a364:	ec59 8b10 	vmov	r8, r9, d0
 800a368:	4616      	mov	r6, r2
 800a36a:	f7ff fc1b 	bl	8009ba4 <_Balloc>
 800a36e:	4604      	mov	r4, r0
 800a370:	b930      	cbnz	r0, 800a380 <__d2b+0x24>
 800a372:	4602      	mov	r2, r0
 800a374:	4b24      	ldr	r3, [pc, #144]	; (800a408 <__d2b+0xac>)
 800a376:	4825      	ldr	r0, [pc, #148]	; (800a40c <__d2b+0xb0>)
 800a378:	f240 310f 	movw	r1, #783	; 0x30f
 800a37c:	f001 fefc 	bl	800c178 <__assert_func>
 800a380:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a384:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a388:	bb2d      	cbnz	r5, 800a3d6 <__d2b+0x7a>
 800a38a:	9301      	str	r3, [sp, #4]
 800a38c:	f1b8 0300 	subs.w	r3, r8, #0
 800a390:	d026      	beq.n	800a3e0 <__d2b+0x84>
 800a392:	4668      	mov	r0, sp
 800a394:	9300      	str	r3, [sp, #0]
 800a396:	f7ff fd17 	bl	8009dc8 <__lo0bits>
 800a39a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a39e:	b1e8      	cbz	r0, 800a3dc <__d2b+0x80>
 800a3a0:	f1c0 0320 	rsb	r3, r0, #32
 800a3a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a3a8:	430b      	orrs	r3, r1
 800a3aa:	40c2      	lsrs	r2, r0
 800a3ac:	6163      	str	r3, [r4, #20]
 800a3ae:	9201      	str	r2, [sp, #4]
 800a3b0:	9b01      	ldr	r3, [sp, #4]
 800a3b2:	61a3      	str	r3, [r4, #24]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	bf14      	ite	ne
 800a3b8:	2202      	movne	r2, #2
 800a3ba:	2201      	moveq	r2, #1
 800a3bc:	6122      	str	r2, [r4, #16]
 800a3be:	b1bd      	cbz	r5, 800a3f0 <__d2b+0x94>
 800a3c0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a3c4:	4405      	add	r5, r0
 800a3c6:	603d      	str	r5, [r7, #0]
 800a3c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a3cc:	6030      	str	r0, [r6, #0]
 800a3ce:	4620      	mov	r0, r4
 800a3d0:	b003      	add	sp, #12
 800a3d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a3da:	e7d6      	b.n	800a38a <__d2b+0x2e>
 800a3dc:	6161      	str	r1, [r4, #20]
 800a3de:	e7e7      	b.n	800a3b0 <__d2b+0x54>
 800a3e0:	a801      	add	r0, sp, #4
 800a3e2:	f7ff fcf1 	bl	8009dc8 <__lo0bits>
 800a3e6:	9b01      	ldr	r3, [sp, #4]
 800a3e8:	6163      	str	r3, [r4, #20]
 800a3ea:	3020      	adds	r0, #32
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	e7e5      	b.n	800a3bc <__d2b+0x60>
 800a3f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a3f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a3f8:	6038      	str	r0, [r7, #0]
 800a3fa:	6918      	ldr	r0, [r3, #16]
 800a3fc:	f7ff fcc4 	bl	8009d88 <__hi0bits>
 800a400:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a404:	e7e2      	b.n	800a3cc <__d2b+0x70>
 800a406:	bf00      	nop
 800a408:	0800cd4f 	.word	0x0800cd4f
 800a40c:	0800cd60 	.word	0x0800cd60

0800a410 <__ratio>:
 800a410:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a414:	4688      	mov	r8, r1
 800a416:	4669      	mov	r1, sp
 800a418:	4681      	mov	r9, r0
 800a41a:	f7ff ff55 	bl	800a2c8 <__b2d>
 800a41e:	a901      	add	r1, sp, #4
 800a420:	4640      	mov	r0, r8
 800a422:	ec55 4b10 	vmov	r4, r5, d0
 800a426:	f7ff ff4f 	bl	800a2c8 <__b2d>
 800a42a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a42e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a432:	eba3 0c02 	sub.w	ip, r3, r2
 800a436:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a43a:	1a9b      	subs	r3, r3, r2
 800a43c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a440:	ec51 0b10 	vmov	r0, r1, d0
 800a444:	2b00      	cmp	r3, #0
 800a446:	bfd6      	itet	le
 800a448:	460a      	movle	r2, r1
 800a44a:	462a      	movgt	r2, r5
 800a44c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a450:	468b      	mov	fp, r1
 800a452:	462f      	mov	r7, r5
 800a454:	bfd4      	ite	le
 800a456:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a45a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a45e:	4620      	mov	r0, r4
 800a460:	ee10 2a10 	vmov	r2, s0
 800a464:	465b      	mov	r3, fp
 800a466:	4639      	mov	r1, r7
 800a468:	f7f6 fa10 	bl	800088c <__aeabi_ddiv>
 800a46c:	ec41 0b10 	vmov	d0, r0, r1
 800a470:	b003      	add	sp, #12
 800a472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a476 <__copybits>:
 800a476:	3901      	subs	r1, #1
 800a478:	b570      	push	{r4, r5, r6, lr}
 800a47a:	1149      	asrs	r1, r1, #5
 800a47c:	6914      	ldr	r4, [r2, #16]
 800a47e:	3101      	adds	r1, #1
 800a480:	f102 0314 	add.w	r3, r2, #20
 800a484:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a488:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a48c:	1f05      	subs	r5, r0, #4
 800a48e:	42a3      	cmp	r3, r4
 800a490:	d30c      	bcc.n	800a4ac <__copybits+0x36>
 800a492:	1aa3      	subs	r3, r4, r2
 800a494:	3b11      	subs	r3, #17
 800a496:	f023 0303 	bic.w	r3, r3, #3
 800a49a:	3211      	adds	r2, #17
 800a49c:	42a2      	cmp	r2, r4
 800a49e:	bf88      	it	hi
 800a4a0:	2300      	movhi	r3, #0
 800a4a2:	4418      	add	r0, r3
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	4288      	cmp	r0, r1
 800a4a8:	d305      	bcc.n	800a4b6 <__copybits+0x40>
 800a4aa:	bd70      	pop	{r4, r5, r6, pc}
 800a4ac:	f853 6b04 	ldr.w	r6, [r3], #4
 800a4b0:	f845 6f04 	str.w	r6, [r5, #4]!
 800a4b4:	e7eb      	b.n	800a48e <__copybits+0x18>
 800a4b6:	f840 3b04 	str.w	r3, [r0], #4
 800a4ba:	e7f4      	b.n	800a4a6 <__copybits+0x30>

0800a4bc <__any_on>:
 800a4bc:	f100 0214 	add.w	r2, r0, #20
 800a4c0:	6900      	ldr	r0, [r0, #16]
 800a4c2:	114b      	asrs	r3, r1, #5
 800a4c4:	4298      	cmp	r0, r3
 800a4c6:	b510      	push	{r4, lr}
 800a4c8:	db11      	blt.n	800a4ee <__any_on+0x32>
 800a4ca:	dd0a      	ble.n	800a4e2 <__any_on+0x26>
 800a4cc:	f011 011f 	ands.w	r1, r1, #31
 800a4d0:	d007      	beq.n	800a4e2 <__any_on+0x26>
 800a4d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a4d6:	fa24 f001 	lsr.w	r0, r4, r1
 800a4da:	fa00 f101 	lsl.w	r1, r0, r1
 800a4de:	428c      	cmp	r4, r1
 800a4e0:	d10b      	bne.n	800a4fa <__any_on+0x3e>
 800a4e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d803      	bhi.n	800a4f2 <__any_on+0x36>
 800a4ea:	2000      	movs	r0, #0
 800a4ec:	bd10      	pop	{r4, pc}
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	e7f7      	b.n	800a4e2 <__any_on+0x26>
 800a4f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4f6:	2900      	cmp	r1, #0
 800a4f8:	d0f5      	beq.n	800a4e6 <__any_on+0x2a>
 800a4fa:	2001      	movs	r0, #1
 800a4fc:	e7f6      	b.n	800a4ec <__any_on+0x30>

0800a4fe <sulp>:
 800a4fe:	b570      	push	{r4, r5, r6, lr}
 800a500:	4604      	mov	r4, r0
 800a502:	460d      	mov	r5, r1
 800a504:	ec45 4b10 	vmov	d0, r4, r5
 800a508:	4616      	mov	r6, r2
 800a50a:	f7ff feb7 	bl	800a27c <__ulp>
 800a50e:	ec51 0b10 	vmov	r0, r1, d0
 800a512:	b17e      	cbz	r6, 800a534 <sulp+0x36>
 800a514:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a518:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	dd09      	ble.n	800a534 <sulp+0x36>
 800a520:	051b      	lsls	r3, r3, #20
 800a522:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a526:	2400      	movs	r4, #0
 800a528:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a52c:	4622      	mov	r2, r4
 800a52e:	462b      	mov	r3, r5
 800a530:	f7f6 f882 	bl	8000638 <__aeabi_dmul>
 800a534:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a538 <_strtod_l>:
 800a538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a53c:	ed2d 8b02 	vpush	{d8}
 800a540:	b09b      	sub	sp, #108	; 0x6c
 800a542:	4604      	mov	r4, r0
 800a544:	9213      	str	r2, [sp, #76]	; 0x4c
 800a546:	2200      	movs	r2, #0
 800a548:	9216      	str	r2, [sp, #88]	; 0x58
 800a54a:	460d      	mov	r5, r1
 800a54c:	f04f 0800 	mov.w	r8, #0
 800a550:	f04f 0900 	mov.w	r9, #0
 800a554:	460a      	mov	r2, r1
 800a556:	9215      	str	r2, [sp, #84]	; 0x54
 800a558:	7811      	ldrb	r1, [r2, #0]
 800a55a:	292b      	cmp	r1, #43	; 0x2b
 800a55c:	d04c      	beq.n	800a5f8 <_strtod_l+0xc0>
 800a55e:	d83a      	bhi.n	800a5d6 <_strtod_l+0x9e>
 800a560:	290d      	cmp	r1, #13
 800a562:	d834      	bhi.n	800a5ce <_strtod_l+0x96>
 800a564:	2908      	cmp	r1, #8
 800a566:	d834      	bhi.n	800a5d2 <_strtod_l+0x9a>
 800a568:	2900      	cmp	r1, #0
 800a56a:	d03d      	beq.n	800a5e8 <_strtod_l+0xb0>
 800a56c:	2200      	movs	r2, #0
 800a56e:	920a      	str	r2, [sp, #40]	; 0x28
 800a570:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800a572:	7832      	ldrb	r2, [r6, #0]
 800a574:	2a30      	cmp	r2, #48	; 0x30
 800a576:	f040 80b4 	bne.w	800a6e2 <_strtod_l+0x1aa>
 800a57a:	7872      	ldrb	r2, [r6, #1]
 800a57c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a580:	2a58      	cmp	r2, #88	; 0x58
 800a582:	d170      	bne.n	800a666 <_strtod_l+0x12e>
 800a584:	9302      	str	r3, [sp, #8]
 800a586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a588:	9301      	str	r3, [sp, #4]
 800a58a:	ab16      	add	r3, sp, #88	; 0x58
 800a58c:	9300      	str	r3, [sp, #0]
 800a58e:	4a8e      	ldr	r2, [pc, #568]	; (800a7c8 <_strtod_l+0x290>)
 800a590:	ab17      	add	r3, sp, #92	; 0x5c
 800a592:	a915      	add	r1, sp, #84	; 0x54
 800a594:	4620      	mov	r0, r4
 800a596:	f001 fe8b 	bl	800c2b0 <__gethex>
 800a59a:	f010 070f 	ands.w	r7, r0, #15
 800a59e:	4605      	mov	r5, r0
 800a5a0:	d005      	beq.n	800a5ae <_strtod_l+0x76>
 800a5a2:	2f06      	cmp	r7, #6
 800a5a4:	d12a      	bne.n	800a5fc <_strtod_l+0xc4>
 800a5a6:	3601      	adds	r6, #1
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	9615      	str	r6, [sp, #84]	; 0x54
 800a5ac:	930a      	str	r3, [sp, #40]	; 0x28
 800a5ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	f040 857f 	bne.w	800b0b4 <_strtod_l+0xb7c>
 800a5b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5b8:	b1db      	cbz	r3, 800a5f2 <_strtod_l+0xba>
 800a5ba:	4642      	mov	r2, r8
 800a5bc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a5c0:	ec43 2b10 	vmov	d0, r2, r3
 800a5c4:	b01b      	add	sp, #108	; 0x6c
 800a5c6:	ecbd 8b02 	vpop	{d8}
 800a5ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ce:	2920      	cmp	r1, #32
 800a5d0:	d1cc      	bne.n	800a56c <_strtod_l+0x34>
 800a5d2:	3201      	adds	r2, #1
 800a5d4:	e7bf      	b.n	800a556 <_strtod_l+0x1e>
 800a5d6:	292d      	cmp	r1, #45	; 0x2d
 800a5d8:	d1c8      	bne.n	800a56c <_strtod_l+0x34>
 800a5da:	2101      	movs	r1, #1
 800a5dc:	910a      	str	r1, [sp, #40]	; 0x28
 800a5de:	1c51      	adds	r1, r2, #1
 800a5e0:	9115      	str	r1, [sp, #84]	; 0x54
 800a5e2:	7852      	ldrb	r2, [r2, #1]
 800a5e4:	2a00      	cmp	r2, #0
 800a5e6:	d1c3      	bne.n	800a570 <_strtod_l+0x38>
 800a5e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a5ea:	9515      	str	r5, [sp, #84]	; 0x54
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	f040 855f 	bne.w	800b0b0 <_strtod_l+0xb78>
 800a5f2:	4642      	mov	r2, r8
 800a5f4:	464b      	mov	r3, r9
 800a5f6:	e7e3      	b.n	800a5c0 <_strtod_l+0x88>
 800a5f8:	2100      	movs	r1, #0
 800a5fa:	e7ef      	b.n	800a5dc <_strtod_l+0xa4>
 800a5fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a5fe:	b13a      	cbz	r2, 800a610 <_strtod_l+0xd8>
 800a600:	2135      	movs	r1, #53	; 0x35
 800a602:	a818      	add	r0, sp, #96	; 0x60
 800a604:	f7ff ff37 	bl	800a476 <__copybits>
 800a608:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a60a:	4620      	mov	r0, r4
 800a60c:	f7ff fb0a 	bl	8009c24 <_Bfree>
 800a610:	3f01      	subs	r7, #1
 800a612:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a614:	2f04      	cmp	r7, #4
 800a616:	d806      	bhi.n	800a626 <_strtod_l+0xee>
 800a618:	e8df f007 	tbb	[pc, r7]
 800a61c:	201d0314 	.word	0x201d0314
 800a620:	14          	.byte	0x14
 800a621:	00          	.byte	0x00
 800a622:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800a626:	05e9      	lsls	r1, r5, #23
 800a628:	bf48      	it	mi
 800a62a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a62e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a632:	0d1b      	lsrs	r3, r3, #20
 800a634:	051b      	lsls	r3, r3, #20
 800a636:	2b00      	cmp	r3, #0
 800a638:	d1b9      	bne.n	800a5ae <_strtod_l+0x76>
 800a63a:	f7fe faf9 	bl	8008c30 <__errno>
 800a63e:	2322      	movs	r3, #34	; 0x22
 800a640:	6003      	str	r3, [r0, #0]
 800a642:	e7b4      	b.n	800a5ae <_strtod_l+0x76>
 800a644:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800a648:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a64c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a650:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a654:	e7e7      	b.n	800a626 <_strtod_l+0xee>
 800a656:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a7d0 <_strtod_l+0x298>
 800a65a:	e7e4      	b.n	800a626 <_strtod_l+0xee>
 800a65c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a660:	f04f 38ff 	mov.w	r8, #4294967295
 800a664:	e7df      	b.n	800a626 <_strtod_l+0xee>
 800a666:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a668:	1c5a      	adds	r2, r3, #1
 800a66a:	9215      	str	r2, [sp, #84]	; 0x54
 800a66c:	785b      	ldrb	r3, [r3, #1]
 800a66e:	2b30      	cmp	r3, #48	; 0x30
 800a670:	d0f9      	beq.n	800a666 <_strtod_l+0x12e>
 800a672:	2b00      	cmp	r3, #0
 800a674:	d09b      	beq.n	800a5ae <_strtod_l+0x76>
 800a676:	2301      	movs	r3, #1
 800a678:	f04f 0a00 	mov.w	sl, #0
 800a67c:	9304      	str	r3, [sp, #16]
 800a67e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a680:	930b      	str	r3, [sp, #44]	; 0x2c
 800a682:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a686:	46d3      	mov	fp, sl
 800a688:	220a      	movs	r2, #10
 800a68a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a68c:	7806      	ldrb	r6, [r0, #0]
 800a68e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a692:	b2d9      	uxtb	r1, r3
 800a694:	2909      	cmp	r1, #9
 800a696:	d926      	bls.n	800a6e6 <_strtod_l+0x1ae>
 800a698:	494c      	ldr	r1, [pc, #304]	; (800a7cc <_strtod_l+0x294>)
 800a69a:	2201      	movs	r2, #1
 800a69c:	f001 fd1f 	bl	800c0de <strncmp>
 800a6a0:	2800      	cmp	r0, #0
 800a6a2:	d030      	beq.n	800a706 <_strtod_l+0x1ce>
 800a6a4:	2000      	movs	r0, #0
 800a6a6:	4632      	mov	r2, r6
 800a6a8:	9005      	str	r0, [sp, #20]
 800a6aa:	465e      	mov	r6, fp
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	2a65      	cmp	r2, #101	; 0x65
 800a6b0:	d001      	beq.n	800a6b6 <_strtod_l+0x17e>
 800a6b2:	2a45      	cmp	r2, #69	; 0x45
 800a6b4:	d113      	bne.n	800a6de <_strtod_l+0x1a6>
 800a6b6:	b91e      	cbnz	r6, 800a6c0 <_strtod_l+0x188>
 800a6b8:	9a04      	ldr	r2, [sp, #16]
 800a6ba:	4302      	orrs	r2, r0
 800a6bc:	d094      	beq.n	800a5e8 <_strtod_l+0xb0>
 800a6be:	2600      	movs	r6, #0
 800a6c0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a6c2:	1c6a      	adds	r2, r5, #1
 800a6c4:	9215      	str	r2, [sp, #84]	; 0x54
 800a6c6:	786a      	ldrb	r2, [r5, #1]
 800a6c8:	2a2b      	cmp	r2, #43	; 0x2b
 800a6ca:	d074      	beq.n	800a7b6 <_strtod_l+0x27e>
 800a6cc:	2a2d      	cmp	r2, #45	; 0x2d
 800a6ce:	d078      	beq.n	800a7c2 <_strtod_l+0x28a>
 800a6d0:	f04f 0c00 	mov.w	ip, #0
 800a6d4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a6d8:	2909      	cmp	r1, #9
 800a6da:	d97f      	bls.n	800a7dc <_strtod_l+0x2a4>
 800a6dc:	9515      	str	r5, [sp, #84]	; 0x54
 800a6de:	2700      	movs	r7, #0
 800a6e0:	e09e      	b.n	800a820 <_strtod_l+0x2e8>
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	e7c8      	b.n	800a678 <_strtod_l+0x140>
 800a6e6:	f1bb 0f08 	cmp.w	fp, #8
 800a6ea:	bfd8      	it	le
 800a6ec:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a6ee:	f100 0001 	add.w	r0, r0, #1
 800a6f2:	bfda      	itte	le
 800a6f4:	fb02 3301 	mlale	r3, r2, r1, r3
 800a6f8:	9309      	strle	r3, [sp, #36]	; 0x24
 800a6fa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a6fe:	f10b 0b01 	add.w	fp, fp, #1
 800a702:	9015      	str	r0, [sp, #84]	; 0x54
 800a704:	e7c1      	b.n	800a68a <_strtod_l+0x152>
 800a706:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a708:	1c5a      	adds	r2, r3, #1
 800a70a:	9215      	str	r2, [sp, #84]	; 0x54
 800a70c:	785a      	ldrb	r2, [r3, #1]
 800a70e:	f1bb 0f00 	cmp.w	fp, #0
 800a712:	d037      	beq.n	800a784 <_strtod_l+0x24c>
 800a714:	9005      	str	r0, [sp, #20]
 800a716:	465e      	mov	r6, fp
 800a718:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a71c:	2b09      	cmp	r3, #9
 800a71e:	d912      	bls.n	800a746 <_strtod_l+0x20e>
 800a720:	2301      	movs	r3, #1
 800a722:	e7c4      	b.n	800a6ae <_strtod_l+0x176>
 800a724:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a726:	1c5a      	adds	r2, r3, #1
 800a728:	9215      	str	r2, [sp, #84]	; 0x54
 800a72a:	785a      	ldrb	r2, [r3, #1]
 800a72c:	3001      	adds	r0, #1
 800a72e:	2a30      	cmp	r2, #48	; 0x30
 800a730:	d0f8      	beq.n	800a724 <_strtod_l+0x1ec>
 800a732:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a736:	2b08      	cmp	r3, #8
 800a738:	f200 84c1 	bhi.w	800b0be <_strtod_l+0xb86>
 800a73c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a73e:	9005      	str	r0, [sp, #20]
 800a740:	2000      	movs	r0, #0
 800a742:	930b      	str	r3, [sp, #44]	; 0x2c
 800a744:	4606      	mov	r6, r0
 800a746:	3a30      	subs	r2, #48	; 0x30
 800a748:	f100 0301 	add.w	r3, r0, #1
 800a74c:	d014      	beq.n	800a778 <_strtod_l+0x240>
 800a74e:	9905      	ldr	r1, [sp, #20]
 800a750:	4419      	add	r1, r3
 800a752:	9105      	str	r1, [sp, #20]
 800a754:	4633      	mov	r3, r6
 800a756:	eb00 0c06 	add.w	ip, r0, r6
 800a75a:	210a      	movs	r1, #10
 800a75c:	4563      	cmp	r3, ip
 800a75e:	d113      	bne.n	800a788 <_strtod_l+0x250>
 800a760:	1833      	adds	r3, r6, r0
 800a762:	2b08      	cmp	r3, #8
 800a764:	f106 0601 	add.w	r6, r6, #1
 800a768:	4406      	add	r6, r0
 800a76a:	dc1a      	bgt.n	800a7a2 <_strtod_l+0x26a>
 800a76c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a76e:	230a      	movs	r3, #10
 800a770:	fb03 2301 	mla	r3, r3, r1, r2
 800a774:	9309      	str	r3, [sp, #36]	; 0x24
 800a776:	2300      	movs	r3, #0
 800a778:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a77a:	1c51      	adds	r1, r2, #1
 800a77c:	9115      	str	r1, [sp, #84]	; 0x54
 800a77e:	7852      	ldrb	r2, [r2, #1]
 800a780:	4618      	mov	r0, r3
 800a782:	e7c9      	b.n	800a718 <_strtod_l+0x1e0>
 800a784:	4658      	mov	r0, fp
 800a786:	e7d2      	b.n	800a72e <_strtod_l+0x1f6>
 800a788:	2b08      	cmp	r3, #8
 800a78a:	f103 0301 	add.w	r3, r3, #1
 800a78e:	dc03      	bgt.n	800a798 <_strtod_l+0x260>
 800a790:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a792:	434f      	muls	r7, r1
 800a794:	9709      	str	r7, [sp, #36]	; 0x24
 800a796:	e7e1      	b.n	800a75c <_strtod_l+0x224>
 800a798:	2b10      	cmp	r3, #16
 800a79a:	bfd8      	it	le
 800a79c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800a7a0:	e7dc      	b.n	800a75c <_strtod_l+0x224>
 800a7a2:	2e10      	cmp	r6, #16
 800a7a4:	bfdc      	itt	le
 800a7a6:	230a      	movle	r3, #10
 800a7a8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800a7ac:	e7e3      	b.n	800a776 <_strtod_l+0x23e>
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	9305      	str	r3, [sp, #20]
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	e780      	b.n	800a6b8 <_strtod_l+0x180>
 800a7b6:	f04f 0c00 	mov.w	ip, #0
 800a7ba:	1caa      	adds	r2, r5, #2
 800a7bc:	9215      	str	r2, [sp, #84]	; 0x54
 800a7be:	78aa      	ldrb	r2, [r5, #2]
 800a7c0:	e788      	b.n	800a6d4 <_strtod_l+0x19c>
 800a7c2:	f04f 0c01 	mov.w	ip, #1
 800a7c6:	e7f8      	b.n	800a7ba <_strtod_l+0x282>
 800a7c8:	0800cec0 	.word	0x0800cec0
 800a7cc:	0800cebc 	.word	0x0800cebc
 800a7d0:	7ff00000 	.word	0x7ff00000
 800a7d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a7d6:	1c51      	adds	r1, r2, #1
 800a7d8:	9115      	str	r1, [sp, #84]	; 0x54
 800a7da:	7852      	ldrb	r2, [r2, #1]
 800a7dc:	2a30      	cmp	r2, #48	; 0x30
 800a7de:	d0f9      	beq.n	800a7d4 <_strtod_l+0x29c>
 800a7e0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a7e4:	2908      	cmp	r1, #8
 800a7e6:	f63f af7a 	bhi.w	800a6de <_strtod_l+0x1a6>
 800a7ea:	3a30      	subs	r2, #48	; 0x30
 800a7ec:	9208      	str	r2, [sp, #32]
 800a7ee:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a7f0:	920c      	str	r2, [sp, #48]	; 0x30
 800a7f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a7f4:	1c57      	adds	r7, r2, #1
 800a7f6:	9715      	str	r7, [sp, #84]	; 0x54
 800a7f8:	7852      	ldrb	r2, [r2, #1]
 800a7fa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a7fe:	f1be 0f09 	cmp.w	lr, #9
 800a802:	d938      	bls.n	800a876 <_strtod_l+0x33e>
 800a804:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a806:	1a7f      	subs	r7, r7, r1
 800a808:	2f08      	cmp	r7, #8
 800a80a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a80e:	dc03      	bgt.n	800a818 <_strtod_l+0x2e0>
 800a810:	9908      	ldr	r1, [sp, #32]
 800a812:	428f      	cmp	r7, r1
 800a814:	bfa8      	it	ge
 800a816:	460f      	movge	r7, r1
 800a818:	f1bc 0f00 	cmp.w	ip, #0
 800a81c:	d000      	beq.n	800a820 <_strtod_l+0x2e8>
 800a81e:	427f      	negs	r7, r7
 800a820:	2e00      	cmp	r6, #0
 800a822:	d14f      	bne.n	800a8c4 <_strtod_l+0x38c>
 800a824:	9904      	ldr	r1, [sp, #16]
 800a826:	4301      	orrs	r1, r0
 800a828:	f47f aec1 	bne.w	800a5ae <_strtod_l+0x76>
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	f47f aedb 	bne.w	800a5e8 <_strtod_l+0xb0>
 800a832:	2a69      	cmp	r2, #105	; 0x69
 800a834:	d029      	beq.n	800a88a <_strtod_l+0x352>
 800a836:	dc26      	bgt.n	800a886 <_strtod_l+0x34e>
 800a838:	2a49      	cmp	r2, #73	; 0x49
 800a83a:	d026      	beq.n	800a88a <_strtod_l+0x352>
 800a83c:	2a4e      	cmp	r2, #78	; 0x4e
 800a83e:	f47f aed3 	bne.w	800a5e8 <_strtod_l+0xb0>
 800a842:	499b      	ldr	r1, [pc, #620]	; (800aab0 <_strtod_l+0x578>)
 800a844:	a815      	add	r0, sp, #84	; 0x54
 800a846:	f001 ff73 	bl	800c730 <__match>
 800a84a:	2800      	cmp	r0, #0
 800a84c:	f43f aecc 	beq.w	800a5e8 <_strtod_l+0xb0>
 800a850:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a852:	781b      	ldrb	r3, [r3, #0]
 800a854:	2b28      	cmp	r3, #40	; 0x28
 800a856:	d12f      	bne.n	800a8b8 <_strtod_l+0x380>
 800a858:	4996      	ldr	r1, [pc, #600]	; (800aab4 <_strtod_l+0x57c>)
 800a85a:	aa18      	add	r2, sp, #96	; 0x60
 800a85c:	a815      	add	r0, sp, #84	; 0x54
 800a85e:	f001 ff7b 	bl	800c758 <__hexnan>
 800a862:	2805      	cmp	r0, #5
 800a864:	d128      	bne.n	800a8b8 <_strtod_l+0x380>
 800a866:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a868:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a86c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a870:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a874:	e69b      	b.n	800a5ae <_strtod_l+0x76>
 800a876:	9f08      	ldr	r7, [sp, #32]
 800a878:	210a      	movs	r1, #10
 800a87a:	fb01 2107 	mla	r1, r1, r7, r2
 800a87e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a882:	9208      	str	r2, [sp, #32]
 800a884:	e7b5      	b.n	800a7f2 <_strtod_l+0x2ba>
 800a886:	2a6e      	cmp	r2, #110	; 0x6e
 800a888:	e7d9      	b.n	800a83e <_strtod_l+0x306>
 800a88a:	498b      	ldr	r1, [pc, #556]	; (800aab8 <_strtod_l+0x580>)
 800a88c:	a815      	add	r0, sp, #84	; 0x54
 800a88e:	f001 ff4f 	bl	800c730 <__match>
 800a892:	2800      	cmp	r0, #0
 800a894:	f43f aea8 	beq.w	800a5e8 <_strtod_l+0xb0>
 800a898:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a89a:	4988      	ldr	r1, [pc, #544]	; (800aabc <_strtod_l+0x584>)
 800a89c:	3b01      	subs	r3, #1
 800a89e:	a815      	add	r0, sp, #84	; 0x54
 800a8a0:	9315      	str	r3, [sp, #84]	; 0x54
 800a8a2:	f001 ff45 	bl	800c730 <__match>
 800a8a6:	b910      	cbnz	r0, 800a8ae <_strtod_l+0x376>
 800a8a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	9315      	str	r3, [sp, #84]	; 0x54
 800a8ae:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800aacc <_strtod_l+0x594>
 800a8b2:	f04f 0800 	mov.w	r8, #0
 800a8b6:	e67a      	b.n	800a5ae <_strtod_l+0x76>
 800a8b8:	4881      	ldr	r0, [pc, #516]	; (800aac0 <_strtod_l+0x588>)
 800a8ba:	f001 fc55 	bl	800c168 <nan>
 800a8be:	ec59 8b10 	vmov	r8, r9, d0
 800a8c2:	e674      	b.n	800a5ae <_strtod_l+0x76>
 800a8c4:	9b05      	ldr	r3, [sp, #20]
 800a8c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8c8:	1afb      	subs	r3, r7, r3
 800a8ca:	f1bb 0f00 	cmp.w	fp, #0
 800a8ce:	bf08      	it	eq
 800a8d0:	46b3      	moveq	fp, r6
 800a8d2:	2e10      	cmp	r6, #16
 800a8d4:	9308      	str	r3, [sp, #32]
 800a8d6:	4635      	mov	r5, r6
 800a8d8:	bfa8      	it	ge
 800a8da:	2510      	movge	r5, #16
 800a8dc:	f7f5 fe32 	bl	8000544 <__aeabi_ui2d>
 800a8e0:	2e09      	cmp	r6, #9
 800a8e2:	4680      	mov	r8, r0
 800a8e4:	4689      	mov	r9, r1
 800a8e6:	dd13      	ble.n	800a910 <_strtod_l+0x3d8>
 800a8e8:	4b76      	ldr	r3, [pc, #472]	; (800aac4 <_strtod_l+0x58c>)
 800a8ea:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a8ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a8f2:	f7f5 fea1 	bl	8000638 <__aeabi_dmul>
 800a8f6:	4680      	mov	r8, r0
 800a8f8:	4650      	mov	r0, sl
 800a8fa:	4689      	mov	r9, r1
 800a8fc:	f7f5 fe22 	bl	8000544 <__aeabi_ui2d>
 800a900:	4602      	mov	r2, r0
 800a902:	460b      	mov	r3, r1
 800a904:	4640      	mov	r0, r8
 800a906:	4649      	mov	r1, r9
 800a908:	f7f5 fce0 	bl	80002cc <__adddf3>
 800a90c:	4680      	mov	r8, r0
 800a90e:	4689      	mov	r9, r1
 800a910:	2e0f      	cmp	r6, #15
 800a912:	dc38      	bgt.n	800a986 <_strtod_l+0x44e>
 800a914:	9b08      	ldr	r3, [sp, #32]
 800a916:	2b00      	cmp	r3, #0
 800a918:	f43f ae49 	beq.w	800a5ae <_strtod_l+0x76>
 800a91c:	dd24      	ble.n	800a968 <_strtod_l+0x430>
 800a91e:	2b16      	cmp	r3, #22
 800a920:	dc0b      	bgt.n	800a93a <_strtod_l+0x402>
 800a922:	4968      	ldr	r1, [pc, #416]	; (800aac4 <_strtod_l+0x58c>)
 800a924:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a928:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a92c:	4642      	mov	r2, r8
 800a92e:	464b      	mov	r3, r9
 800a930:	f7f5 fe82 	bl	8000638 <__aeabi_dmul>
 800a934:	4680      	mov	r8, r0
 800a936:	4689      	mov	r9, r1
 800a938:	e639      	b.n	800a5ae <_strtod_l+0x76>
 800a93a:	9a08      	ldr	r2, [sp, #32]
 800a93c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800a940:	4293      	cmp	r3, r2
 800a942:	db20      	blt.n	800a986 <_strtod_l+0x44e>
 800a944:	4c5f      	ldr	r4, [pc, #380]	; (800aac4 <_strtod_l+0x58c>)
 800a946:	f1c6 060f 	rsb	r6, r6, #15
 800a94a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800a94e:	4642      	mov	r2, r8
 800a950:	464b      	mov	r3, r9
 800a952:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a956:	f7f5 fe6f 	bl	8000638 <__aeabi_dmul>
 800a95a:	9b08      	ldr	r3, [sp, #32]
 800a95c:	1b9e      	subs	r6, r3, r6
 800a95e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800a962:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a966:	e7e3      	b.n	800a930 <_strtod_l+0x3f8>
 800a968:	9b08      	ldr	r3, [sp, #32]
 800a96a:	3316      	adds	r3, #22
 800a96c:	db0b      	blt.n	800a986 <_strtod_l+0x44e>
 800a96e:	9b05      	ldr	r3, [sp, #20]
 800a970:	1bdf      	subs	r7, r3, r7
 800a972:	4b54      	ldr	r3, [pc, #336]	; (800aac4 <_strtod_l+0x58c>)
 800a974:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a978:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a97c:	4640      	mov	r0, r8
 800a97e:	4649      	mov	r1, r9
 800a980:	f7f5 ff84 	bl	800088c <__aeabi_ddiv>
 800a984:	e7d6      	b.n	800a934 <_strtod_l+0x3fc>
 800a986:	9b08      	ldr	r3, [sp, #32]
 800a988:	1b75      	subs	r5, r6, r5
 800a98a:	441d      	add	r5, r3
 800a98c:	2d00      	cmp	r5, #0
 800a98e:	dd70      	ble.n	800aa72 <_strtod_l+0x53a>
 800a990:	f015 030f 	ands.w	r3, r5, #15
 800a994:	d00a      	beq.n	800a9ac <_strtod_l+0x474>
 800a996:	494b      	ldr	r1, [pc, #300]	; (800aac4 <_strtod_l+0x58c>)
 800a998:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a99c:	4642      	mov	r2, r8
 800a99e:	464b      	mov	r3, r9
 800a9a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9a4:	f7f5 fe48 	bl	8000638 <__aeabi_dmul>
 800a9a8:	4680      	mov	r8, r0
 800a9aa:	4689      	mov	r9, r1
 800a9ac:	f035 050f 	bics.w	r5, r5, #15
 800a9b0:	d04d      	beq.n	800aa4e <_strtod_l+0x516>
 800a9b2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800a9b6:	dd22      	ble.n	800a9fe <_strtod_l+0x4c6>
 800a9b8:	2500      	movs	r5, #0
 800a9ba:	46ab      	mov	fp, r5
 800a9bc:	9509      	str	r5, [sp, #36]	; 0x24
 800a9be:	9505      	str	r5, [sp, #20]
 800a9c0:	2322      	movs	r3, #34	; 0x22
 800a9c2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800aacc <_strtod_l+0x594>
 800a9c6:	6023      	str	r3, [r4, #0]
 800a9c8:	f04f 0800 	mov.w	r8, #0
 800a9cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	f43f aded 	beq.w	800a5ae <_strtod_l+0x76>
 800a9d4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	f7ff f924 	bl	8009c24 <_Bfree>
 800a9dc:	9905      	ldr	r1, [sp, #20]
 800a9de:	4620      	mov	r0, r4
 800a9e0:	f7ff f920 	bl	8009c24 <_Bfree>
 800a9e4:	4659      	mov	r1, fp
 800a9e6:	4620      	mov	r0, r4
 800a9e8:	f7ff f91c 	bl	8009c24 <_Bfree>
 800a9ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a9ee:	4620      	mov	r0, r4
 800a9f0:	f7ff f918 	bl	8009c24 <_Bfree>
 800a9f4:	4629      	mov	r1, r5
 800a9f6:	4620      	mov	r0, r4
 800a9f8:	f7ff f914 	bl	8009c24 <_Bfree>
 800a9fc:	e5d7      	b.n	800a5ae <_strtod_l+0x76>
 800a9fe:	4b32      	ldr	r3, [pc, #200]	; (800aac8 <_strtod_l+0x590>)
 800aa00:	9304      	str	r3, [sp, #16]
 800aa02:	2300      	movs	r3, #0
 800aa04:	112d      	asrs	r5, r5, #4
 800aa06:	4640      	mov	r0, r8
 800aa08:	4649      	mov	r1, r9
 800aa0a:	469a      	mov	sl, r3
 800aa0c:	2d01      	cmp	r5, #1
 800aa0e:	dc21      	bgt.n	800aa54 <_strtod_l+0x51c>
 800aa10:	b10b      	cbz	r3, 800aa16 <_strtod_l+0x4de>
 800aa12:	4680      	mov	r8, r0
 800aa14:	4689      	mov	r9, r1
 800aa16:	492c      	ldr	r1, [pc, #176]	; (800aac8 <_strtod_l+0x590>)
 800aa18:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800aa1c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800aa20:	4642      	mov	r2, r8
 800aa22:	464b      	mov	r3, r9
 800aa24:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa28:	f7f5 fe06 	bl	8000638 <__aeabi_dmul>
 800aa2c:	4b27      	ldr	r3, [pc, #156]	; (800aacc <_strtod_l+0x594>)
 800aa2e:	460a      	mov	r2, r1
 800aa30:	400b      	ands	r3, r1
 800aa32:	4927      	ldr	r1, [pc, #156]	; (800aad0 <_strtod_l+0x598>)
 800aa34:	428b      	cmp	r3, r1
 800aa36:	4680      	mov	r8, r0
 800aa38:	d8be      	bhi.n	800a9b8 <_strtod_l+0x480>
 800aa3a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800aa3e:	428b      	cmp	r3, r1
 800aa40:	bf86      	itte	hi
 800aa42:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800aad4 <_strtod_l+0x59c>
 800aa46:	f04f 38ff 	movhi.w	r8, #4294967295
 800aa4a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800aa4e:	2300      	movs	r3, #0
 800aa50:	9304      	str	r3, [sp, #16]
 800aa52:	e07b      	b.n	800ab4c <_strtod_l+0x614>
 800aa54:	07ea      	lsls	r2, r5, #31
 800aa56:	d505      	bpl.n	800aa64 <_strtod_l+0x52c>
 800aa58:	9b04      	ldr	r3, [sp, #16]
 800aa5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa5e:	f7f5 fdeb 	bl	8000638 <__aeabi_dmul>
 800aa62:	2301      	movs	r3, #1
 800aa64:	9a04      	ldr	r2, [sp, #16]
 800aa66:	3208      	adds	r2, #8
 800aa68:	f10a 0a01 	add.w	sl, sl, #1
 800aa6c:	106d      	asrs	r5, r5, #1
 800aa6e:	9204      	str	r2, [sp, #16]
 800aa70:	e7cc      	b.n	800aa0c <_strtod_l+0x4d4>
 800aa72:	d0ec      	beq.n	800aa4e <_strtod_l+0x516>
 800aa74:	426d      	negs	r5, r5
 800aa76:	f015 020f 	ands.w	r2, r5, #15
 800aa7a:	d00a      	beq.n	800aa92 <_strtod_l+0x55a>
 800aa7c:	4b11      	ldr	r3, [pc, #68]	; (800aac4 <_strtod_l+0x58c>)
 800aa7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa82:	4640      	mov	r0, r8
 800aa84:	4649      	mov	r1, r9
 800aa86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa8a:	f7f5 feff 	bl	800088c <__aeabi_ddiv>
 800aa8e:	4680      	mov	r8, r0
 800aa90:	4689      	mov	r9, r1
 800aa92:	112d      	asrs	r5, r5, #4
 800aa94:	d0db      	beq.n	800aa4e <_strtod_l+0x516>
 800aa96:	2d1f      	cmp	r5, #31
 800aa98:	dd1e      	ble.n	800aad8 <_strtod_l+0x5a0>
 800aa9a:	2500      	movs	r5, #0
 800aa9c:	46ab      	mov	fp, r5
 800aa9e:	9509      	str	r5, [sp, #36]	; 0x24
 800aaa0:	9505      	str	r5, [sp, #20]
 800aaa2:	2322      	movs	r3, #34	; 0x22
 800aaa4:	f04f 0800 	mov.w	r8, #0
 800aaa8:	f04f 0900 	mov.w	r9, #0
 800aaac:	6023      	str	r3, [r4, #0]
 800aaae:	e78d      	b.n	800a9cc <_strtod_l+0x494>
 800aab0:	0800cca9 	.word	0x0800cca9
 800aab4:	0800ced4 	.word	0x0800ced4
 800aab8:	0800cca1 	.word	0x0800cca1
 800aabc:	0800ccd6 	.word	0x0800ccd6
 800aac0:	0800d080 	.word	0x0800d080
 800aac4:	0800cde8 	.word	0x0800cde8
 800aac8:	0800cdc0 	.word	0x0800cdc0
 800aacc:	7ff00000 	.word	0x7ff00000
 800aad0:	7ca00000 	.word	0x7ca00000
 800aad4:	7fefffff 	.word	0x7fefffff
 800aad8:	f015 0310 	ands.w	r3, r5, #16
 800aadc:	bf18      	it	ne
 800aade:	236a      	movne	r3, #106	; 0x6a
 800aae0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800ae84 <_strtod_l+0x94c>
 800aae4:	9304      	str	r3, [sp, #16]
 800aae6:	4640      	mov	r0, r8
 800aae8:	4649      	mov	r1, r9
 800aaea:	2300      	movs	r3, #0
 800aaec:	07ea      	lsls	r2, r5, #31
 800aaee:	d504      	bpl.n	800aafa <_strtod_l+0x5c2>
 800aaf0:	e9da 2300 	ldrd	r2, r3, [sl]
 800aaf4:	f7f5 fda0 	bl	8000638 <__aeabi_dmul>
 800aaf8:	2301      	movs	r3, #1
 800aafa:	106d      	asrs	r5, r5, #1
 800aafc:	f10a 0a08 	add.w	sl, sl, #8
 800ab00:	d1f4      	bne.n	800aaec <_strtod_l+0x5b4>
 800ab02:	b10b      	cbz	r3, 800ab08 <_strtod_l+0x5d0>
 800ab04:	4680      	mov	r8, r0
 800ab06:	4689      	mov	r9, r1
 800ab08:	9b04      	ldr	r3, [sp, #16]
 800ab0a:	b1bb      	cbz	r3, 800ab3c <_strtod_l+0x604>
 800ab0c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800ab10:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	4649      	mov	r1, r9
 800ab18:	dd10      	ble.n	800ab3c <_strtod_l+0x604>
 800ab1a:	2b1f      	cmp	r3, #31
 800ab1c:	f340 811e 	ble.w	800ad5c <_strtod_l+0x824>
 800ab20:	2b34      	cmp	r3, #52	; 0x34
 800ab22:	bfde      	ittt	le
 800ab24:	f04f 33ff 	movle.w	r3, #4294967295
 800ab28:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ab2c:	4093      	lslle	r3, r2
 800ab2e:	f04f 0800 	mov.w	r8, #0
 800ab32:	bfcc      	ite	gt
 800ab34:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800ab38:	ea03 0901 	andle.w	r9, r3, r1
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	2300      	movs	r3, #0
 800ab40:	4640      	mov	r0, r8
 800ab42:	4649      	mov	r1, r9
 800ab44:	f7f5 ffe0 	bl	8000b08 <__aeabi_dcmpeq>
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d1a6      	bne.n	800aa9a <_strtod_l+0x562>
 800ab4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab4e:	9300      	str	r3, [sp, #0]
 800ab50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab52:	4633      	mov	r3, r6
 800ab54:	465a      	mov	r2, fp
 800ab56:	4620      	mov	r0, r4
 800ab58:	f7ff f8cc 	bl	8009cf4 <__s2b>
 800ab5c:	9009      	str	r0, [sp, #36]	; 0x24
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	f43f af2a 	beq.w	800a9b8 <_strtod_l+0x480>
 800ab64:	9a08      	ldr	r2, [sp, #32]
 800ab66:	9b05      	ldr	r3, [sp, #20]
 800ab68:	2a00      	cmp	r2, #0
 800ab6a:	eba3 0307 	sub.w	r3, r3, r7
 800ab6e:	bfa8      	it	ge
 800ab70:	2300      	movge	r3, #0
 800ab72:	930c      	str	r3, [sp, #48]	; 0x30
 800ab74:	2500      	movs	r5, #0
 800ab76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ab7a:	9312      	str	r3, [sp, #72]	; 0x48
 800ab7c:	46ab      	mov	fp, r5
 800ab7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab80:	4620      	mov	r0, r4
 800ab82:	6859      	ldr	r1, [r3, #4]
 800ab84:	f7ff f80e 	bl	8009ba4 <_Balloc>
 800ab88:	9005      	str	r0, [sp, #20]
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	f43f af18 	beq.w	800a9c0 <_strtod_l+0x488>
 800ab90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab92:	691a      	ldr	r2, [r3, #16]
 800ab94:	3202      	adds	r2, #2
 800ab96:	f103 010c 	add.w	r1, r3, #12
 800ab9a:	0092      	lsls	r2, r2, #2
 800ab9c:	300c      	adds	r0, #12
 800ab9e:	f7fe f873 	bl	8008c88 <memcpy>
 800aba2:	ec49 8b10 	vmov	d0, r8, r9
 800aba6:	aa18      	add	r2, sp, #96	; 0x60
 800aba8:	a917      	add	r1, sp, #92	; 0x5c
 800abaa:	4620      	mov	r0, r4
 800abac:	f7ff fbd6 	bl	800a35c <__d2b>
 800abb0:	ec49 8b18 	vmov	d8, r8, r9
 800abb4:	9016      	str	r0, [sp, #88]	; 0x58
 800abb6:	2800      	cmp	r0, #0
 800abb8:	f43f af02 	beq.w	800a9c0 <_strtod_l+0x488>
 800abbc:	2101      	movs	r1, #1
 800abbe:	4620      	mov	r0, r4
 800abc0:	f7ff f930 	bl	8009e24 <__i2b>
 800abc4:	4683      	mov	fp, r0
 800abc6:	2800      	cmp	r0, #0
 800abc8:	f43f aefa 	beq.w	800a9c0 <_strtod_l+0x488>
 800abcc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800abce:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800abd0:	2e00      	cmp	r6, #0
 800abd2:	bfab      	itete	ge
 800abd4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800abd6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800abd8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800abda:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800abde:	bfac      	ite	ge
 800abe0:	eb06 0a03 	addge.w	sl, r6, r3
 800abe4:	1b9f      	sublt	r7, r3, r6
 800abe6:	9b04      	ldr	r3, [sp, #16]
 800abe8:	1af6      	subs	r6, r6, r3
 800abea:	4416      	add	r6, r2
 800abec:	4ba0      	ldr	r3, [pc, #640]	; (800ae70 <_strtod_l+0x938>)
 800abee:	3e01      	subs	r6, #1
 800abf0:	429e      	cmp	r6, r3
 800abf2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800abf6:	f280 80c4 	bge.w	800ad82 <_strtod_l+0x84a>
 800abfa:	1b9b      	subs	r3, r3, r6
 800abfc:	2b1f      	cmp	r3, #31
 800abfe:	eba2 0203 	sub.w	r2, r2, r3
 800ac02:	f04f 0101 	mov.w	r1, #1
 800ac06:	f300 80b0 	bgt.w	800ad6a <_strtod_l+0x832>
 800ac0a:	fa01 f303 	lsl.w	r3, r1, r3
 800ac0e:	930e      	str	r3, [sp, #56]	; 0x38
 800ac10:	2300      	movs	r3, #0
 800ac12:	930d      	str	r3, [sp, #52]	; 0x34
 800ac14:	eb0a 0602 	add.w	r6, sl, r2
 800ac18:	9b04      	ldr	r3, [sp, #16]
 800ac1a:	45b2      	cmp	sl, r6
 800ac1c:	4417      	add	r7, r2
 800ac1e:	441f      	add	r7, r3
 800ac20:	4653      	mov	r3, sl
 800ac22:	bfa8      	it	ge
 800ac24:	4633      	movge	r3, r6
 800ac26:	42bb      	cmp	r3, r7
 800ac28:	bfa8      	it	ge
 800ac2a:	463b      	movge	r3, r7
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	bfc2      	ittt	gt
 800ac30:	1af6      	subgt	r6, r6, r3
 800ac32:	1aff      	subgt	r7, r7, r3
 800ac34:	ebaa 0a03 	subgt.w	sl, sl, r3
 800ac38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	dd17      	ble.n	800ac6e <_strtod_l+0x736>
 800ac3e:	4659      	mov	r1, fp
 800ac40:	461a      	mov	r2, r3
 800ac42:	4620      	mov	r0, r4
 800ac44:	f7ff f9ae 	bl	8009fa4 <__pow5mult>
 800ac48:	4683      	mov	fp, r0
 800ac4a:	2800      	cmp	r0, #0
 800ac4c:	f43f aeb8 	beq.w	800a9c0 <_strtod_l+0x488>
 800ac50:	4601      	mov	r1, r0
 800ac52:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ac54:	4620      	mov	r0, r4
 800ac56:	f7ff f8fb 	bl	8009e50 <__multiply>
 800ac5a:	900b      	str	r0, [sp, #44]	; 0x2c
 800ac5c:	2800      	cmp	r0, #0
 800ac5e:	f43f aeaf 	beq.w	800a9c0 <_strtod_l+0x488>
 800ac62:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ac64:	4620      	mov	r0, r4
 800ac66:	f7fe ffdd 	bl	8009c24 <_Bfree>
 800ac6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac6c:	9316      	str	r3, [sp, #88]	; 0x58
 800ac6e:	2e00      	cmp	r6, #0
 800ac70:	f300 808c 	bgt.w	800ad8c <_strtod_l+0x854>
 800ac74:	9b08      	ldr	r3, [sp, #32]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	dd08      	ble.n	800ac8c <_strtod_l+0x754>
 800ac7a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac7c:	9905      	ldr	r1, [sp, #20]
 800ac7e:	4620      	mov	r0, r4
 800ac80:	f7ff f990 	bl	8009fa4 <__pow5mult>
 800ac84:	9005      	str	r0, [sp, #20]
 800ac86:	2800      	cmp	r0, #0
 800ac88:	f43f ae9a 	beq.w	800a9c0 <_strtod_l+0x488>
 800ac8c:	2f00      	cmp	r7, #0
 800ac8e:	dd08      	ble.n	800aca2 <_strtod_l+0x76a>
 800ac90:	9905      	ldr	r1, [sp, #20]
 800ac92:	463a      	mov	r2, r7
 800ac94:	4620      	mov	r0, r4
 800ac96:	f7ff f9df 	bl	800a058 <__lshift>
 800ac9a:	9005      	str	r0, [sp, #20]
 800ac9c:	2800      	cmp	r0, #0
 800ac9e:	f43f ae8f 	beq.w	800a9c0 <_strtod_l+0x488>
 800aca2:	f1ba 0f00 	cmp.w	sl, #0
 800aca6:	dd08      	ble.n	800acba <_strtod_l+0x782>
 800aca8:	4659      	mov	r1, fp
 800acaa:	4652      	mov	r2, sl
 800acac:	4620      	mov	r0, r4
 800acae:	f7ff f9d3 	bl	800a058 <__lshift>
 800acb2:	4683      	mov	fp, r0
 800acb4:	2800      	cmp	r0, #0
 800acb6:	f43f ae83 	beq.w	800a9c0 <_strtod_l+0x488>
 800acba:	9a05      	ldr	r2, [sp, #20]
 800acbc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800acbe:	4620      	mov	r0, r4
 800acc0:	f7ff fa52 	bl	800a168 <__mdiff>
 800acc4:	4605      	mov	r5, r0
 800acc6:	2800      	cmp	r0, #0
 800acc8:	f43f ae7a 	beq.w	800a9c0 <_strtod_l+0x488>
 800accc:	68c3      	ldr	r3, [r0, #12]
 800acce:	930b      	str	r3, [sp, #44]	; 0x2c
 800acd0:	2300      	movs	r3, #0
 800acd2:	60c3      	str	r3, [r0, #12]
 800acd4:	4659      	mov	r1, fp
 800acd6:	f7ff fa2b 	bl	800a130 <__mcmp>
 800acda:	2800      	cmp	r0, #0
 800acdc:	da60      	bge.n	800ada0 <_strtod_l+0x868>
 800acde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ace0:	ea53 0308 	orrs.w	r3, r3, r8
 800ace4:	f040 8084 	bne.w	800adf0 <_strtod_l+0x8b8>
 800ace8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800acec:	2b00      	cmp	r3, #0
 800acee:	d17f      	bne.n	800adf0 <_strtod_l+0x8b8>
 800acf0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800acf4:	0d1b      	lsrs	r3, r3, #20
 800acf6:	051b      	lsls	r3, r3, #20
 800acf8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800acfc:	d978      	bls.n	800adf0 <_strtod_l+0x8b8>
 800acfe:	696b      	ldr	r3, [r5, #20]
 800ad00:	b913      	cbnz	r3, 800ad08 <_strtod_l+0x7d0>
 800ad02:	692b      	ldr	r3, [r5, #16]
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	dd73      	ble.n	800adf0 <_strtod_l+0x8b8>
 800ad08:	4629      	mov	r1, r5
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	f7ff f9a3 	bl	800a058 <__lshift>
 800ad12:	4659      	mov	r1, fp
 800ad14:	4605      	mov	r5, r0
 800ad16:	f7ff fa0b 	bl	800a130 <__mcmp>
 800ad1a:	2800      	cmp	r0, #0
 800ad1c:	dd68      	ble.n	800adf0 <_strtod_l+0x8b8>
 800ad1e:	9904      	ldr	r1, [sp, #16]
 800ad20:	4a54      	ldr	r2, [pc, #336]	; (800ae74 <_strtod_l+0x93c>)
 800ad22:	464b      	mov	r3, r9
 800ad24:	2900      	cmp	r1, #0
 800ad26:	f000 8084 	beq.w	800ae32 <_strtod_l+0x8fa>
 800ad2a:	ea02 0109 	and.w	r1, r2, r9
 800ad2e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ad32:	dc7e      	bgt.n	800ae32 <_strtod_l+0x8fa>
 800ad34:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ad38:	f77f aeb3 	ble.w	800aaa2 <_strtod_l+0x56a>
 800ad3c:	4b4e      	ldr	r3, [pc, #312]	; (800ae78 <_strtod_l+0x940>)
 800ad3e:	4640      	mov	r0, r8
 800ad40:	4649      	mov	r1, r9
 800ad42:	2200      	movs	r2, #0
 800ad44:	f7f5 fc78 	bl	8000638 <__aeabi_dmul>
 800ad48:	4b4a      	ldr	r3, [pc, #296]	; (800ae74 <_strtod_l+0x93c>)
 800ad4a:	400b      	ands	r3, r1
 800ad4c:	4680      	mov	r8, r0
 800ad4e:	4689      	mov	r9, r1
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	f47f ae3f 	bne.w	800a9d4 <_strtod_l+0x49c>
 800ad56:	2322      	movs	r3, #34	; 0x22
 800ad58:	6023      	str	r3, [r4, #0]
 800ad5a:	e63b      	b.n	800a9d4 <_strtod_l+0x49c>
 800ad5c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad60:	fa02 f303 	lsl.w	r3, r2, r3
 800ad64:	ea03 0808 	and.w	r8, r3, r8
 800ad68:	e6e8      	b.n	800ab3c <_strtod_l+0x604>
 800ad6a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800ad6e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800ad72:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800ad76:	36e2      	adds	r6, #226	; 0xe2
 800ad78:	fa01 f306 	lsl.w	r3, r1, r6
 800ad7c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800ad80:	e748      	b.n	800ac14 <_strtod_l+0x6dc>
 800ad82:	2100      	movs	r1, #0
 800ad84:	2301      	movs	r3, #1
 800ad86:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800ad8a:	e743      	b.n	800ac14 <_strtod_l+0x6dc>
 800ad8c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ad8e:	4632      	mov	r2, r6
 800ad90:	4620      	mov	r0, r4
 800ad92:	f7ff f961 	bl	800a058 <__lshift>
 800ad96:	9016      	str	r0, [sp, #88]	; 0x58
 800ad98:	2800      	cmp	r0, #0
 800ad9a:	f47f af6b 	bne.w	800ac74 <_strtod_l+0x73c>
 800ad9e:	e60f      	b.n	800a9c0 <_strtod_l+0x488>
 800ada0:	46ca      	mov	sl, r9
 800ada2:	d171      	bne.n	800ae88 <_strtod_l+0x950>
 800ada4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ada6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800adaa:	b352      	cbz	r2, 800ae02 <_strtod_l+0x8ca>
 800adac:	4a33      	ldr	r2, [pc, #204]	; (800ae7c <_strtod_l+0x944>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d12a      	bne.n	800ae08 <_strtod_l+0x8d0>
 800adb2:	9b04      	ldr	r3, [sp, #16]
 800adb4:	4641      	mov	r1, r8
 800adb6:	b1fb      	cbz	r3, 800adf8 <_strtod_l+0x8c0>
 800adb8:	4b2e      	ldr	r3, [pc, #184]	; (800ae74 <_strtod_l+0x93c>)
 800adba:	ea09 0303 	and.w	r3, r9, r3
 800adbe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800adc2:	f04f 32ff 	mov.w	r2, #4294967295
 800adc6:	d81a      	bhi.n	800adfe <_strtod_l+0x8c6>
 800adc8:	0d1b      	lsrs	r3, r3, #20
 800adca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800adce:	fa02 f303 	lsl.w	r3, r2, r3
 800add2:	4299      	cmp	r1, r3
 800add4:	d118      	bne.n	800ae08 <_strtod_l+0x8d0>
 800add6:	4b2a      	ldr	r3, [pc, #168]	; (800ae80 <_strtod_l+0x948>)
 800add8:	459a      	cmp	sl, r3
 800adda:	d102      	bne.n	800ade2 <_strtod_l+0x8aa>
 800addc:	3101      	adds	r1, #1
 800adde:	f43f adef 	beq.w	800a9c0 <_strtod_l+0x488>
 800ade2:	4b24      	ldr	r3, [pc, #144]	; (800ae74 <_strtod_l+0x93c>)
 800ade4:	ea0a 0303 	and.w	r3, sl, r3
 800ade8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800adec:	f04f 0800 	mov.w	r8, #0
 800adf0:	9b04      	ldr	r3, [sp, #16]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d1a2      	bne.n	800ad3c <_strtod_l+0x804>
 800adf6:	e5ed      	b.n	800a9d4 <_strtod_l+0x49c>
 800adf8:	f04f 33ff 	mov.w	r3, #4294967295
 800adfc:	e7e9      	b.n	800add2 <_strtod_l+0x89a>
 800adfe:	4613      	mov	r3, r2
 800ae00:	e7e7      	b.n	800add2 <_strtod_l+0x89a>
 800ae02:	ea53 0308 	orrs.w	r3, r3, r8
 800ae06:	d08a      	beq.n	800ad1e <_strtod_l+0x7e6>
 800ae08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae0a:	b1e3      	cbz	r3, 800ae46 <_strtod_l+0x90e>
 800ae0c:	ea13 0f0a 	tst.w	r3, sl
 800ae10:	d0ee      	beq.n	800adf0 <_strtod_l+0x8b8>
 800ae12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae14:	9a04      	ldr	r2, [sp, #16]
 800ae16:	4640      	mov	r0, r8
 800ae18:	4649      	mov	r1, r9
 800ae1a:	b1c3      	cbz	r3, 800ae4e <_strtod_l+0x916>
 800ae1c:	f7ff fb6f 	bl	800a4fe <sulp>
 800ae20:	4602      	mov	r2, r0
 800ae22:	460b      	mov	r3, r1
 800ae24:	ec51 0b18 	vmov	r0, r1, d8
 800ae28:	f7f5 fa50 	bl	80002cc <__adddf3>
 800ae2c:	4680      	mov	r8, r0
 800ae2e:	4689      	mov	r9, r1
 800ae30:	e7de      	b.n	800adf0 <_strtod_l+0x8b8>
 800ae32:	4013      	ands	r3, r2
 800ae34:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ae38:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800ae3c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800ae40:	f04f 38ff 	mov.w	r8, #4294967295
 800ae44:	e7d4      	b.n	800adf0 <_strtod_l+0x8b8>
 800ae46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae48:	ea13 0f08 	tst.w	r3, r8
 800ae4c:	e7e0      	b.n	800ae10 <_strtod_l+0x8d8>
 800ae4e:	f7ff fb56 	bl	800a4fe <sulp>
 800ae52:	4602      	mov	r2, r0
 800ae54:	460b      	mov	r3, r1
 800ae56:	ec51 0b18 	vmov	r0, r1, d8
 800ae5a:	f7f5 fa35 	bl	80002c8 <__aeabi_dsub>
 800ae5e:	2200      	movs	r2, #0
 800ae60:	2300      	movs	r3, #0
 800ae62:	4680      	mov	r8, r0
 800ae64:	4689      	mov	r9, r1
 800ae66:	f7f5 fe4f 	bl	8000b08 <__aeabi_dcmpeq>
 800ae6a:	2800      	cmp	r0, #0
 800ae6c:	d0c0      	beq.n	800adf0 <_strtod_l+0x8b8>
 800ae6e:	e618      	b.n	800aaa2 <_strtod_l+0x56a>
 800ae70:	fffffc02 	.word	0xfffffc02
 800ae74:	7ff00000 	.word	0x7ff00000
 800ae78:	39500000 	.word	0x39500000
 800ae7c:	000fffff 	.word	0x000fffff
 800ae80:	7fefffff 	.word	0x7fefffff
 800ae84:	0800cee8 	.word	0x0800cee8
 800ae88:	4659      	mov	r1, fp
 800ae8a:	4628      	mov	r0, r5
 800ae8c:	f7ff fac0 	bl	800a410 <__ratio>
 800ae90:	ec57 6b10 	vmov	r6, r7, d0
 800ae94:	ee10 0a10 	vmov	r0, s0
 800ae98:	2200      	movs	r2, #0
 800ae9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ae9e:	4639      	mov	r1, r7
 800aea0:	f7f5 fe46 	bl	8000b30 <__aeabi_dcmple>
 800aea4:	2800      	cmp	r0, #0
 800aea6:	d071      	beq.n	800af8c <_strtod_l+0xa54>
 800aea8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d17c      	bne.n	800afa8 <_strtod_l+0xa70>
 800aeae:	f1b8 0f00 	cmp.w	r8, #0
 800aeb2:	d15a      	bne.n	800af6a <_strtod_l+0xa32>
 800aeb4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d15d      	bne.n	800af78 <_strtod_l+0xa40>
 800aebc:	4b90      	ldr	r3, [pc, #576]	; (800b100 <_strtod_l+0xbc8>)
 800aebe:	2200      	movs	r2, #0
 800aec0:	4630      	mov	r0, r6
 800aec2:	4639      	mov	r1, r7
 800aec4:	f7f5 fe2a 	bl	8000b1c <__aeabi_dcmplt>
 800aec8:	2800      	cmp	r0, #0
 800aeca:	d15c      	bne.n	800af86 <_strtod_l+0xa4e>
 800aecc:	4630      	mov	r0, r6
 800aece:	4639      	mov	r1, r7
 800aed0:	4b8c      	ldr	r3, [pc, #560]	; (800b104 <_strtod_l+0xbcc>)
 800aed2:	2200      	movs	r2, #0
 800aed4:	f7f5 fbb0 	bl	8000638 <__aeabi_dmul>
 800aed8:	4606      	mov	r6, r0
 800aeda:	460f      	mov	r7, r1
 800aedc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800aee0:	9606      	str	r6, [sp, #24]
 800aee2:	9307      	str	r3, [sp, #28]
 800aee4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aee8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800aeec:	4b86      	ldr	r3, [pc, #536]	; (800b108 <_strtod_l+0xbd0>)
 800aeee:	ea0a 0303 	and.w	r3, sl, r3
 800aef2:	930d      	str	r3, [sp, #52]	; 0x34
 800aef4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aef6:	4b85      	ldr	r3, [pc, #532]	; (800b10c <_strtod_l+0xbd4>)
 800aef8:	429a      	cmp	r2, r3
 800aefa:	f040 8090 	bne.w	800b01e <_strtod_l+0xae6>
 800aefe:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800af02:	ec49 8b10 	vmov	d0, r8, r9
 800af06:	f7ff f9b9 	bl	800a27c <__ulp>
 800af0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af0e:	ec51 0b10 	vmov	r0, r1, d0
 800af12:	f7f5 fb91 	bl	8000638 <__aeabi_dmul>
 800af16:	4642      	mov	r2, r8
 800af18:	464b      	mov	r3, r9
 800af1a:	f7f5 f9d7 	bl	80002cc <__adddf3>
 800af1e:	460b      	mov	r3, r1
 800af20:	4979      	ldr	r1, [pc, #484]	; (800b108 <_strtod_l+0xbd0>)
 800af22:	4a7b      	ldr	r2, [pc, #492]	; (800b110 <_strtod_l+0xbd8>)
 800af24:	4019      	ands	r1, r3
 800af26:	4291      	cmp	r1, r2
 800af28:	4680      	mov	r8, r0
 800af2a:	d944      	bls.n	800afb6 <_strtod_l+0xa7e>
 800af2c:	ee18 2a90 	vmov	r2, s17
 800af30:	4b78      	ldr	r3, [pc, #480]	; (800b114 <_strtod_l+0xbdc>)
 800af32:	429a      	cmp	r2, r3
 800af34:	d104      	bne.n	800af40 <_strtod_l+0xa08>
 800af36:	ee18 3a10 	vmov	r3, s16
 800af3a:	3301      	adds	r3, #1
 800af3c:	f43f ad40 	beq.w	800a9c0 <_strtod_l+0x488>
 800af40:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800b114 <_strtod_l+0xbdc>
 800af44:	f04f 38ff 	mov.w	r8, #4294967295
 800af48:	9916      	ldr	r1, [sp, #88]	; 0x58
 800af4a:	4620      	mov	r0, r4
 800af4c:	f7fe fe6a 	bl	8009c24 <_Bfree>
 800af50:	9905      	ldr	r1, [sp, #20]
 800af52:	4620      	mov	r0, r4
 800af54:	f7fe fe66 	bl	8009c24 <_Bfree>
 800af58:	4659      	mov	r1, fp
 800af5a:	4620      	mov	r0, r4
 800af5c:	f7fe fe62 	bl	8009c24 <_Bfree>
 800af60:	4629      	mov	r1, r5
 800af62:	4620      	mov	r0, r4
 800af64:	f7fe fe5e 	bl	8009c24 <_Bfree>
 800af68:	e609      	b.n	800ab7e <_strtod_l+0x646>
 800af6a:	f1b8 0f01 	cmp.w	r8, #1
 800af6e:	d103      	bne.n	800af78 <_strtod_l+0xa40>
 800af70:	f1b9 0f00 	cmp.w	r9, #0
 800af74:	f43f ad95 	beq.w	800aaa2 <_strtod_l+0x56a>
 800af78:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800b0d0 <_strtod_l+0xb98>
 800af7c:	4f60      	ldr	r7, [pc, #384]	; (800b100 <_strtod_l+0xbc8>)
 800af7e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800af82:	2600      	movs	r6, #0
 800af84:	e7ae      	b.n	800aee4 <_strtod_l+0x9ac>
 800af86:	4f5f      	ldr	r7, [pc, #380]	; (800b104 <_strtod_l+0xbcc>)
 800af88:	2600      	movs	r6, #0
 800af8a:	e7a7      	b.n	800aedc <_strtod_l+0x9a4>
 800af8c:	4b5d      	ldr	r3, [pc, #372]	; (800b104 <_strtod_l+0xbcc>)
 800af8e:	4630      	mov	r0, r6
 800af90:	4639      	mov	r1, r7
 800af92:	2200      	movs	r2, #0
 800af94:	f7f5 fb50 	bl	8000638 <__aeabi_dmul>
 800af98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af9a:	4606      	mov	r6, r0
 800af9c:	460f      	mov	r7, r1
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d09c      	beq.n	800aedc <_strtod_l+0x9a4>
 800afa2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800afa6:	e79d      	b.n	800aee4 <_strtod_l+0x9ac>
 800afa8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800b0d8 <_strtod_l+0xba0>
 800afac:	ed8d 7b06 	vstr	d7, [sp, #24]
 800afb0:	ec57 6b17 	vmov	r6, r7, d7
 800afb4:	e796      	b.n	800aee4 <_strtod_l+0x9ac>
 800afb6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800afba:	9b04      	ldr	r3, [sp, #16]
 800afbc:	46ca      	mov	sl, r9
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d1c2      	bne.n	800af48 <_strtod_l+0xa10>
 800afc2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800afc6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800afc8:	0d1b      	lsrs	r3, r3, #20
 800afca:	051b      	lsls	r3, r3, #20
 800afcc:	429a      	cmp	r2, r3
 800afce:	d1bb      	bne.n	800af48 <_strtod_l+0xa10>
 800afd0:	4630      	mov	r0, r6
 800afd2:	4639      	mov	r1, r7
 800afd4:	f7f5 fe90 	bl	8000cf8 <__aeabi_d2lz>
 800afd8:	f7f5 fb00 	bl	80005dc <__aeabi_l2d>
 800afdc:	4602      	mov	r2, r0
 800afde:	460b      	mov	r3, r1
 800afe0:	4630      	mov	r0, r6
 800afe2:	4639      	mov	r1, r7
 800afe4:	f7f5 f970 	bl	80002c8 <__aeabi_dsub>
 800afe8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800afea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800afee:	ea43 0308 	orr.w	r3, r3, r8
 800aff2:	4313      	orrs	r3, r2
 800aff4:	4606      	mov	r6, r0
 800aff6:	460f      	mov	r7, r1
 800aff8:	d054      	beq.n	800b0a4 <_strtod_l+0xb6c>
 800affa:	a339      	add	r3, pc, #228	; (adr r3, 800b0e0 <_strtod_l+0xba8>)
 800affc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b000:	f7f5 fd8c 	bl	8000b1c <__aeabi_dcmplt>
 800b004:	2800      	cmp	r0, #0
 800b006:	f47f ace5 	bne.w	800a9d4 <_strtod_l+0x49c>
 800b00a:	a337      	add	r3, pc, #220	; (adr r3, 800b0e8 <_strtod_l+0xbb0>)
 800b00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b010:	4630      	mov	r0, r6
 800b012:	4639      	mov	r1, r7
 800b014:	f7f5 fda0 	bl	8000b58 <__aeabi_dcmpgt>
 800b018:	2800      	cmp	r0, #0
 800b01a:	d095      	beq.n	800af48 <_strtod_l+0xa10>
 800b01c:	e4da      	b.n	800a9d4 <_strtod_l+0x49c>
 800b01e:	9b04      	ldr	r3, [sp, #16]
 800b020:	b333      	cbz	r3, 800b070 <_strtod_l+0xb38>
 800b022:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b024:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b028:	d822      	bhi.n	800b070 <_strtod_l+0xb38>
 800b02a:	a331      	add	r3, pc, #196	; (adr r3, 800b0f0 <_strtod_l+0xbb8>)
 800b02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b030:	4630      	mov	r0, r6
 800b032:	4639      	mov	r1, r7
 800b034:	f7f5 fd7c 	bl	8000b30 <__aeabi_dcmple>
 800b038:	b1a0      	cbz	r0, 800b064 <_strtod_l+0xb2c>
 800b03a:	4639      	mov	r1, r7
 800b03c:	4630      	mov	r0, r6
 800b03e:	f7f5 fdd3 	bl	8000be8 <__aeabi_d2uiz>
 800b042:	2801      	cmp	r0, #1
 800b044:	bf38      	it	cc
 800b046:	2001      	movcc	r0, #1
 800b048:	f7f5 fa7c 	bl	8000544 <__aeabi_ui2d>
 800b04c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b04e:	4606      	mov	r6, r0
 800b050:	460f      	mov	r7, r1
 800b052:	bb23      	cbnz	r3, 800b09e <_strtod_l+0xb66>
 800b054:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b058:	9010      	str	r0, [sp, #64]	; 0x40
 800b05a:	9311      	str	r3, [sp, #68]	; 0x44
 800b05c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b060:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b064:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b066:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b068:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b06c:	1a9b      	subs	r3, r3, r2
 800b06e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b070:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b074:	eeb0 0a48 	vmov.f32	s0, s16
 800b078:	eef0 0a68 	vmov.f32	s1, s17
 800b07c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b080:	f7ff f8fc 	bl	800a27c <__ulp>
 800b084:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b088:	ec53 2b10 	vmov	r2, r3, d0
 800b08c:	f7f5 fad4 	bl	8000638 <__aeabi_dmul>
 800b090:	ec53 2b18 	vmov	r2, r3, d8
 800b094:	f7f5 f91a 	bl	80002cc <__adddf3>
 800b098:	4680      	mov	r8, r0
 800b09a:	4689      	mov	r9, r1
 800b09c:	e78d      	b.n	800afba <_strtod_l+0xa82>
 800b09e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b0a2:	e7db      	b.n	800b05c <_strtod_l+0xb24>
 800b0a4:	a314      	add	r3, pc, #80	; (adr r3, 800b0f8 <_strtod_l+0xbc0>)
 800b0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0aa:	f7f5 fd37 	bl	8000b1c <__aeabi_dcmplt>
 800b0ae:	e7b3      	b.n	800b018 <_strtod_l+0xae0>
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	930a      	str	r3, [sp, #40]	; 0x28
 800b0b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b0b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b0b8:	6013      	str	r3, [r2, #0]
 800b0ba:	f7ff ba7c 	b.w	800a5b6 <_strtod_l+0x7e>
 800b0be:	2a65      	cmp	r2, #101	; 0x65
 800b0c0:	f43f ab75 	beq.w	800a7ae <_strtod_l+0x276>
 800b0c4:	2a45      	cmp	r2, #69	; 0x45
 800b0c6:	f43f ab72 	beq.w	800a7ae <_strtod_l+0x276>
 800b0ca:	2301      	movs	r3, #1
 800b0cc:	f7ff bbaa 	b.w	800a824 <_strtod_l+0x2ec>
 800b0d0:	00000000 	.word	0x00000000
 800b0d4:	bff00000 	.word	0xbff00000
 800b0d8:	00000000 	.word	0x00000000
 800b0dc:	3ff00000 	.word	0x3ff00000
 800b0e0:	94a03595 	.word	0x94a03595
 800b0e4:	3fdfffff 	.word	0x3fdfffff
 800b0e8:	35afe535 	.word	0x35afe535
 800b0ec:	3fe00000 	.word	0x3fe00000
 800b0f0:	ffc00000 	.word	0xffc00000
 800b0f4:	41dfffff 	.word	0x41dfffff
 800b0f8:	94a03595 	.word	0x94a03595
 800b0fc:	3fcfffff 	.word	0x3fcfffff
 800b100:	3ff00000 	.word	0x3ff00000
 800b104:	3fe00000 	.word	0x3fe00000
 800b108:	7ff00000 	.word	0x7ff00000
 800b10c:	7fe00000 	.word	0x7fe00000
 800b110:	7c9fffff 	.word	0x7c9fffff
 800b114:	7fefffff 	.word	0x7fefffff

0800b118 <_strtod_r>:
 800b118:	4b01      	ldr	r3, [pc, #4]	; (800b120 <_strtod_r+0x8>)
 800b11a:	f7ff ba0d 	b.w	800a538 <_strtod_l>
 800b11e:	bf00      	nop
 800b120:	2000009c 	.word	0x2000009c

0800b124 <_strtol_l.constprop.0>:
 800b124:	2b01      	cmp	r3, #1
 800b126:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b12a:	d001      	beq.n	800b130 <_strtol_l.constprop.0+0xc>
 800b12c:	2b24      	cmp	r3, #36	; 0x24
 800b12e:	d906      	bls.n	800b13e <_strtol_l.constprop.0+0x1a>
 800b130:	f7fd fd7e 	bl	8008c30 <__errno>
 800b134:	2316      	movs	r3, #22
 800b136:	6003      	str	r3, [r0, #0]
 800b138:	2000      	movs	r0, #0
 800b13a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b13e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b224 <_strtol_l.constprop.0+0x100>
 800b142:	460d      	mov	r5, r1
 800b144:	462e      	mov	r6, r5
 800b146:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b14a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800b14e:	f017 0708 	ands.w	r7, r7, #8
 800b152:	d1f7      	bne.n	800b144 <_strtol_l.constprop.0+0x20>
 800b154:	2c2d      	cmp	r4, #45	; 0x2d
 800b156:	d132      	bne.n	800b1be <_strtol_l.constprop.0+0x9a>
 800b158:	782c      	ldrb	r4, [r5, #0]
 800b15a:	2701      	movs	r7, #1
 800b15c:	1cb5      	adds	r5, r6, #2
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d05b      	beq.n	800b21a <_strtol_l.constprop.0+0xf6>
 800b162:	2b10      	cmp	r3, #16
 800b164:	d109      	bne.n	800b17a <_strtol_l.constprop.0+0x56>
 800b166:	2c30      	cmp	r4, #48	; 0x30
 800b168:	d107      	bne.n	800b17a <_strtol_l.constprop.0+0x56>
 800b16a:	782c      	ldrb	r4, [r5, #0]
 800b16c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b170:	2c58      	cmp	r4, #88	; 0x58
 800b172:	d14d      	bne.n	800b210 <_strtol_l.constprop.0+0xec>
 800b174:	786c      	ldrb	r4, [r5, #1]
 800b176:	2310      	movs	r3, #16
 800b178:	3502      	adds	r5, #2
 800b17a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b17e:	f108 38ff 	add.w	r8, r8, #4294967295
 800b182:	f04f 0e00 	mov.w	lr, #0
 800b186:	fbb8 f9f3 	udiv	r9, r8, r3
 800b18a:	4676      	mov	r6, lr
 800b18c:	fb03 8a19 	mls	sl, r3, r9, r8
 800b190:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b194:	f1bc 0f09 	cmp.w	ip, #9
 800b198:	d816      	bhi.n	800b1c8 <_strtol_l.constprop.0+0xa4>
 800b19a:	4664      	mov	r4, ip
 800b19c:	42a3      	cmp	r3, r4
 800b19e:	dd24      	ble.n	800b1ea <_strtol_l.constprop.0+0xc6>
 800b1a0:	f1be 3fff 	cmp.w	lr, #4294967295
 800b1a4:	d008      	beq.n	800b1b8 <_strtol_l.constprop.0+0x94>
 800b1a6:	45b1      	cmp	r9, r6
 800b1a8:	d31c      	bcc.n	800b1e4 <_strtol_l.constprop.0+0xc0>
 800b1aa:	d101      	bne.n	800b1b0 <_strtol_l.constprop.0+0x8c>
 800b1ac:	45a2      	cmp	sl, r4
 800b1ae:	db19      	blt.n	800b1e4 <_strtol_l.constprop.0+0xc0>
 800b1b0:	fb06 4603 	mla	r6, r6, r3, r4
 800b1b4:	f04f 0e01 	mov.w	lr, #1
 800b1b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b1bc:	e7e8      	b.n	800b190 <_strtol_l.constprop.0+0x6c>
 800b1be:	2c2b      	cmp	r4, #43	; 0x2b
 800b1c0:	bf04      	itt	eq
 800b1c2:	782c      	ldrbeq	r4, [r5, #0]
 800b1c4:	1cb5      	addeq	r5, r6, #2
 800b1c6:	e7ca      	b.n	800b15e <_strtol_l.constprop.0+0x3a>
 800b1c8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b1cc:	f1bc 0f19 	cmp.w	ip, #25
 800b1d0:	d801      	bhi.n	800b1d6 <_strtol_l.constprop.0+0xb2>
 800b1d2:	3c37      	subs	r4, #55	; 0x37
 800b1d4:	e7e2      	b.n	800b19c <_strtol_l.constprop.0+0x78>
 800b1d6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b1da:	f1bc 0f19 	cmp.w	ip, #25
 800b1de:	d804      	bhi.n	800b1ea <_strtol_l.constprop.0+0xc6>
 800b1e0:	3c57      	subs	r4, #87	; 0x57
 800b1e2:	e7db      	b.n	800b19c <_strtol_l.constprop.0+0x78>
 800b1e4:	f04f 3eff 	mov.w	lr, #4294967295
 800b1e8:	e7e6      	b.n	800b1b8 <_strtol_l.constprop.0+0x94>
 800b1ea:	f1be 3fff 	cmp.w	lr, #4294967295
 800b1ee:	d105      	bne.n	800b1fc <_strtol_l.constprop.0+0xd8>
 800b1f0:	2322      	movs	r3, #34	; 0x22
 800b1f2:	6003      	str	r3, [r0, #0]
 800b1f4:	4646      	mov	r6, r8
 800b1f6:	b942      	cbnz	r2, 800b20a <_strtol_l.constprop.0+0xe6>
 800b1f8:	4630      	mov	r0, r6
 800b1fa:	e79e      	b.n	800b13a <_strtol_l.constprop.0+0x16>
 800b1fc:	b107      	cbz	r7, 800b200 <_strtol_l.constprop.0+0xdc>
 800b1fe:	4276      	negs	r6, r6
 800b200:	2a00      	cmp	r2, #0
 800b202:	d0f9      	beq.n	800b1f8 <_strtol_l.constprop.0+0xd4>
 800b204:	f1be 0f00 	cmp.w	lr, #0
 800b208:	d000      	beq.n	800b20c <_strtol_l.constprop.0+0xe8>
 800b20a:	1e69      	subs	r1, r5, #1
 800b20c:	6011      	str	r1, [r2, #0]
 800b20e:	e7f3      	b.n	800b1f8 <_strtol_l.constprop.0+0xd4>
 800b210:	2430      	movs	r4, #48	; 0x30
 800b212:	2b00      	cmp	r3, #0
 800b214:	d1b1      	bne.n	800b17a <_strtol_l.constprop.0+0x56>
 800b216:	2308      	movs	r3, #8
 800b218:	e7af      	b.n	800b17a <_strtol_l.constprop.0+0x56>
 800b21a:	2c30      	cmp	r4, #48	; 0x30
 800b21c:	d0a5      	beq.n	800b16a <_strtol_l.constprop.0+0x46>
 800b21e:	230a      	movs	r3, #10
 800b220:	e7ab      	b.n	800b17a <_strtol_l.constprop.0+0x56>
 800b222:	bf00      	nop
 800b224:	0800cf11 	.word	0x0800cf11

0800b228 <_strtol_r>:
 800b228:	f7ff bf7c 	b.w	800b124 <_strtol_l.constprop.0>

0800b22c <__ssputs_r>:
 800b22c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b230:	688e      	ldr	r6, [r1, #8]
 800b232:	461f      	mov	r7, r3
 800b234:	42be      	cmp	r6, r7
 800b236:	680b      	ldr	r3, [r1, #0]
 800b238:	4682      	mov	sl, r0
 800b23a:	460c      	mov	r4, r1
 800b23c:	4690      	mov	r8, r2
 800b23e:	d82c      	bhi.n	800b29a <__ssputs_r+0x6e>
 800b240:	898a      	ldrh	r2, [r1, #12]
 800b242:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b246:	d026      	beq.n	800b296 <__ssputs_r+0x6a>
 800b248:	6965      	ldr	r5, [r4, #20]
 800b24a:	6909      	ldr	r1, [r1, #16]
 800b24c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b250:	eba3 0901 	sub.w	r9, r3, r1
 800b254:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b258:	1c7b      	adds	r3, r7, #1
 800b25a:	444b      	add	r3, r9
 800b25c:	106d      	asrs	r5, r5, #1
 800b25e:	429d      	cmp	r5, r3
 800b260:	bf38      	it	cc
 800b262:	461d      	movcc	r5, r3
 800b264:	0553      	lsls	r3, r2, #21
 800b266:	d527      	bpl.n	800b2b8 <__ssputs_r+0x8c>
 800b268:	4629      	mov	r1, r5
 800b26a:	f7fe fc0f 	bl	8009a8c <_malloc_r>
 800b26e:	4606      	mov	r6, r0
 800b270:	b360      	cbz	r0, 800b2cc <__ssputs_r+0xa0>
 800b272:	6921      	ldr	r1, [r4, #16]
 800b274:	464a      	mov	r2, r9
 800b276:	f7fd fd07 	bl	8008c88 <memcpy>
 800b27a:	89a3      	ldrh	r3, [r4, #12]
 800b27c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b280:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b284:	81a3      	strh	r3, [r4, #12]
 800b286:	6126      	str	r6, [r4, #16]
 800b288:	6165      	str	r5, [r4, #20]
 800b28a:	444e      	add	r6, r9
 800b28c:	eba5 0509 	sub.w	r5, r5, r9
 800b290:	6026      	str	r6, [r4, #0]
 800b292:	60a5      	str	r5, [r4, #8]
 800b294:	463e      	mov	r6, r7
 800b296:	42be      	cmp	r6, r7
 800b298:	d900      	bls.n	800b29c <__ssputs_r+0x70>
 800b29a:	463e      	mov	r6, r7
 800b29c:	6820      	ldr	r0, [r4, #0]
 800b29e:	4632      	mov	r2, r6
 800b2a0:	4641      	mov	r1, r8
 800b2a2:	f000 ff02 	bl	800c0aa <memmove>
 800b2a6:	68a3      	ldr	r3, [r4, #8]
 800b2a8:	1b9b      	subs	r3, r3, r6
 800b2aa:	60a3      	str	r3, [r4, #8]
 800b2ac:	6823      	ldr	r3, [r4, #0]
 800b2ae:	4433      	add	r3, r6
 800b2b0:	6023      	str	r3, [r4, #0]
 800b2b2:	2000      	movs	r0, #0
 800b2b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2b8:	462a      	mov	r2, r5
 800b2ba:	f001 fafa 	bl	800c8b2 <_realloc_r>
 800b2be:	4606      	mov	r6, r0
 800b2c0:	2800      	cmp	r0, #0
 800b2c2:	d1e0      	bne.n	800b286 <__ssputs_r+0x5a>
 800b2c4:	6921      	ldr	r1, [r4, #16]
 800b2c6:	4650      	mov	r0, sl
 800b2c8:	f7fe fb6c 	bl	80099a4 <_free_r>
 800b2cc:	230c      	movs	r3, #12
 800b2ce:	f8ca 3000 	str.w	r3, [sl]
 800b2d2:	89a3      	ldrh	r3, [r4, #12]
 800b2d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2d8:	81a3      	strh	r3, [r4, #12]
 800b2da:	f04f 30ff 	mov.w	r0, #4294967295
 800b2de:	e7e9      	b.n	800b2b4 <__ssputs_r+0x88>

0800b2e0 <_svfiprintf_r>:
 800b2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e4:	4698      	mov	r8, r3
 800b2e6:	898b      	ldrh	r3, [r1, #12]
 800b2e8:	061b      	lsls	r3, r3, #24
 800b2ea:	b09d      	sub	sp, #116	; 0x74
 800b2ec:	4607      	mov	r7, r0
 800b2ee:	460d      	mov	r5, r1
 800b2f0:	4614      	mov	r4, r2
 800b2f2:	d50e      	bpl.n	800b312 <_svfiprintf_r+0x32>
 800b2f4:	690b      	ldr	r3, [r1, #16]
 800b2f6:	b963      	cbnz	r3, 800b312 <_svfiprintf_r+0x32>
 800b2f8:	2140      	movs	r1, #64	; 0x40
 800b2fa:	f7fe fbc7 	bl	8009a8c <_malloc_r>
 800b2fe:	6028      	str	r0, [r5, #0]
 800b300:	6128      	str	r0, [r5, #16]
 800b302:	b920      	cbnz	r0, 800b30e <_svfiprintf_r+0x2e>
 800b304:	230c      	movs	r3, #12
 800b306:	603b      	str	r3, [r7, #0]
 800b308:	f04f 30ff 	mov.w	r0, #4294967295
 800b30c:	e0d0      	b.n	800b4b0 <_svfiprintf_r+0x1d0>
 800b30e:	2340      	movs	r3, #64	; 0x40
 800b310:	616b      	str	r3, [r5, #20]
 800b312:	2300      	movs	r3, #0
 800b314:	9309      	str	r3, [sp, #36]	; 0x24
 800b316:	2320      	movs	r3, #32
 800b318:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b31c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b320:	2330      	movs	r3, #48	; 0x30
 800b322:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b4c8 <_svfiprintf_r+0x1e8>
 800b326:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b32a:	f04f 0901 	mov.w	r9, #1
 800b32e:	4623      	mov	r3, r4
 800b330:	469a      	mov	sl, r3
 800b332:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b336:	b10a      	cbz	r2, 800b33c <_svfiprintf_r+0x5c>
 800b338:	2a25      	cmp	r2, #37	; 0x25
 800b33a:	d1f9      	bne.n	800b330 <_svfiprintf_r+0x50>
 800b33c:	ebba 0b04 	subs.w	fp, sl, r4
 800b340:	d00b      	beq.n	800b35a <_svfiprintf_r+0x7a>
 800b342:	465b      	mov	r3, fp
 800b344:	4622      	mov	r2, r4
 800b346:	4629      	mov	r1, r5
 800b348:	4638      	mov	r0, r7
 800b34a:	f7ff ff6f 	bl	800b22c <__ssputs_r>
 800b34e:	3001      	adds	r0, #1
 800b350:	f000 80a9 	beq.w	800b4a6 <_svfiprintf_r+0x1c6>
 800b354:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b356:	445a      	add	r2, fp
 800b358:	9209      	str	r2, [sp, #36]	; 0x24
 800b35a:	f89a 3000 	ldrb.w	r3, [sl]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f000 80a1 	beq.w	800b4a6 <_svfiprintf_r+0x1c6>
 800b364:	2300      	movs	r3, #0
 800b366:	f04f 32ff 	mov.w	r2, #4294967295
 800b36a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b36e:	f10a 0a01 	add.w	sl, sl, #1
 800b372:	9304      	str	r3, [sp, #16]
 800b374:	9307      	str	r3, [sp, #28]
 800b376:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b37a:	931a      	str	r3, [sp, #104]	; 0x68
 800b37c:	4654      	mov	r4, sl
 800b37e:	2205      	movs	r2, #5
 800b380:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b384:	4850      	ldr	r0, [pc, #320]	; (800b4c8 <_svfiprintf_r+0x1e8>)
 800b386:	f7f4 ff43 	bl	8000210 <memchr>
 800b38a:	9a04      	ldr	r2, [sp, #16]
 800b38c:	b9d8      	cbnz	r0, 800b3c6 <_svfiprintf_r+0xe6>
 800b38e:	06d0      	lsls	r0, r2, #27
 800b390:	bf44      	itt	mi
 800b392:	2320      	movmi	r3, #32
 800b394:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b398:	0711      	lsls	r1, r2, #28
 800b39a:	bf44      	itt	mi
 800b39c:	232b      	movmi	r3, #43	; 0x2b
 800b39e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3a2:	f89a 3000 	ldrb.w	r3, [sl]
 800b3a6:	2b2a      	cmp	r3, #42	; 0x2a
 800b3a8:	d015      	beq.n	800b3d6 <_svfiprintf_r+0xf6>
 800b3aa:	9a07      	ldr	r2, [sp, #28]
 800b3ac:	4654      	mov	r4, sl
 800b3ae:	2000      	movs	r0, #0
 800b3b0:	f04f 0c0a 	mov.w	ip, #10
 800b3b4:	4621      	mov	r1, r4
 800b3b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3ba:	3b30      	subs	r3, #48	; 0x30
 800b3bc:	2b09      	cmp	r3, #9
 800b3be:	d94d      	bls.n	800b45c <_svfiprintf_r+0x17c>
 800b3c0:	b1b0      	cbz	r0, 800b3f0 <_svfiprintf_r+0x110>
 800b3c2:	9207      	str	r2, [sp, #28]
 800b3c4:	e014      	b.n	800b3f0 <_svfiprintf_r+0x110>
 800b3c6:	eba0 0308 	sub.w	r3, r0, r8
 800b3ca:	fa09 f303 	lsl.w	r3, r9, r3
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	9304      	str	r3, [sp, #16]
 800b3d2:	46a2      	mov	sl, r4
 800b3d4:	e7d2      	b.n	800b37c <_svfiprintf_r+0x9c>
 800b3d6:	9b03      	ldr	r3, [sp, #12]
 800b3d8:	1d19      	adds	r1, r3, #4
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	9103      	str	r1, [sp, #12]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	bfbb      	ittet	lt
 800b3e2:	425b      	neglt	r3, r3
 800b3e4:	f042 0202 	orrlt.w	r2, r2, #2
 800b3e8:	9307      	strge	r3, [sp, #28]
 800b3ea:	9307      	strlt	r3, [sp, #28]
 800b3ec:	bfb8      	it	lt
 800b3ee:	9204      	strlt	r2, [sp, #16]
 800b3f0:	7823      	ldrb	r3, [r4, #0]
 800b3f2:	2b2e      	cmp	r3, #46	; 0x2e
 800b3f4:	d10c      	bne.n	800b410 <_svfiprintf_r+0x130>
 800b3f6:	7863      	ldrb	r3, [r4, #1]
 800b3f8:	2b2a      	cmp	r3, #42	; 0x2a
 800b3fa:	d134      	bne.n	800b466 <_svfiprintf_r+0x186>
 800b3fc:	9b03      	ldr	r3, [sp, #12]
 800b3fe:	1d1a      	adds	r2, r3, #4
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	9203      	str	r2, [sp, #12]
 800b404:	2b00      	cmp	r3, #0
 800b406:	bfb8      	it	lt
 800b408:	f04f 33ff 	movlt.w	r3, #4294967295
 800b40c:	3402      	adds	r4, #2
 800b40e:	9305      	str	r3, [sp, #20]
 800b410:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b4d8 <_svfiprintf_r+0x1f8>
 800b414:	7821      	ldrb	r1, [r4, #0]
 800b416:	2203      	movs	r2, #3
 800b418:	4650      	mov	r0, sl
 800b41a:	f7f4 fef9 	bl	8000210 <memchr>
 800b41e:	b138      	cbz	r0, 800b430 <_svfiprintf_r+0x150>
 800b420:	9b04      	ldr	r3, [sp, #16]
 800b422:	eba0 000a 	sub.w	r0, r0, sl
 800b426:	2240      	movs	r2, #64	; 0x40
 800b428:	4082      	lsls	r2, r0
 800b42a:	4313      	orrs	r3, r2
 800b42c:	3401      	adds	r4, #1
 800b42e:	9304      	str	r3, [sp, #16]
 800b430:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b434:	4825      	ldr	r0, [pc, #148]	; (800b4cc <_svfiprintf_r+0x1ec>)
 800b436:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b43a:	2206      	movs	r2, #6
 800b43c:	f7f4 fee8 	bl	8000210 <memchr>
 800b440:	2800      	cmp	r0, #0
 800b442:	d038      	beq.n	800b4b6 <_svfiprintf_r+0x1d6>
 800b444:	4b22      	ldr	r3, [pc, #136]	; (800b4d0 <_svfiprintf_r+0x1f0>)
 800b446:	bb1b      	cbnz	r3, 800b490 <_svfiprintf_r+0x1b0>
 800b448:	9b03      	ldr	r3, [sp, #12]
 800b44a:	3307      	adds	r3, #7
 800b44c:	f023 0307 	bic.w	r3, r3, #7
 800b450:	3308      	adds	r3, #8
 800b452:	9303      	str	r3, [sp, #12]
 800b454:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b456:	4433      	add	r3, r6
 800b458:	9309      	str	r3, [sp, #36]	; 0x24
 800b45a:	e768      	b.n	800b32e <_svfiprintf_r+0x4e>
 800b45c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b460:	460c      	mov	r4, r1
 800b462:	2001      	movs	r0, #1
 800b464:	e7a6      	b.n	800b3b4 <_svfiprintf_r+0xd4>
 800b466:	2300      	movs	r3, #0
 800b468:	3401      	adds	r4, #1
 800b46a:	9305      	str	r3, [sp, #20]
 800b46c:	4619      	mov	r1, r3
 800b46e:	f04f 0c0a 	mov.w	ip, #10
 800b472:	4620      	mov	r0, r4
 800b474:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b478:	3a30      	subs	r2, #48	; 0x30
 800b47a:	2a09      	cmp	r2, #9
 800b47c:	d903      	bls.n	800b486 <_svfiprintf_r+0x1a6>
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d0c6      	beq.n	800b410 <_svfiprintf_r+0x130>
 800b482:	9105      	str	r1, [sp, #20]
 800b484:	e7c4      	b.n	800b410 <_svfiprintf_r+0x130>
 800b486:	fb0c 2101 	mla	r1, ip, r1, r2
 800b48a:	4604      	mov	r4, r0
 800b48c:	2301      	movs	r3, #1
 800b48e:	e7f0      	b.n	800b472 <_svfiprintf_r+0x192>
 800b490:	ab03      	add	r3, sp, #12
 800b492:	9300      	str	r3, [sp, #0]
 800b494:	462a      	mov	r2, r5
 800b496:	4b0f      	ldr	r3, [pc, #60]	; (800b4d4 <_svfiprintf_r+0x1f4>)
 800b498:	a904      	add	r1, sp, #16
 800b49a:	4638      	mov	r0, r7
 800b49c:	f7fc fb46 	bl	8007b2c <_printf_float>
 800b4a0:	1c42      	adds	r2, r0, #1
 800b4a2:	4606      	mov	r6, r0
 800b4a4:	d1d6      	bne.n	800b454 <_svfiprintf_r+0x174>
 800b4a6:	89ab      	ldrh	r3, [r5, #12]
 800b4a8:	065b      	lsls	r3, r3, #25
 800b4aa:	f53f af2d 	bmi.w	800b308 <_svfiprintf_r+0x28>
 800b4ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4b0:	b01d      	add	sp, #116	; 0x74
 800b4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b6:	ab03      	add	r3, sp, #12
 800b4b8:	9300      	str	r3, [sp, #0]
 800b4ba:	462a      	mov	r2, r5
 800b4bc:	4b05      	ldr	r3, [pc, #20]	; (800b4d4 <_svfiprintf_r+0x1f4>)
 800b4be:	a904      	add	r1, sp, #16
 800b4c0:	4638      	mov	r0, r7
 800b4c2:	f7fc fdd7 	bl	8008074 <_printf_i>
 800b4c6:	e7eb      	b.n	800b4a0 <_svfiprintf_r+0x1c0>
 800b4c8:	0800d011 	.word	0x0800d011
 800b4cc:	0800d01b 	.word	0x0800d01b
 800b4d0:	08007b2d 	.word	0x08007b2d
 800b4d4:	0800b22d 	.word	0x0800b22d
 800b4d8:	0800d017 	.word	0x0800d017

0800b4dc <_sungetc_r>:
 800b4dc:	b538      	push	{r3, r4, r5, lr}
 800b4de:	1c4b      	adds	r3, r1, #1
 800b4e0:	4614      	mov	r4, r2
 800b4e2:	d103      	bne.n	800b4ec <_sungetc_r+0x10>
 800b4e4:	f04f 35ff 	mov.w	r5, #4294967295
 800b4e8:	4628      	mov	r0, r5
 800b4ea:	bd38      	pop	{r3, r4, r5, pc}
 800b4ec:	8993      	ldrh	r3, [r2, #12]
 800b4ee:	f023 0320 	bic.w	r3, r3, #32
 800b4f2:	8193      	strh	r3, [r2, #12]
 800b4f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b4f6:	6852      	ldr	r2, [r2, #4]
 800b4f8:	b2cd      	uxtb	r5, r1
 800b4fa:	b18b      	cbz	r3, 800b520 <_sungetc_r+0x44>
 800b4fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b4fe:	4293      	cmp	r3, r2
 800b500:	dd08      	ble.n	800b514 <_sungetc_r+0x38>
 800b502:	6823      	ldr	r3, [r4, #0]
 800b504:	1e5a      	subs	r2, r3, #1
 800b506:	6022      	str	r2, [r4, #0]
 800b508:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b50c:	6863      	ldr	r3, [r4, #4]
 800b50e:	3301      	adds	r3, #1
 800b510:	6063      	str	r3, [r4, #4]
 800b512:	e7e9      	b.n	800b4e8 <_sungetc_r+0xc>
 800b514:	4621      	mov	r1, r4
 800b516:	f000 fd8e 	bl	800c036 <__submore>
 800b51a:	2800      	cmp	r0, #0
 800b51c:	d0f1      	beq.n	800b502 <_sungetc_r+0x26>
 800b51e:	e7e1      	b.n	800b4e4 <_sungetc_r+0x8>
 800b520:	6921      	ldr	r1, [r4, #16]
 800b522:	6823      	ldr	r3, [r4, #0]
 800b524:	b151      	cbz	r1, 800b53c <_sungetc_r+0x60>
 800b526:	4299      	cmp	r1, r3
 800b528:	d208      	bcs.n	800b53c <_sungetc_r+0x60>
 800b52a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b52e:	42a9      	cmp	r1, r5
 800b530:	d104      	bne.n	800b53c <_sungetc_r+0x60>
 800b532:	3b01      	subs	r3, #1
 800b534:	3201      	adds	r2, #1
 800b536:	6023      	str	r3, [r4, #0]
 800b538:	6062      	str	r2, [r4, #4]
 800b53a:	e7d5      	b.n	800b4e8 <_sungetc_r+0xc>
 800b53c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800b540:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b544:	6363      	str	r3, [r4, #52]	; 0x34
 800b546:	2303      	movs	r3, #3
 800b548:	63a3      	str	r3, [r4, #56]	; 0x38
 800b54a:	4623      	mov	r3, r4
 800b54c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b550:	6023      	str	r3, [r4, #0]
 800b552:	2301      	movs	r3, #1
 800b554:	e7dc      	b.n	800b510 <_sungetc_r+0x34>

0800b556 <__ssrefill_r>:
 800b556:	b510      	push	{r4, lr}
 800b558:	460c      	mov	r4, r1
 800b55a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b55c:	b169      	cbz	r1, 800b57a <__ssrefill_r+0x24>
 800b55e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b562:	4299      	cmp	r1, r3
 800b564:	d001      	beq.n	800b56a <__ssrefill_r+0x14>
 800b566:	f7fe fa1d 	bl	80099a4 <_free_r>
 800b56a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b56c:	6063      	str	r3, [r4, #4]
 800b56e:	2000      	movs	r0, #0
 800b570:	6360      	str	r0, [r4, #52]	; 0x34
 800b572:	b113      	cbz	r3, 800b57a <__ssrefill_r+0x24>
 800b574:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b576:	6023      	str	r3, [r4, #0]
 800b578:	bd10      	pop	{r4, pc}
 800b57a:	6923      	ldr	r3, [r4, #16]
 800b57c:	6023      	str	r3, [r4, #0]
 800b57e:	2300      	movs	r3, #0
 800b580:	6063      	str	r3, [r4, #4]
 800b582:	89a3      	ldrh	r3, [r4, #12]
 800b584:	f043 0320 	orr.w	r3, r3, #32
 800b588:	81a3      	strh	r3, [r4, #12]
 800b58a:	f04f 30ff 	mov.w	r0, #4294967295
 800b58e:	e7f3      	b.n	800b578 <__ssrefill_r+0x22>

0800b590 <__ssvfiscanf_r>:
 800b590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b594:	460c      	mov	r4, r1
 800b596:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800b59a:	2100      	movs	r1, #0
 800b59c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800b5a0:	49a6      	ldr	r1, [pc, #664]	; (800b83c <__ssvfiscanf_r+0x2ac>)
 800b5a2:	91a0      	str	r1, [sp, #640]	; 0x280
 800b5a4:	f10d 0804 	add.w	r8, sp, #4
 800b5a8:	49a5      	ldr	r1, [pc, #660]	; (800b840 <__ssvfiscanf_r+0x2b0>)
 800b5aa:	4fa6      	ldr	r7, [pc, #664]	; (800b844 <__ssvfiscanf_r+0x2b4>)
 800b5ac:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800b848 <__ssvfiscanf_r+0x2b8>
 800b5b0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800b5b4:	4606      	mov	r6, r0
 800b5b6:	91a1      	str	r1, [sp, #644]	; 0x284
 800b5b8:	9300      	str	r3, [sp, #0]
 800b5ba:	7813      	ldrb	r3, [r2, #0]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	f000 815a 	beq.w	800b876 <__ssvfiscanf_r+0x2e6>
 800b5c2:	5cf9      	ldrb	r1, [r7, r3]
 800b5c4:	f011 0108 	ands.w	r1, r1, #8
 800b5c8:	f102 0501 	add.w	r5, r2, #1
 800b5cc:	d019      	beq.n	800b602 <__ssvfiscanf_r+0x72>
 800b5ce:	6863      	ldr	r3, [r4, #4]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	dd0f      	ble.n	800b5f4 <__ssvfiscanf_r+0x64>
 800b5d4:	6823      	ldr	r3, [r4, #0]
 800b5d6:	781a      	ldrb	r2, [r3, #0]
 800b5d8:	5cba      	ldrb	r2, [r7, r2]
 800b5da:	0712      	lsls	r2, r2, #28
 800b5dc:	d401      	bmi.n	800b5e2 <__ssvfiscanf_r+0x52>
 800b5de:	462a      	mov	r2, r5
 800b5e0:	e7eb      	b.n	800b5ba <__ssvfiscanf_r+0x2a>
 800b5e2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b5e4:	3201      	adds	r2, #1
 800b5e6:	9245      	str	r2, [sp, #276]	; 0x114
 800b5e8:	6862      	ldr	r2, [r4, #4]
 800b5ea:	3301      	adds	r3, #1
 800b5ec:	3a01      	subs	r2, #1
 800b5ee:	6062      	str	r2, [r4, #4]
 800b5f0:	6023      	str	r3, [r4, #0]
 800b5f2:	e7ec      	b.n	800b5ce <__ssvfiscanf_r+0x3e>
 800b5f4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b5f6:	4621      	mov	r1, r4
 800b5f8:	4630      	mov	r0, r6
 800b5fa:	4798      	blx	r3
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	d0e9      	beq.n	800b5d4 <__ssvfiscanf_r+0x44>
 800b600:	e7ed      	b.n	800b5de <__ssvfiscanf_r+0x4e>
 800b602:	2b25      	cmp	r3, #37	; 0x25
 800b604:	d012      	beq.n	800b62c <__ssvfiscanf_r+0x9c>
 800b606:	469a      	mov	sl, r3
 800b608:	6863      	ldr	r3, [r4, #4]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	f340 8091 	ble.w	800b732 <__ssvfiscanf_r+0x1a2>
 800b610:	6822      	ldr	r2, [r4, #0]
 800b612:	7813      	ldrb	r3, [r2, #0]
 800b614:	4553      	cmp	r3, sl
 800b616:	f040 812e 	bne.w	800b876 <__ssvfiscanf_r+0x2e6>
 800b61a:	6863      	ldr	r3, [r4, #4]
 800b61c:	3b01      	subs	r3, #1
 800b61e:	6063      	str	r3, [r4, #4]
 800b620:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b622:	3201      	adds	r2, #1
 800b624:	3301      	adds	r3, #1
 800b626:	6022      	str	r2, [r4, #0]
 800b628:	9345      	str	r3, [sp, #276]	; 0x114
 800b62a:	e7d8      	b.n	800b5de <__ssvfiscanf_r+0x4e>
 800b62c:	9141      	str	r1, [sp, #260]	; 0x104
 800b62e:	9143      	str	r1, [sp, #268]	; 0x10c
 800b630:	7853      	ldrb	r3, [r2, #1]
 800b632:	2b2a      	cmp	r3, #42	; 0x2a
 800b634:	bf02      	ittt	eq
 800b636:	2310      	moveq	r3, #16
 800b638:	1c95      	addeq	r5, r2, #2
 800b63a:	9341      	streq	r3, [sp, #260]	; 0x104
 800b63c:	220a      	movs	r2, #10
 800b63e:	46aa      	mov	sl, r5
 800b640:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800b644:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800b648:	2b09      	cmp	r3, #9
 800b64a:	d91c      	bls.n	800b686 <__ssvfiscanf_r+0xf6>
 800b64c:	487e      	ldr	r0, [pc, #504]	; (800b848 <__ssvfiscanf_r+0x2b8>)
 800b64e:	2203      	movs	r2, #3
 800b650:	f7f4 fdde 	bl	8000210 <memchr>
 800b654:	b138      	cbz	r0, 800b666 <__ssvfiscanf_r+0xd6>
 800b656:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b658:	eba0 0009 	sub.w	r0, r0, r9
 800b65c:	2301      	movs	r3, #1
 800b65e:	4083      	lsls	r3, r0
 800b660:	4313      	orrs	r3, r2
 800b662:	9341      	str	r3, [sp, #260]	; 0x104
 800b664:	4655      	mov	r5, sl
 800b666:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b66a:	2b78      	cmp	r3, #120	; 0x78
 800b66c:	d806      	bhi.n	800b67c <__ssvfiscanf_r+0xec>
 800b66e:	2b57      	cmp	r3, #87	; 0x57
 800b670:	d810      	bhi.n	800b694 <__ssvfiscanf_r+0x104>
 800b672:	2b25      	cmp	r3, #37	; 0x25
 800b674:	d0c7      	beq.n	800b606 <__ssvfiscanf_r+0x76>
 800b676:	d857      	bhi.n	800b728 <__ssvfiscanf_r+0x198>
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d065      	beq.n	800b748 <__ssvfiscanf_r+0x1b8>
 800b67c:	2303      	movs	r3, #3
 800b67e:	9347      	str	r3, [sp, #284]	; 0x11c
 800b680:	230a      	movs	r3, #10
 800b682:	9342      	str	r3, [sp, #264]	; 0x108
 800b684:	e076      	b.n	800b774 <__ssvfiscanf_r+0x1e4>
 800b686:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b688:	fb02 1103 	mla	r1, r2, r3, r1
 800b68c:	3930      	subs	r1, #48	; 0x30
 800b68e:	9143      	str	r1, [sp, #268]	; 0x10c
 800b690:	4655      	mov	r5, sl
 800b692:	e7d4      	b.n	800b63e <__ssvfiscanf_r+0xae>
 800b694:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800b698:	2a20      	cmp	r2, #32
 800b69a:	d8ef      	bhi.n	800b67c <__ssvfiscanf_r+0xec>
 800b69c:	a101      	add	r1, pc, #4	; (adr r1, 800b6a4 <__ssvfiscanf_r+0x114>)
 800b69e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b6a2:	bf00      	nop
 800b6a4:	0800b757 	.word	0x0800b757
 800b6a8:	0800b67d 	.word	0x0800b67d
 800b6ac:	0800b67d 	.word	0x0800b67d
 800b6b0:	0800b7b5 	.word	0x0800b7b5
 800b6b4:	0800b67d 	.word	0x0800b67d
 800b6b8:	0800b67d 	.word	0x0800b67d
 800b6bc:	0800b67d 	.word	0x0800b67d
 800b6c0:	0800b67d 	.word	0x0800b67d
 800b6c4:	0800b67d 	.word	0x0800b67d
 800b6c8:	0800b67d 	.word	0x0800b67d
 800b6cc:	0800b67d 	.word	0x0800b67d
 800b6d0:	0800b7cb 	.word	0x0800b7cb
 800b6d4:	0800b7b1 	.word	0x0800b7b1
 800b6d8:	0800b72f 	.word	0x0800b72f
 800b6dc:	0800b72f 	.word	0x0800b72f
 800b6e0:	0800b72f 	.word	0x0800b72f
 800b6e4:	0800b67d 	.word	0x0800b67d
 800b6e8:	0800b76d 	.word	0x0800b76d
 800b6ec:	0800b67d 	.word	0x0800b67d
 800b6f0:	0800b67d 	.word	0x0800b67d
 800b6f4:	0800b67d 	.word	0x0800b67d
 800b6f8:	0800b67d 	.word	0x0800b67d
 800b6fc:	0800b7db 	.word	0x0800b7db
 800b700:	0800b7a9 	.word	0x0800b7a9
 800b704:	0800b74f 	.word	0x0800b74f
 800b708:	0800b67d 	.word	0x0800b67d
 800b70c:	0800b67d 	.word	0x0800b67d
 800b710:	0800b7d7 	.word	0x0800b7d7
 800b714:	0800b67d 	.word	0x0800b67d
 800b718:	0800b7b1 	.word	0x0800b7b1
 800b71c:	0800b67d 	.word	0x0800b67d
 800b720:	0800b67d 	.word	0x0800b67d
 800b724:	0800b757 	.word	0x0800b757
 800b728:	3b45      	subs	r3, #69	; 0x45
 800b72a:	2b02      	cmp	r3, #2
 800b72c:	d8a6      	bhi.n	800b67c <__ssvfiscanf_r+0xec>
 800b72e:	2305      	movs	r3, #5
 800b730:	e01f      	b.n	800b772 <__ssvfiscanf_r+0x1e2>
 800b732:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b734:	4621      	mov	r1, r4
 800b736:	4630      	mov	r0, r6
 800b738:	4798      	blx	r3
 800b73a:	2800      	cmp	r0, #0
 800b73c:	f43f af68 	beq.w	800b610 <__ssvfiscanf_r+0x80>
 800b740:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b742:	2800      	cmp	r0, #0
 800b744:	f040 808d 	bne.w	800b862 <__ssvfiscanf_r+0x2d2>
 800b748:	f04f 30ff 	mov.w	r0, #4294967295
 800b74c:	e08f      	b.n	800b86e <__ssvfiscanf_r+0x2de>
 800b74e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b750:	f042 0220 	orr.w	r2, r2, #32
 800b754:	9241      	str	r2, [sp, #260]	; 0x104
 800b756:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b758:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b75c:	9241      	str	r2, [sp, #260]	; 0x104
 800b75e:	2210      	movs	r2, #16
 800b760:	2b6f      	cmp	r3, #111	; 0x6f
 800b762:	9242      	str	r2, [sp, #264]	; 0x108
 800b764:	bf34      	ite	cc
 800b766:	2303      	movcc	r3, #3
 800b768:	2304      	movcs	r3, #4
 800b76a:	e002      	b.n	800b772 <__ssvfiscanf_r+0x1e2>
 800b76c:	2300      	movs	r3, #0
 800b76e:	9342      	str	r3, [sp, #264]	; 0x108
 800b770:	2303      	movs	r3, #3
 800b772:	9347      	str	r3, [sp, #284]	; 0x11c
 800b774:	6863      	ldr	r3, [r4, #4]
 800b776:	2b00      	cmp	r3, #0
 800b778:	dd3d      	ble.n	800b7f6 <__ssvfiscanf_r+0x266>
 800b77a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b77c:	0659      	lsls	r1, r3, #25
 800b77e:	d404      	bmi.n	800b78a <__ssvfiscanf_r+0x1fa>
 800b780:	6823      	ldr	r3, [r4, #0]
 800b782:	781a      	ldrb	r2, [r3, #0]
 800b784:	5cba      	ldrb	r2, [r7, r2]
 800b786:	0712      	lsls	r2, r2, #28
 800b788:	d43c      	bmi.n	800b804 <__ssvfiscanf_r+0x274>
 800b78a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b78c:	2b02      	cmp	r3, #2
 800b78e:	dc4b      	bgt.n	800b828 <__ssvfiscanf_r+0x298>
 800b790:	466b      	mov	r3, sp
 800b792:	4622      	mov	r2, r4
 800b794:	a941      	add	r1, sp, #260	; 0x104
 800b796:	4630      	mov	r0, r6
 800b798:	f000 f9b6 	bl	800bb08 <_scanf_chars>
 800b79c:	2801      	cmp	r0, #1
 800b79e:	d06a      	beq.n	800b876 <__ssvfiscanf_r+0x2e6>
 800b7a0:	2802      	cmp	r0, #2
 800b7a2:	f47f af1c 	bne.w	800b5de <__ssvfiscanf_r+0x4e>
 800b7a6:	e7cb      	b.n	800b740 <__ssvfiscanf_r+0x1b0>
 800b7a8:	2308      	movs	r3, #8
 800b7aa:	9342      	str	r3, [sp, #264]	; 0x108
 800b7ac:	2304      	movs	r3, #4
 800b7ae:	e7e0      	b.n	800b772 <__ssvfiscanf_r+0x1e2>
 800b7b0:	220a      	movs	r2, #10
 800b7b2:	e7d5      	b.n	800b760 <__ssvfiscanf_r+0x1d0>
 800b7b4:	4629      	mov	r1, r5
 800b7b6:	4640      	mov	r0, r8
 800b7b8:	f000 fc04 	bl	800bfc4 <__sccl>
 800b7bc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b7be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7c2:	9341      	str	r3, [sp, #260]	; 0x104
 800b7c4:	4605      	mov	r5, r0
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	e7d3      	b.n	800b772 <__ssvfiscanf_r+0x1e2>
 800b7ca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b7cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7d0:	9341      	str	r3, [sp, #260]	; 0x104
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	e7cd      	b.n	800b772 <__ssvfiscanf_r+0x1e2>
 800b7d6:	2302      	movs	r3, #2
 800b7d8:	e7cb      	b.n	800b772 <__ssvfiscanf_r+0x1e2>
 800b7da:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b7dc:	06c3      	lsls	r3, r0, #27
 800b7de:	f53f aefe 	bmi.w	800b5de <__ssvfiscanf_r+0x4e>
 800b7e2:	9b00      	ldr	r3, [sp, #0]
 800b7e4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b7e6:	1d19      	adds	r1, r3, #4
 800b7e8:	9100      	str	r1, [sp, #0]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	07c0      	lsls	r0, r0, #31
 800b7ee:	bf4c      	ite	mi
 800b7f0:	801a      	strhmi	r2, [r3, #0]
 800b7f2:	601a      	strpl	r2, [r3, #0]
 800b7f4:	e6f3      	b.n	800b5de <__ssvfiscanf_r+0x4e>
 800b7f6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b7f8:	4621      	mov	r1, r4
 800b7fa:	4630      	mov	r0, r6
 800b7fc:	4798      	blx	r3
 800b7fe:	2800      	cmp	r0, #0
 800b800:	d0bb      	beq.n	800b77a <__ssvfiscanf_r+0x1ea>
 800b802:	e79d      	b.n	800b740 <__ssvfiscanf_r+0x1b0>
 800b804:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b806:	3201      	adds	r2, #1
 800b808:	9245      	str	r2, [sp, #276]	; 0x114
 800b80a:	6862      	ldr	r2, [r4, #4]
 800b80c:	3a01      	subs	r2, #1
 800b80e:	2a00      	cmp	r2, #0
 800b810:	6062      	str	r2, [r4, #4]
 800b812:	dd02      	ble.n	800b81a <__ssvfiscanf_r+0x28a>
 800b814:	3301      	adds	r3, #1
 800b816:	6023      	str	r3, [r4, #0]
 800b818:	e7b2      	b.n	800b780 <__ssvfiscanf_r+0x1f0>
 800b81a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b81c:	4621      	mov	r1, r4
 800b81e:	4630      	mov	r0, r6
 800b820:	4798      	blx	r3
 800b822:	2800      	cmp	r0, #0
 800b824:	d0ac      	beq.n	800b780 <__ssvfiscanf_r+0x1f0>
 800b826:	e78b      	b.n	800b740 <__ssvfiscanf_r+0x1b0>
 800b828:	2b04      	cmp	r3, #4
 800b82a:	dc0f      	bgt.n	800b84c <__ssvfiscanf_r+0x2bc>
 800b82c:	466b      	mov	r3, sp
 800b82e:	4622      	mov	r2, r4
 800b830:	a941      	add	r1, sp, #260	; 0x104
 800b832:	4630      	mov	r0, r6
 800b834:	f000 f9c2 	bl	800bbbc <_scanf_i>
 800b838:	e7b0      	b.n	800b79c <__ssvfiscanf_r+0x20c>
 800b83a:	bf00      	nop
 800b83c:	0800b4dd 	.word	0x0800b4dd
 800b840:	0800b557 	.word	0x0800b557
 800b844:	0800cf11 	.word	0x0800cf11
 800b848:	0800d017 	.word	0x0800d017
 800b84c:	4b0b      	ldr	r3, [pc, #44]	; (800b87c <__ssvfiscanf_r+0x2ec>)
 800b84e:	2b00      	cmp	r3, #0
 800b850:	f43f aec5 	beq.w	800b5de <__ssvfiscanf_r+0x4e>
 800b854:	466b      	mov	r3, sp
 800b856:	4622      	mov	r2, r4
 800b858:	a941      	add	r1, sp, #260	; 0x104
 800b85a:	4630      	mov	r0, r6
 800b85c:	f7fc fd2c 	bl	80082b8 <_scanf_float>
 800b860:	e79c      	b.n	800b79c <__ssvfiscanf_r+0x20c>
 800b862:	89a3      	ldrh	r3, [r4, #12]
 800b864:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b868:	bf18      	it	ne
 800b86a:	f04f 30ff 	movne.w	r0, #4294967295
 800b86e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800b872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b876:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b878:	e7f9      	b.n	800b86e <__ssvfiscanf_r+0x2de>
 800b87a:	bf00      	nop
 800b87c:	080082b9 	.word	0x080082b9

0800b880 <__sfputc_r>:
 800b880:	6893      	ldr	r3, [r2, #8]
 800b882:	3b01      	subs	r3, #1
 800b884:	2b00      	cmp	r3, #0
 800b886:	b410      	push	{r4}
 800b888:	6093      	str	r3, [r2, #8]
 800b88a:	da08      	bge.n	800b89e <__sfputc_r+0x1e>
 800b88c:	6994      	ldr	r4, [r2, #24]
 800b88e:	42a3      	cmp	r3, r4
 800b890:	db01      	blt.n	800b896 <__sfputc_r+0x16>
 800b892:	290a      	cmp	r1, #10
 800b894:	d103      	bne.n	800b89e <__sfputc_r+0x1e>
 800b896:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b89a:	f7fd b8cc 	b.w	8008a36 <__swbuf_r>
 800b89e:	6813      	ldr	r3, [r2, #0]
 800b8a0:	1c58      	adds	r0, r3, #1
 800b8a2:	6010      	str	r0, [r2, #0]
 800b8a4:	7019      	strb	r1, [r3, #0]
 800b8a6:	4608      	mov	r0, r1
 800b8a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8ac:	4770      	bx	lr

0800b8ae <__sfputs_r>:
 800b8ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8b0:	4606      	mov	r6, r0
 800b8b2:	460f      	mov	r7, r1
 800b8b4:	4614      	mov	r4, r2
 800b8b6:	18d5      	adds	r5, r2, r3
 800b8b8:	42ac      	cmp	r4, r5
 800b8ba:	d101      	bne.n	800b8c0 <__sfputs_r+0x12>
 800b8bc:	2000      	movs	r0, #0
 800b8be:	e007      	b.n	800b8d0 <__sfputs_r+0x22>
 800b8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8c4:	463a      	mov	r2, r7
 800b8c6:	4630      	mov	r0, r6
 800b8c8:	f7ff ffda 	bl	800b880 <__sfputc_r>
 800b8cc:	1c43      	adds	r3, r0, #1
 800b8ce:	d1f3      	bne.n	800b8b8 <__sfputs_r+0xa>
 800b8d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b8d4 <_vfiprintf_r>:
 800b8d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8d8:	460d      	mov	r5, r1
 800b8da:	b09d      	sub	sp, #116	; 0x74
 800b8dc:	4614      	mov	r4, r2
 800b8de:	4698      	mov	r8, r3
 800b8e0:	4606      	mov	r6, r0
 800b8e2:	b118      	cbz	r0, 800b8ec <_vfiprintf_r+0x18>
 800b8e4:	6a03      	ldr	r3, [r0, #32]
 800b8e6:	b90b      	cbnz	r3, 800b8ec <_vfiprintf_r+0x18>
 800b8e8:	f7fc ff70 	bl	80087cc <__sinit>
 800b8ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8ee:	07d9      	lsls	r1, r3, #31
 800b8f0:	d405      	bmi.n	800b8fe <_vfiprintf_r+0x2a>
 800b8f2:	89ab      	ldrh	r3, [r5, #12]
 800b8f4:	059a      	lsls	r2, r3, #22
 800b8f6:	d402      	bmi.n	800b8fe <_vfiprintf_r+0x2a>
 800b8f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8fa:	f7fd f9c3 	bl	8008c84 <__retarget_lock_acquire_recursive>
 800b8fe:	89ab      	ldrh	r3, [r5, #12]
 800b900:	071b      	lsls	r3, r3, #28
 800b902:	d501      	bpl.n	800b908 <_vfiprintf_r+0x34>
 800b904:	692b      	ldr	r3, [r5, #16]
 800b906:	b99b      	cbnz	r3, 800b930 <_vfiprintf_r+0x5c>
 800b908:	4629      	mov	r1, r5
 800b90a:	4630      	mov	r0, r6
 800b90c:	f7fd f8d0 	bl	8008ab0 <__swsetup_r>
 800b910:	b170      	cbz	r0, 800b930 <_vfiprintf_r+0x5c>
 800b912:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b914:	07dc      	lsls	r4, r3, #31
 800b916:	d504      	bpl.n	800b922 <_vfiprintf_r+0x4e>
 800b918:	f04f 30ff 	mov.w	r0, #4294967295
 800b91c:	b01d      	add	sp, #116	; 0x74
 800b91e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b922:	89ab      	ldrh	r3, [r5, #12]
 800b924:	0598      	lsls	r0, r3, #22
 800b926:	d4f7      	bmi.n	800b918 <_vfiprintf_r+0x44>
 800b928:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b92a:	f7fd f9ac 	bl	8008c86 <__retarget_lock_release_recursive>
 800b92e:	e7f3      	b.n	800b918 <_vfiprintf_r+0x44>
 800b930:	2300      	movs	r3, #0
 800b932:	9309      	str	r3, [sp, #36]	; 0x24
 800b934:	2320      	movs	r3, #32
 800b936:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b93a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b93e:	2330      	movs	r3, #48	; 0x30
 800b940:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800baf4 <_vfiprintf_r+0x220>
 800b944:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b948:	f04f 0901 	mov.w	r9, #1
 800b94c:	4623      	mov	r3, r4
 800b94e:	469a      	mov	sl, r3
 800b950:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b954:	b10a      	cbz	r2, 800b95a <_vfiprintf_r+0x86>
 800b956:	2a25      	cmp	r2, #37	; 0x25
 800b958:	d1f9      	bne.n	800b94e <_vfiprintf_r+0x7a>
 800b95a:	ebba 0b04 	subs.w	fp, sl, r4
 800b95e:	d00b      	beq.n	800b978 <_vfiprintf_r+0xa4>
 800b960:	465b      	mov	r3, fp
 800b962:	4622      	mov	r2, r4
 800b964:	4629      	mov	r1, r5
 800b966:	4630      	mov	r0, r6
 800b968:	f7ff ffa1 	bl	800b8ae <__sfputs_r>
 800b96c:	3001      	adds	r0, #1
 800b96e:	f000 80a9 	beq.w	800bac4 <_vfiprintf_r+0x1f0>
 800b972:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b974:	445a      	add	r2, fp
 800b976:	9209      	str	r2, [sp, #36]	; 0x24
 800b978:	f89a 3000 	ldrb.w	r3, [sl]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f000 80a1 	beq.w	800bac4 <_vfiprintf_r+0x1f0>
 800b982:	2300      	movs	r3, #0
 800b984:	f04f 32ff 	mov.w	r2, #4294967295
 800b988:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b98c:	f10a 0a01 	add.w	sl, sl, #1
 800b990:	9304      	str	r3, [sp, #16]
 800b992:	9307      	str	r3, [sp, #28]
 800b994:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b998:	931a      	str	r3, [sp, #104]	; 0x68
 800b99a:	4654      	mov	r4, sl
 800b99c:	2205      	movs	r2, #5
 800b99e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9a2:	4854      	ldr	r0, [pc, #336]	; (800baf4 <_vfiprintf_r+0x220>)
 800b9a4:	f7f4 fc34 	bl	8000210 <memchr>
 800b9a8:	9a04      	ldr	r2, [sp, #16]
 800b9aa:	b9d8      	cbnz	r0, 800b9e4 <_vfiprintf_r+0x110>
 800b9ac:	06d1      	lsls	r1, r2, #27
 800b9ae:	bf44      	itt	mi
 800b9b0:	2320      	movmi	r3, #32
 800b9b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9b6:	0713      	lsls	r3, r2, #28
 800b9b8:	bf44      	itt	mi
 800b9ba:	232b      	movmi	r3, #43	; 0x2b
 800b9bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9c0:	f89a 3000 	ldrb.w	r3, [sl]
 800b9c4:	2b2a      	cmp	r3, #42	; 0x2a
 800b9c6:	d015      	beq.n	800b9f4 <_vfiprintf_r+0x120>
 800b9c8:	9a07      	ldr	r2, [sp, #28]
 800b9ca:	4654      	mov	r4, sl
 800b9cc:	2000      	movs	r0, #0
 800b9ce:	f04f 0c0a 	mov.w	ip, #10
 800b9d2:	4621      	mov	r1, r4
 800b9d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9d8:	3b30      	subs	r3, #48	; 0x30
 800b9da:	2b09      	cmp	r3, #9
 800b9dc:	d94d      	bls.n	800ba7a <_vfiprintf_r+0x1a6>
 800b9de:	b1b0      	cbz	r0, 800ba0e <_vfiprintf_r+0x13a>
 800b9e0:	9207      	str	r2, [sp, #28]
 800b9e2:	e014      	b.n	800ba0e <_vfiprintf_r+0x13a>
 800b9e4:	eba0 0308 	sub.w	r3, r0, r8
 800b9e8:	fa09 f303 	lsl.w	r3, r9, r3
 800b9ec:	4313      	orrs	r3, r2
 800b9ee:	9304      	str	r3, [sp, #16]
 800b9f0:	46a2      	mov	sl, r4
 800b9f2:	e7d2      	b.n	800b99a <_vfiprintf_r+0xc6>
 800b9f4:	9b03      	ldr	r3, [sp, #12]
 800b9f6:	1d19      	adds	r1, r3, #4
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	9103      	str	r1, [sp, #12]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	bfbb      	ittet	lt
 800ba00:	425b      	neglt	r3, r3
 800ba02:	f042 0202 	orrlt.w	r2, r2, #2
 800ba06:	9307      	strge	r3, [sp, #28]
 800ba08:	9307      	strlt	r3, [sp, #28]
 800ba0a:	bfb8      	it	lt
 800ba0c:	9204      	strlt	r2, [sp, #16]
 800ba0e:	7823      	ldrb	r3, [r4, #0]
 800ba10:	2b2e      	cmp	r3, #46	; 0x2e
 800ba12:	d10c      	bne.n	800ba2e <_vfiprintf_r+0x15a>
 800ba14:	7863      	ldrb	r3, [r4, #1]
 800ba16:	2b2a      	cmp	r3, #42	; 0x2a
 800ba18:	d134      	bne.n	800ba84 <_vfiprintf_r+0x1b0>
 800ba1a:	9b03      	ldr	r3, [sp, #12]
 800ba1c:	1d1a      	adds	r2, r3, #4
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	9203      	str	r2, [sp, #12]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	bfb8      	it	lt
 800ba26:	f04f 33ff 	movlt.w	r3, #4294967295
 800ba2a:	3402      	adds	r4, #2
 800ba2c:	9305      	str	r3, [sp, #20]
 800ba2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bb04 <_vfiprintf_r+0x230>
 800ba32:	7821      	ldrb	r1, [r4, #0]
 800ba34:	2203      	movs	r2, #3
 800ba36:	4650      	mov	r0, sl
 800ba38:	f7f4 fbea 	bl	8000210 <memchr>
 800ba3c:	b138      	cbz	r0, 800ba4e <_vfiprintf_r+0x17a>
 800ba3e:	9b04      	ldr	r3, [sp, #16]
 800ba40:	eba0 000a 	sub.w	r0, r0, sl
 800ba44:	2240      	movs	r2, #64	; 0x40
 800ba46:	4082      	lsls	r2, r0
 800ba48:	4313      	orrs	r3, r2
 800ba4a:	3401      	adds	r4, #1
 800ba4c:	9304      	str	r3, [sp, #16]
 800ba4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba52:	4829      	ldr	r0, [pc, #164]	; (800baf8 <_vfiprintf_r+0x224>)
 800ba54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba58:	2206      	movs	r2, #6
 800ba5a:	f7f4 fbd9 	bl	8000210 <memchr>
 800ba5e:	2800      	cmp	r0, #0
 800ba60:	d03f      	beq.n	800bae2 <_vfiprintf_r+0x20e>
 800ba62:	4b26      	ldr	r3, [pc, #152]	; (800bafc <_vfiprintf_r+0x228>)
 800ba64:	bb1b      	cbnz	r3, 800baae <_vfiprintf_r+0x1da>
 800ba66:	9b03      	ldr	r3, [sp, #12]
 800ba68:	3307      	adds	r3, #7
 800ba6a:	f023 0307 	bic.w	r3, r3, #7
 800ba6e:	3308      	adds	r3, #8
 800ba70:	9303      	str	r3, [sp, #12]
 800ba72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba74:	443b      	add	r3, r7
 800ba76:	9309      	str	r3, [sp, #36]	; 0x24
 800ba78:	e768      	b.n	800b94c <_vfiprintf_r+0x78>
 800ba7a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba7e:	460c      	mov	r4, r1
 800ba80:	2001      	movs	r0, #1
 800ba82:	e7a6      	b.n	800b9d2 <_vfiprintf_r+0xfe>
 800ba84:	2300      	movs	r3, #0
 800ba86:	3401      	adds	r4, #1
 800ba88:	9305      	str	r3, [sp, #20]
 800ba8a:	4619      	mov	r1, r3
 800ba8c:	f04f 0c0a 	mov.w	ip, #10
 800ba90:	4620      	mov	r0, r4
 800ba92:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba96:	3a30      	subs	r2, #48	; 0x30
 800ba98:	2a09      	cmp	r2, #9
 800ba9a:	d903      	bls.n	800baa4 <_vfiprintf_r+0x1d0>
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d0c6      	beq.n	800ba2e <_vfiprintf_r+0x15a>
 800baa0:	9105      	str	r1, [sp, #20]
 800baa2:	e7c4      	b.n	800ba2e <_vfiprintf_r+0x15a>
 800baa4:	fb0c 2101 	mla	r1, ip, r1, r2
 800baa8:	4604      	mov	r4, r0
 800baaa:	2301      	movs	r3, #1
 800baac:	e7f0      	b.n	800ba90 <_vfiprintf_r+0x1bc>
 800baae:	ab03      	add	r3, sp, #12
 800bab0:	9300      	str	r3, [sp, #0]
 800bab2:	462a      	mov	r2, r5
 800bab4:	4b12      	ldr	r3, [pc, #72]	; (800bb00 <_vfiprintf_r+0x22c>)
 800bab6:	a904      	add	r1, sp, #16
 800bab8:	4630      	mov	r0, r6
 800baba:	f7fc f837 	bl	8007b2c <_printf_float>
 800babe:	4607      	mov	r7, r0
 800bac0:	1c78      	adds	r0, r7, #1
 800bac2:	d1d6      	bne.n	800ba72 <_vfiprintf_r+0x19e>
 800bac4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bac6:	07d9      	lsls	r1, r3, #31
 800bac8:	d405      	bmi.n	800bad6 <_vfiprintf_r+0x202>
 800baca:	89ab      	ldrh	r3, [r5, #12]
 800bacc:	059a      	lsls	r2, r3, #22
 800bace:	d402      	bmi.n	800bad6 <_vfiprintf_r+0x202>
 800bad0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bad2:	f7fd f8d8 	bl	8008c86 <__retarget_lock_release_recursive>
 800bad6:	89ab      	ldrh	r3, [r5, #12]
 800bad8:	065b      	lsls	r3, r3, #25
 800bada:	f53f af1d 	bmi.w	800b918 <_vfiprintf_r+0x44>
 800bade:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bae0:	e71c      	b.n	800b91c <_vfiprintf_r+0x48>
 800bae2:	ab03      	add	r3, sp, #12
 800bae4:	9300      	str	r3, [sp, #0]
 800bae6:	462a      	mov	r2, r5
 800bae8:	4b05      	ldr	r3, [pc, #20]	; (800bb00 <_vfiprintf_r+0x22c>)
 800baea:	a904      	add	r1, sp, #16
 800baec:	4630      	mov	r0, r6
 800baee:	f7fc fac1 	bl	8008074 <_printf_i>
 800baf2:	e7e4      	b.n	800babe <_vfiprintf_r+0x1ea>
 800baf4:	0800d011 	.word	0x0800d011
 800baf8:	0800d01b 	.word	0x0800d01b
 800bafc:	08007b2d 	.word	0x08007b2d
 800bb00:	0800b8af 	.word	0x0800b8af
 800bb04:	0800d017 	.word	0x0800d017

0800bb08 <_scanf_chars>:
 800bb08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb0c:	4615      	mov	r5, r2
 800bb0e:	688a      	ldr	r2, [r1, #8]
 800bb10:	4680      	mov	r8, r0
 800bb12:	460c      	mov	r4, r1
 800bb14:	b932      	cbnz	r2, 800bb24 <_scanf_chars+0x1c>
 800bb16:	698a      	ldr	r2, [r1, #24]
 800bb18:	2a00      	cmp	r2, #0
 800bb1a:	bf0c      	ite	eq
 800bb1c:	2201      	moveq	r2, #1
 800bb1e:	f04f 32ff 	movne.w	r2, #4294967295
 800bb22:	608a      	str	r2, [r1, #8]
 800bb24:	6822      	ldr	r2, [r4, #0]
 800bb26:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800bbb8 <_scanf_chars+0xb0>
 800bb2a:	06d1      	lsls	r1, r2, #27
 800bb2c:	bf5f      	itttt	pl
 800bb2e:	681a      	ldrpl	r2, [r3, #0]
 800bb30:	1d11      	addpl	r1, r2, #4
 800bb32:	6019      	strpl	r1, [r3, #0]
 800bb34:	6816      	ldrpl	r6, [r2, #0]
 800bb36:	2700      	movs	r7, #0
 800bb38:	69a0      	ldr	r0, [r4, #24]
 800bb3a:	b188      	cbz	r0, 800bb60 <_scanf_chars+0x58>
 800bb3c:	2801      	cmp	r0, #1
 800bb3e:	d107      	bne.n	800bb50 <_scanf_chars+0x48>
 800bb40:	682a      	ldr	r2, [r5, #0]
 800bb42:	7811      	ldrb	r1, [r2, #0]
 800bb44:	6962      	ldr	r2, [r4, #20]
 800bb46:	5c52      	ldrb	r2, [r2, r1]
 800bb48:	b952      	cbnz	r2, 800bb60 <_scanf_chars+0x58>
 800bb4a:	2f00      	cmp	r7, #0
 800bb4c:	d031      	beq.n	800bbb2 <_scanf_chars+0xaa>
 800bb4e:	e022      	b.n	800bb96 <_scanf_chars+0x8e>
 800bb50:	2802      	cmp	r0, #2
 800bb52:	d120      	bne.n	800bb96 <_scanf_chars+0x8e>
 800bb54:	682b      	ldr	r3, [r5, #0]
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	f819 3003 	ldrb.w	r3, [r9, r3]
 800bb5c:	071b      	lsls	r3, r3, #28
 800bb5e:	d41a      	bmi.n	800bb96 <_scanf_chars+0x8e>
 800bb60:	6823      	ldr	r3, [r4, #0]
 800bb62:	06da      	lsls	r2, r3, #27
 800bb64:	bf5e      	ittt	pl
 800bb66:	682b      	ldrpl	r3, [r5, #0]
 800bb68:	781b      	ldrbpl	r3, [r3, #0]
 800bb6a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800bb6e:	682a      	ldr	r2, [r5, #0]
 800bb70:	686b      	ldr	r3, [r5, #4]
 800bb72:	3201      	adds	r2, #1
 800bb74:	602a      	str	r2, [r5, #0]
 800bb76:	68a2      	ldr	r2, [r4, #8]
 800bb78:	3b01      	subs	r3, #1
 800bb7a:	3a01      	subs	r2, #1
 800bb7c:	606b      	str	r3, [r5, #4]
 800bb7e:	3701      	adds	r7, #1
 800bb80:	60a2      	str	r2, [r4, #8]
 800bb82:	b142      	cbz	r2, 800bb96 <_scanf_chars+0x8e>
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	dcd7      	bgt.n	800bb38 <_scanf_chars+0x30>
 800bb88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bb8c:	4629      	mov	r1, r5
 800bb8e:	4640      	mov	r0, r8
 800bb90:	4798      	blx	r3
 800bb92:	2800      	cmp	r0, #0
 800bb94:	d0d0      	beq.n	800bb38 <_scanf_chars+0x30>
 800bb96:	6823      	ldr	r3, [r4, #0]
 800bb98:	f013 0310 	ands.w	r3, r3, #16
 800bb9c:	d105      	bne.n	800bbaa <_scanf_chars+0xa2>
 800bb9e:	68e2      	ldr	r2, [r4, #12]
 800bba0:	3201      	adds	r2, #1
 800bba2:	60e2      	str	r2, [r4, #12]
 800bba4:	69a2      	ldr	r2, [r4, #24]
 800bba6:	b102      	cbz	r2, 800bbaa <_scanf_chars+0xa2>
 800bba8:	7033      	strb	r3, [r6, #0]
 800bbaa:	6923      	ldr	r3, [r4, #16]
 800bbac:	443b      	add	r3, r7
 800bbae:	6123      	str	r3, [r4, #16]
 800bbb0:	2000      	movs	r0, #0
 800bbb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbb6:	bf00      	nop
 800bbb8:	0800cf11 	.word	0x0800cf11

0800bbbc <_scanf_i>:
 800bbbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc0:	4698      	mov	r8, r3
 800bbc2:	4b74      	ldr	r3, [pc, #464]	; (800bd94 <_scanf_i+0x1d8>)
 800bbc4:	460c      	mov	r4, r1
 800bbc6:	4682      	mov	sl, r0
 800bbc8:	4616      	mov	r6, r2
 800bbca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bbce:	b087      	sub	sp, #28
 800bbd0:	ab03      	add	r3, sp, #12
 800bbd2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bbd6:	4b70      	ldr	r3, [pc, #448]	; (800bd98 <_scanf_i+0x1dc>)
 800bbd8:	69a1      	ldr	r1, [r4, #24]
 800bbda:	4a70      	ldr	r2, [pc, #448]	; (800bd9c <_scanf_i+0x1e0>)
 800bbdc:	2903      	cmp	r1, #3
 800bbde:	bf18      	it	ne
 800bbe0:	461a      	movne	r2, r3
 800bbe2:	68a3      	ldr	r3, [r4, #8]
 800bbe4:	9201      	str	r2, [sp, #4]
 800bbe6:	1e5a      	subs	r2, r3, #1
 800bbe8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800bbec:	bf88      	it	hi
 800bbee:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bbf2:	4627      	mov	r7, r4
 800bbf4:	bf82      	ittt	hi
 800bbf6:	eb03 0905 	addhi.w	r9, r3, r5
 800bbfa:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bbfe:	60a3      	strhi	r3, [r4, #8]
 800bc00:	f857 3b1c 	ldr.w	r3, [r7], #28
 800bc04:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800bc08:	bf98      	it	ls
 800bc0a:	f04f 0900 	movls.w	r9, #0
 800bc0e:	6023      	str	r3, [r4, #0]
 800bc10:	463d      	mov	r5, r7
 800bc12:	f04f 0b00 	mov.w	fp, #0
 800bc16:	6831      	ldr	r1, [r6, #0]
 800bc18:	ab03      	add	r3, sp, #12
 800bc1a:	7809      	ldrb	r1, [r1, #0]
 800bc1c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800bc20:	2202      	movs	r2, #2
 800bc22:	f7f4 faf5 	bl	8000210 <memchr>
 800bc26:	b328      	cbz	r0, 800bc74 <_scanf_i+0xb8>
 800bc28:	f1bb 0f01 	cmp.w	fp, #1
 800bc2c:	d159      	bne.n	800bce2 <_scanf_i+0x126>
 800bc2e:	6862      	ldr	r2, [r4, #4]
 800bc30:	b92a      	cbnz	r2, 800bc3e <_scanf_i+0x82>
 800bc32:	6822      	ldr	r2, [r4, #0]
 800bc34:	2308      	movs	r3, #8
 800bc36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bc3a:	6063      	str	r3, [r4, #4]
 800bc3c:	6022      	str	r2, [r4, #0]
 800bc3e:	6822      	ldr	r2, [r4, #0]
 800bc40:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800bc44:	6022      	str	r2, [r4, #0]
 800bc46:	68a2      	ldr	r2, [r4, #8]
 800bc48:	1e51      	subs	r1, r2, #1
 800bc4a:	60a1      	str	r1, [r4, #8]
 800bc4c:	b192      	cbz	r2, 800bc74 <_scanf_i+0xb8>
 800bc4e:	6832      	ldr	r2, [r6, #0]
 800bc50:	1c51      	adds	r1, r2, #1
 800bc52:	6031      	str	r1, [r6, #0]
 800bc54:	7812      	ldrb	r2, [r2, #0]
 800bc56:	f805 2b01 	strb.w	r2, [r5], #1
 800bc5a:	6872      	ldr	r2, [r6, #4]
 800bc5c:	3a01      	subs	r2, #1
 800bc5e:	2a00      	cmp	r2, #0
 800bc60:	6072      	str	r2, [r6, #4]
 800bc62:	dc07      	bgt.n	800bc74 <_scanf_i+0xb8>
 800bc64:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800bc68:	4631      	mov	r1, r6
 800bc6a:	4650      	mov	r0, sl
 800bc6c:	4790      	blx	r2
 800bc6e:	2800      	cmp	r0, #0
 800bc70:	f040 8085 	bne.w	800bd7e <_scanf_i+0x1c2>
 800bc74:	f10b 0b01 	add.w	fp, fp, #1
 800bc78:	f1bb 0f03 	cmp.w	fp, #3
 800bc7c:	d1cb      	bne.n	800bc16 <_scanf_i+0x5a>
 800bc7e:	6863      	ldr	r3, [r4, #4]
 800bc80:	b90b      	cbnz	r3, 800bc86 <_scanf_i+0xca>
 800bc82:	230a      	movs	r3, #10
 800bc84:	6063      	str	r3, [r4, #4]
 800bc86:	6863      	ldr	r3, [r4, #4]
 800bc88:	4945      	ldr	r1, [pc, #276]	; (800bda0 <_scanf_i+0x1e4>)
 800bc8a:	6960      	ldr	r0, [r4, #20]
 800bc8c:	1ac9      	subs	r1, r1, r3
 800bc8e:	f000 f999 	bl	800bfc4 <__sccl>
 800bc92:	f04f 0b00 	mov.w	fp, #0
 800bc96:	68a3      	ldr	r3, [r4, #8]
 800bc98:	6822      	ldr	r2, [r4, #0]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d03d      	beq.n	800bd1a <_scanf_i+0x15e>
 800bc9e:	6831      	ldr	r1, [r6, #0]
 800bca0:	6960      	ldr	r0, [r4, #20]
 800bca2:	f891 c000 	ldrb.w	ip, [r1]
 800bca6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800bcaa:	2800      	cmp	r0, #0
 800bcac:	d035      	beq.n	800bd1a <_scanf_i+0x15e>
 800bcae:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800bcb2:	d124      	bne.n	800bcfe <_scanf_i+0x142>
 800bcb4:	0510      	lsls	r0, r2, #20
 800bcb6:	d522      	bpl.n	800bcfe <_scanf_i+0x142>
 800bcb8:	f10b 0b01 	add.w	fp, fp, #1
 800bcbc:	f1b9 0f00 	cmp.w	r9, #0
 800bcc0:	d003      	beq.n	800bcca <_scanf_i+0x10e>
 800bcc2:	3301      	adds	r3, #1
 800bcc4:	f109 39ff 	add.w	r9, r9, #4294967295
 800bcc8:	60a3      	str	r3, [r4, #8]
 800bcca:	6873      	ldr	r3, [r6, #4]
 800bccc:	3b01      	subs	r3, #1
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	6073      	str	r3, [r6, #4]
 800bcd2:	dd1b      	ble.n	800bd0c <_scanf_i+0x150>
 800bcd4:	6833      	ldr	r3, [r6, #0]
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	6033      	str	r3, [r6, #0]
 800bcda:	68a3      	ldr	r3, [r4, #8]
 800bcdc:	3b01      	subs	r3, #1
 800bcde:	60a3      	str	r3, [r4, #8]
 800bce0:	e7d9      	b.n	800bc96 <_scanf_i+0xda>
 800bce2:	f1bb 0f02 	cmp.w	fp, #2
 800bce6:	d1ae      	bne.n	800bc46 <_scanf_i+0x8a>
 800bce8:	6822      	ldr	r2, [r4, #0]
 800bcea:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800bcee:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800bcf2:	d1bf      	bne.n	800bc74 <_scanf_i+0xb8>
 800bcf4:	2310      	movs	r3, #16
 800bcf6:	6063      	str	r3, [r4, #4]
 800bcf8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bcfc:	e7a2      	b.n	800bc44 <_scanf_i+0x88>
 800bcfe:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800bd02:	6022      	str	r2, [r4, #0]
 800bd04:	780b      	ldrb	r3, [r1, #0]
 800bd06:	f805 3b01 	strb.w	r3, [r5], #1
 800bd0a:	e7de      	b.n	800bcca <_scanf_i+0x10e>
 800bd0c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bd10:	4631      	mov	r1, r6
 800bd12:	4650      	mov	r0, sl
 800bd14:	4798      	blx	r3
 800bd16:	2800      	cmp	r0, #0
 800bd18:	d0df      	beq.n	800bcda <_scanf_i+0x11e>
 800bd1a:	6823      	ldr	r3, [r4, #0]
 800bd1c:	05d9      	lsls	r1, r3, #23
 800bd1e:	d50d      	bpl.n	800bd3c <_scanf_i+0x180>
 800bd20:	42bd      	cmp	r5, r7
 800bd22:	d909      	bls.n	800bd38 <_scanf_i+0x17c>
 800bd24:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800bd28:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd2c:	4632      	mov	r2, r6
 800bd2e:	4650      	mov	r0, sl
 800bd30:	4798      	blx	r3
 800bd32:	f105 39ff 	add.w	r9, r5, #4294967295
 800bd36:	464d      	mov	r5, r9
 800bd38:	42bd      	cmp	r5, r7
 800bd3a:	d028      	beq.n	800bd8e <_scanf_i+0x1d2>
 800bd3c:	6822      	ldr	r2, [r4, #0]
 800bd3e:	f012 0210 	ands.w	r2, r2, #16
 800bd42:	d113      	bne.n	800bd6c <_scanf_i+0x1b0>
 800bd44:	702a      	strb	r2, [r5, #0]
 800bd46:	6863      	ldr	r3, [r4, #4]
 800bd48:	9e01      	ldr	r6, [sp, #4]
 800bd4a:	4639      	mov	r1, r7
 800bd4c:	4650      	mov	r0, sl
 800bd4e:	47b0      	blx	r6
 800bd50:	f8d8 3000 	ldr.w	r3, [r8]
 800bd54:	6821      	ldr	r1, [r4, #0]
 800bd56:	1d1a      	adds	r2, r3, #4
 800bd58:	f8c8 2000 	str.w	r2, [r8]
 800bd5c:	f011 0f20 	tst.w	r1, #32
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	d00f      	beq.n	800bd84 <_scanf_i+0x1c8>
 800bd64:	6018      	str	r0, [r3, #0]
 800bd66:	68e3      	ldr	r3, [r4, #12]
 800bd68:	3301      	adds	r3, #1
 800bd6a:	60e3      	str	r3, [r4, #12]
 800bd6c:	6923      	ldr	r3, [r4, #16]
 800bd6e:	1bed      	subs	r5, r5, r7
 800bd70:	445d      	add	r5, fp
 800bd72:	442b      	add	r3, r5
 800bd74:	6123      	str	r3, [r4, #16]
 800bd76:	2000      	movs	r0, #0
 800bd78:	b007      	add	sp, #28
 800bd7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd7e:	f04f 0b00 	mov.w	fp, #0
 800bd82:	e7ca      	b.n	800bd1a <_scanf_i+0x15e>
 800bd84:	07ca      	lsls	r2, r1, #31
 800bd86:	bf4c      	ite	mi
 800bd88:	8018      	strhmi	r0, [r3, #0]
 800bd8a:	6018      	strpl	r0, [r3, #0]
 800bd8c:	e7eb      	b.n	800bd66 <_scanf_i+0x1aa>
 800bd8e:	2001      	movs	r0, #1
 800bd90:	e7f2      	b.n	800bd78 <_scanf_i+0x1bc>
 800bd92:	bf00      	nop
 800bd94:	0800cc70 	.word	0x0800cc70
 800bd98:	0800c9f5 	.word	0x0800c9f5
 800bd9c:	0800b229 	.word	0x0800b229
 800bda0:	0800d032 	.word	0x0800d032

0800bda4 <__sflush_r>:
 800bda4:	898a      	ldrh	r2, [r1, #12]
 800bda6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdaa:	4605      	mov	r5, r0
 800bdac:	0710      	lsls	r0, r2, #28
 800bdae:	460c      	mov	r4, r1
 800bdb0:	d458      	bmi.n	800be64 <__sflush_r+0xc0>
 800bdb2:	684b      	ldr	r3, [r1, #4]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	dc05      	bgt.n	800bdc4 <__sflush_r+0x20>
 800bdb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	dc02      	bgt.n	800bdc4 <__sflush_r+0x20>
 800bdbe:	2000      	movs	r0, #0
 800bdc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bdc6:	2e00      	cmp	r6, #0
 800bdc8:	d0f9      	beq.n	800bdbe <__sflush_r+0x1a>
 800bdca:	2300      	movs	r3, #0
 800bdcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bdd0:	682f      	ldr	r7, [r5, #0]
 800bdd2:	6a21      	ldr	r1, [r4, #32]
 800bdd4:	602b      	str	r3, [r5, #0]
 800bdd6:	d032      	beq.n	800be3e <__sflush_r+0x9a>
 800bdd8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bdda:	89a3      	ldrh	r3, [r4, #12]
 800bddc:	075a      	lsls	r2, r3, #29
 800bdde:	d505      	bpl.n	800bdec <__sflush_r+0x48>
 800bde0:	6863      	ldr	r3, [r4, #4]
 800bde2:	1ac0      	subs	r0, r0, r3
 800bde4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bde6:	b10b      	cbz	r3, 800bdec <__sflush_r+0x48>
 800bde8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bdea:	1ac0      	subs	r0, r0, r3
 800bdec:	2300      	movs	r3, #0
 800bdee:	4602      	mov	r2, r0
 800bdf0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bdf2:	6a21      	ldr	r1, [r4, #32]
 800bdf4:	4628      	mov	r0, r5
 800bdf6:	47b0      	blx	r6
 800bdf8:	1c43      	adds	r3, r0, #1
 800bdfa:	89a3      	ldrh	r3, [r4, #12]
 800bdfc:	d106      	bne.n	800be0c <__sflush_r+0x68>
 800bdfe:	6829      	ldr	r1, [r5, #0]
 800be00:	291d      	cmp	r1, #29
 800be02:	d82b      	bhi.n	800be5c <__sflush_r+0xb8>
 800be04:	4a29      	ldr	r2, [pc, #164]	; (800beac <__sflush_r+0x108>)
 800be06:	410a      	asrs	r2, r1
 800be08:	07d6      	lsls	r6, r2, #31
 800be0a:	d427      	bmi.n	800be5c <__sflush_r+0xb8>
 800be0c:	2200      	movs	r2, #0
 800be0e:	6062      	str	r2, [r4, #4]
 800be10:	04d9      	lsls	r1, r3, #19
 800be12:	6922      	ldr	r2, [r4, #16]
 800be14:	6022      	str	r2, [r4, #0]
 800be16:	d504      	bpl.n	800be22 <__sflush_r+0x7e>
 800be18:	1c42      	adds	r2, r0, #1
 800be1a:	d101      	bne.n	800be20 <__sflush_r+0x7c>
 800be1c:	682b      	ldr	r3, [r5, #0]
 800be1e:	b903      	cbnz	r3, 800be22 <__sflush_r+0x7e>
 800be20:	6560      	str	r0, [r4, #84]	; 0x54
 800be22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be24:	602f      	str	r7, [r5, #0]
 800be26:	2900      	cmp	r1, #0
 800be28:	d0c9      	beq.n	800bdbe <__sflush_r+0x1a>
 800be2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be2e:	4299      	cmp	r1, r3
 800be30:	d002      	beq.n	800be38 <__sflush_r+0x94>
 800be32:	4628      	mov	r0, r5
 800be34:	f7fd fdb6 	bl	80099a4 <_free_r>
 800be38:	2000      	movs	r0, #0
 800be3a:	6360      	str	r0, [r4, #52]	; 0x34
 800be3c:	e7c0      	b.n	800bdc0 <__sflush_r+0x1c>
 800be3e:	2301      	movs	r3, #1
 800be40:	4628      	mov	r0, r5
 800be42:	47b0      	blx	r6
 800be44:	1c41      	adds	r1, r0, #1
 800be46:	d1c8      	bne.n	800bdda <__sflush_r+0x36>
 800be48:	682b      	ldr	r3, [r5, #0]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d0c5      	beq.n	800bdda <__sflush_r+0x36>
 800be4e:	2b1d      	cmp	r3, #29
 800be50:	d001      	beq.n	800be56 <__sflush_r+0xb2>
 800be52:	2b16      	cmp	r3, #22
 800be54:	d101      	bne.n	800be5a <__sflush_r+0xb6>
 800be56:	602f      	str	r7, [r5, #0]
 800be58:	e7b1      	b.n	800bdbe <__sflush_r+0x1a>
 800be5a:	89a3      	ldrh	r3, [r4, #12]
 800be5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be60:	81a3      	strh	r3, [r4, #12]
 800be62:	e7ad      	b.n	800bdc0 <__sflush_r+0x1c>
 800be64:	690f      	ldr	r7, [r1, #16]
 800be66:	2f00      	cmp	r7, #0
 800be68:	d0a9      	beq.n	800bdbe <__sflush_r+0x1a>
 800be6a:	0793      	lsls	r3, r2, #30
 800be6c:	680e      	ldr	r6, [r1, #0]
 800be6e:	bf08      	it	eq
 800be70:	694b      	ldreq	r3, [r1, #20]
 800be72:	600f      	str	r7, [r1, #0]
 800be74:	bf18      	it	ne
 800be76:	2300      	movne	r3, #0
 800be78:	eba6 0807 	sub.w	r8, r6, r7
 800be7c:	608b      	str	r3, [r1, #8]
 800be7e:	f1b8 0f00 	cmp.w	r8, #0
 800be82:	dd9c      	ble.n	800bdbe <__sflush_r+0x1a>
 800be84:	6a21      	ldr	r1, [r4, #32]
 800be86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800be88:	4643      	mov	r3, r8
 800be8a:	463a      	mov	r2, r7
 800be8c:	4628      	mov	r0, r5
 800be8e:	47b0      	blx	r6
 800be90:	2800      	cmp	r0, #0
 800be92:	dc06      	bgt.n	800bea2 <__sflush_r+0xfe>
 800be94:	89a3      	ldrh	r3, [r4, #12]
 800be96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be9a:	81a3      	strh	r3, [r4, #12]
 800be9c:	f04f 30ff 	mov.w	r0, #4294967295
 800bea0:	e78e      	b.n	800bdc0 <__sflush_r+0x1c>
 800bea2:	4407      	add	r7, r0
 800bea4:	eba8 0800 	sub.w	r8, r8, r0
 800bea8:	e7e9      	b.n	800be7e <__sflush_r+0xda>
 800beaa:	bf00      	nop
 800beac:	dfbffffe 	.word	0xdfbffffe

0800beb0 <_fflush_r>:
 800beb0:	b538      	push	{r3, r4, r5, lr}
 800beb2:	690b      	ldr	r3, [r1, #16]
 800beb4:	4605      	mov	r5, r0
 800beb6:	460c      	mov	r4, r1
 800beb8:	b913      	cbnz	r3, 800bec0 <_fflush_r+0x10>
 800beba:	2500      	movs	r5, #0
 800bebc:	4628      	mov	r0, r5
 800bebe:	bd38      	pop	{r3, r4, r5, pc}
 800bec0:	b118      	cbz	r0, 800beca <_fflush_r+0x1a>
 800bec2:	6a03      	ldr	r3, [r0, #32]
 800bec4:	b90b      	cbnz	r3, 800beca <_fflush_r+0x1a>
 800bec6:	f7fc fc81 	bl	80087cc <__sinit>
 800beca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d0f3      	beq.n	800beba <_fflush_r+0xa>
 800bed2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bed4:	07d0      	lsls	r0, r2, #31
 800bed6:	d404      	bmi.n	800bee2 <_fflush_r+0x32>
 800bed8:	0599      	lsls	r1, r3, #22
 800beda:	d402      	bmi.n	800bee2 <_fflush_r+0x32>
 800bedc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bede:	f7fc fed1 	bl	8008c84 <__retarget_lock_acquire_recursive>
 800bee2:	4628      	mov	r0, r5
 800bee4:	4621      	mov	r1, r4
 800bee6:	f7ff ff5d 	bl	800bda4 <__sflush_r>
 800beea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800beec:	07da      	lsls	r2, r3, #31
 800beee:	4605      	mov	r5, r0
 800bef0:	d4e4      	bmi.n	800bebc <_fflush_r+0xc>
 800bef2:	89a3      	ldrh	r3, [r4, #12]
 800bef4:	059b      	lsls	r3, r3, #22
 800bef6:	d4e1      	bmi.n	800bebc <_fflush_r+0xc>
 800bef8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800befa:	f7fc fec4 	bl	8008c86 <__retarget_lock_release_recursive>
 800befe:	e7dd      	b.n	800bebc <_fflush_r+0xc>

0800bf00 <__swhatbuf_r>:
 800bf00:	b570      	push	{r4, r5, r6, lr}
 800bf02:	460c      	mov	r4, r1
 800bf04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf08:	2900      	cmp	r1, #0
 800bf0a:	b096      	sub	sp, #88	; 0x58
 800bf0c:	4615      	mov	r5, r2
 800bf0e:	461e      	mov	r6, r3
 800bf10:	da0d      	bge.n	800bf2e <__swhatbuf_r+0x2e>
 800bf12:	89a3      	ldrh	r3, [r4, #12]
 800bf14:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bf18:	f04f 0100 	mov.w	r1, #0
 800bf1c:	bf0c      	ite	eq
 800bf1e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bf22:	2340      	movne	r3, #64	; 0x40
 800bf24:	2000      	movs	r0, #0
 800bf26:	6031      	str	r1, [r6, #0]
 800bf28:	602b      	str	r3, [r5, #0]
 800bf2a:	b016      	add	sp, #88	; 0x58
 800bf2c:	bd70      	pop	{r4, r5, r6, pc}
 800bf2e:	466a      	mov	r2, sp
 800bf30:	f000 f8e8 	bl	800c104 <_fstat_r>
 800bf34:	2800      	cmp	r0, #0
 800bf36:	dbec      	blt.n	800bf12 <__swhatbuf_r+0x12>
 800bf38:	9901      	ldr	r1, [sp, #4]
 800bf3a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bf3e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bf42:	4259      	negs	r1, r3
 800bf44:	4159      	adcs	r1, r3
 800bf46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf4a:	e7eb      	b.n	800bf24 <__swhatbuf_r+0x24>

0800bf4c <__smakebuf_r>:
 800bf4c:	898b      	ldrh	r3, [r1, #12]
 800bf4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bf50:	079d      	lsls	r5, r3, #30
 800bf52:	4606      	mov	r6, r0
 800bf54:	460c      	mov	r4, r1
 800bf56:	d507      	bpl.n	800bf68 <__smakebuf_r+0x1c>
 800bf58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bf5c:	6023      	str	r3, [r4, #0]
 800bf5e:	6123      	str	r3, [r4, #16]
 800bf60:	2301      	movs	r3, #1
 800bf62:	6163      	str	r3, [r4, #20]
 800bf64:	b002      	add	sp, #8
 800bf66:	bd70      	pop	{r4, r5, r6, pc}
 800bf68:	ab01      	add	r3, sp, #4
 800bf6a:	466a      	mov	r2, sp
 800bf6c:	f7ff ffc8 	bl	800bf00 <__swhatbuf_r>
 800bf70:	9900      	ldr	r1, [sp, #0]
 800bf72:	4605      	mov	r5, r0
 800bf74:	4630      	mov	r0, r6
 800bf76:	f7fd fd89 	bl	8009a8c <_malloc_r>
 800bf7a:	b948      	cbnz	r0, 800bf90 <__smakebuf_r+0x44>
 800bf7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf80:	059a      	lsls	r2, r3, #22
 800bf82:	d4ef      	bmi.n	800bf64 <__smakebuf_r+0x18>
 800bf84:	f023 0303 	bic.w	r3, r3, #3
 800bf88:	f043 0302 	orr.w	r3, r3, #2
 800bf8c:	81a3      	strh	r3, [r4, #12]
 800bf8e:	e7e3      	b.n	800bf58 <__smakebuf_r+0xc>
 800bf90:	89a3      	ldrh	r3, [r4, #12]
 800bf92:	6020      	str	r0, [r4, #0]
 800bf94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf98:	81a3      	strh	r3, [r4, #12]
 800bf9a:	9b00      	ldr	r3, [sp, #0]
 800bf9c:	6163      	str	r3, [r4, #20]
 800bf9e:	9b01      	ldr	r3, [sp, #4]
 800bfa0:	6120      	str	r0, [r4, #16]
 800bfa2:	b15b      	cbz	r3, 800bfbc <__smakebuf_r+0x70>
 800bfa4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfa8:	4630      	mov	r0, r6
 800bfaa:	f000 f8bd 	bl	800c128 <_isatty_r>
 800bfae:	b128      	cbz	r0, 800bfbc <__smakebuf_r+0x70>
 800bfb0:	89a3      	ldrh	r3, [r4, #12]
 800bfb2:	f023 0303 	bic.w	r3, r3, #3
 800bfb6:	f043 0301 	orr.w	r3, r3, #1
 800bfba:	81a3      	strh	r3, [r4, #12]
 800bfbc:	89a3      	ldrh	r3, [r4, #12]
 800bfbe:	431d      	orrs	r5, r3
 800bfc0:	81a5      	strh	r5, [r4, #12]
 800bfc2:	e7cf      	b.n	800bf64 <__smakebuf_r+0x18>

0800bfc4 <__sccl>:
 800bfc4:	b570      	push	{r4, r5, r6, lr}
 800bfc6:	780b      	ldrb	r3, [r1, #0]
 800bfc8:	4604      	mov	r4, r0
 800bfca:	2b5e      	cmp	r3, #94	; 0x5e
 800bfcc:	bf0b      	itete	eq
 800bfce:	784b      	ldrbeq	r3, [r1, #1]
 800bfd0:	1c4a      	addne	r2, r1, #1
 800bfd2:	1c8a      	addeq	r2, r1, #2
 800bfd4:	2100      	movne	r1, #0
 800bfd6:	bf08      	it	eq
 800bfd8:	2101      	moveq	r1, #1
 800bfda:	3801      	subs	r0, #1
 800bfdc:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800bfe0:	f800 1f01 	strb.w	r1, [r0, #1]!
 800bfe4:	42a8      	cmp	r0, r5
 800bfe6:	d1fb      	bne.n	800bfe0 <__sccl+0x1c>
 800bfe8:	b90b      	cbnz	r3, 800bfee <__sccl+0x2a>
 800bfea:	1e50      	subs	r0, r2, #1
 800bfec:	bd70      	pop	{r4, r5, r6, pc}
 800bfee:	f081 0101 	eor.w	r1, r1, #1
 800bff2:	54e1      	strb	r1, [r4, r3]
 800bff4:	4610      	mov	r0, r2
 800bff6:	4602      	mov	r2, r0
 800bff8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800bffc:	2d2d      	cmp	r5, #45	; 0x2d
 800bffe:	d005      	beq.n	800c00c <__sccl+0x48>
 800c000:	2d5d      	cmp	r5, #93	; 0x5d
 800c002:	d016      	beq.n	800c032 <__sccl+0x6e>
 800c004:	2d00      	cmp	r5, #0
 800c006:	d0f1      	beq.n	800bfec <__sccl+0x28>
 800c008:	462b      	mov	r3, r5
 800c00a:	e7f2      	b.n	800bff2 <__sccl+0x2e>
 800c00c:	7846      	ldrb	r6, [r0, #1]
 800c00e:	2e5d      	cmp	r6, #93	; 0x5d
 800c010:	d0fa      	beq.n	800c008 <__sccl+0x44>
 800c012:	42b3      	cmp	r3, r6
 800c014:	dcf8      	bgt.n	800c008 <__sccl+0x44>
 800c016:	3002      	adds	r0, #2
 800c018:	461a      	mov	r2, r3
 800c01a:	3201      	adds	r2, #1
 800c01c:	4296      	cmp	r6, r2
 800c01e:	54a1      	strb	r1, [r4, r2]
 800c020:	dcfb      	bgt.n	800c01a <__sccl+0x56>
 800c022:	1af2      	subs	r2, r6, r3
 800c024:	3a01      	subs	r2, #1
 800c026:	1c5d      	adds	r5, r3, #1
 800c028:	42b3      	cmp	r3, r6
 800c02a:	bfa8      	it	ge
 800c02c:	2200      	movge	r2, #0
 800c02e:	18ab      	adds	r3, r5, r2
 800c030:	e7e1      	b.n	800bff6 <__sccl+0x32>
 800c032:	4610      	mov	r0, r2
 800c034:	e7da      	b.n	800bfec <__sccl+0x28>

0800c036 <__submore>:
 800c036:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c03a:	460c      	mov	r4, r1
 800c03c:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c03e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c042:	4299      	cmp	r1, r3
 800c044:	d11d      	bne.n	800c082 <__submore+0x4c>
 800c046:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c04a:	f7fd fd1f 	bl	8009a8c <_malloc_r>
 800c04e:	b918      	cbnz	r0, 800c058 <__submore+0x22>
 800c050:	f04f 30ff 	mov.w	r0, #4294967295
 800c054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c058:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c05c:	63a3      	str	r3, [r4, #56]	; 0x38
 800c05e:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c062:	6360      	str	r0, [r4, #52]	; 0x34
 800c064:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c068:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c06c:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c070:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c074:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c078:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c07c:	6020      	str	r0, [r4, #0]
 800c07e:	2000      	movs	r0, #0
 800c080:	e7e8      	b.n	800c054 <__submore+0x1e>
 800c082:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c084:	0077      	lsls	r7, r6, #1
 800c086:	463a      	mov	r2, r7
 800c088:	f000 fc13 	bl	800c8b2 <_realloc_r>
 800c08c:	4605      	mov	r5, r0
 800c08e:	2800      	cmp	r0, #0
 800c090:	d0de      	beq.n	800c050 <__submore+0x1a>
 800c092:	eb00 0806 	add.w	r8, r0, r6
 800c096:	4601      	mov	r1, r0
 800c098:	4632      	mov	r2, r6
 800c09a:	4640      	mov	r0, r8
 800c09c:	f7fc fdf4 	bl	8008c88 <memcpy>
 800c0a0:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800c0a4:	f8c4 8000 	str.w	r8, [r4]
 800c0a8:	e7e9      	b.n	800c07e <__submore+0x48>

0800c0aa <memmove>:
 800c0aa:	4288      	cmp	r0, r1
 800c0ac:	b510      	push	{r4, lr}
 800c0ae:	eb01 0402 	add.w	r4, r1, r2
 800c0b2:	d902      	bls.n	800c0ba <memmove+0x10>
 800c0b4:	4284      	cmp	r4, r0
 800c0b6:	4623      	mov	r3, r4
 800c0b8:	d807      	bhi.n	800c0ca <memmove+0x20>
 800c0ba:	1e43      	subs	r3, r0, #1
 800c0bc:	42a1      	cmp	r1, r4
 800c0be:	d008      	beq.n	800c0d2 <memmove+0x28>
 800c0c0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c0c4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c0c8:	e7f8      	b.n	800c0bc <memmove+0x12>
 800c0ca:	4402      	add	r2, r0
 800c0cc:	4601      	mov	r1, r0
 800c0ce:	428a      	cmp	r2, r1
 800c0d0:	d100      	bne.n	800c0d4 <memmove+0x2a>
 800c0d2:	bd10      	pop	{r4, pc}
 800c0d4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c0d8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c0dc:	e7f7      	b.n	800c0ce <memmove+0x24>

0800c0de <strncmp>:
 800c0de:	b510      	push	{r4, lr}
 800c0e0:	b16a      	cbz	r2, 800c0fe <strncmp+0x20>
 800c0e2:	3901      	subs	r1, #1
 800c0e4:	1884      	adds	r4, r0, r2
 800c0e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0ea:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c0ee:	429a      	cmp	r2, r3
 800c0f0:	d103      	bne.n	800c0fa <strncmp+0x1c>
 800c0f2:	42a0      	cmp	r0, r4
 800c0f4:	d001      	beq.n	800c0fa <strncmp+0x1c>
 800c0f6:	2a00      	cmp	r2, #0
 800c0f8:	d1f5      	bne.n	800c0e6 <strncmp+0x8>
 800c0fa:	1ad0      	subs	r0, r2, r3
 800c0fc:	bd10      	pop	{r4, pc}
 800c0fe:	4610      	mov	r0, r2
 800c100:	e7fc      	b.n	800c0fc <strncmp+0x1e>
	...

0800c104 <_fstat_r>:
 800c104:	b538      	push	{r3, r4, r5, lr}
 800c106:	4d07      	ldr	r5, [pc, #28]	; (800c124 <_fstat_r+0x20>)
 800c108:	2300      	movs	r3, #0
 800c10a:	4604      	mov	r4, r0
 800c10c:	4608      	mov	r0, r1
 800c10e:	4611      	mov	r1, r2
 800c110:	602b      	str	r3, [r5, #0]
 800c112:	f7f7 f942 	bl	800339a <_fstat>
 800c116:	1c43      	adds	r3, r0, #1
 800c118:	d102      	bne.n	800c120 <_fstat_r+0x1c>
 800c11a:	682b      	ldr	r3, [r5, #0]
 800c11c:	b103      	cbz	r3, 800c120 <_fstat_r+0x1c>
 800c11e:	6023      	str	r3, [r4, #0]
 800c120:	bd38      	pop	{r3, r4, r5, pc}
 800c122:	bf00      	nop
 800c124:	20006528 	.word	0x20006528

0800c128 <_isatty_r>:
 800c128:	b538      	push	{r3, r4, r5, lr}
 800c12a:	4d06      	ldr	r5, [pc, #24]	; (800c144 <_isatty_r+0x1c>)
 800c12c:	2300      	movs	r3, #0
 800c12e:	4604      	mov	r4, r0
 800c130:	4608      	mov	r0, r1
 800c132:	602b      	str	r3, [r5, #0]
 800c134:	f7f7 f941 	bl	80033ba <_isatty>
 800c138:	1c43      	adds	r3, r0, #1
 800c13a:	d102      	bne.n	800c142 <_isatty_r+0x1a>
 800c13c:	682b      	ldr	r3, [r5, #0]
 800c13e:	b103      	cbz	r3, 800c142 <_isatty_r+0x1a>
 800c140:	6023      	str	r3, [r4, #0]
 800c142:	bd38      	pop	{r3, r4, r5, pc}
 800c144:	20006528 	.word	0x20006528

0800c148 <_sbrk_r>:
 800c148:	b538      	push	{r3, r4, r5, lr}
 800c14a:	4d06      	ldr	r5, [pc, #24]	; (800c164 <_sbrk_r+0x1c>)
 800c14c:	2300      	movs	r3, #0
 800c14e:	4604      	mov	r4, r0
 800c150:	4608      	mov	r0, r1
 800c152:	602b      	str	r3, [r5, #0]
 800c154:	f7f7 f94a 	bl	80033ec <_sbrk>
 800c158:	1c43      	adds	r3, r0, #1
 800c15a:	d102      	bne.n	800c162 <_sbrk_r+0x1a>
 800c15c:	682b      	ldr	r3, [r5, #0]
 800c15e:	b103      	cbz	r3, 800c162 <_sbrk_r+0x1a>
 800c160:	6023      	str	r3, [r4, #0]
 800c162:	bd38      	pop	{r3, r4, r5, pc}
 800c164:	20006528 	.word	0x20006528

0800c168 <nan>:
 800c168:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c170 <nan+0x8>
 800c16c:	4770      	bx	lr
 800c16e:	bf00      	nop
 800c170:	00000000 	.word	0x00000000
 800c174:	7ff80000 	.word	0x7ff80000

0800c178 <__assert_func>:
 800c178:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c17a:	4614      	mov	r4, r2
 800c17c:	461a      	mov	r2, r3
 800c17e:	4b09      	ldr	r3, [pc, #36]	; (800c1a4 <__assert_func+0x2c>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	4605      	mov	r5, r0
 800c184:	68d8      	ldr	r0, [r3, #12]
 800c186:	b14c      	cbz	r4, 800c19c <__assert_func+0x24>
 800c188:	4b07      	ldr	r3, [pc, #28]	; (800c1a8 <__assert_func+0x30>)
 800c18a:	9100      	str	r1, [sp, #0]
 800c18c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c190:	4906      	ldr	r1, [pc, #24]	; (800c1ac <__assert_func+0x34>)
 800c192:	462b      	mov	r3, r5
 800c194:	f000 fc3e 	bl	800ca14 <fiprintf>
 800c198:	f000 fc4e 	bl	800ca38 <abort>
 800c19c:	4b04      	ldr	r3, [pc, #16]	; (800c1b0 <__assert_func+0x38>)
 800c19e:	461c      	mov	r4, r3
 800c1a0:	e7f3      	b.n	800c18a <__assert_func+0x12>
 800c1a2:	bf00      	nop
 800c1a4:	20000098 	.word	0x20000098
 800c1a8:	0800d045 	.word	0x0800d045
 800c1ac:	0800d052 	.word	0x0800d052
 800c1b0:	0800d080 	.word	0x0800d080

0800c1b4 <_calloc_r>:
 800c1b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c1b6:	fba1 2402 	umull	r2, r4, r1, r2
 800c1ba:	b94c      	cbnz	r4, 800c1d0 <_calloc_r+0x1c>
 800c1bc:	4611      	mov	r1, r2
 800c1be:	9201      	str	r2, [sp, #4]
 800c1c0:	f7fd fc64 	bl	8009a8c <_malloc_r>
 800c1c4:	9a01      	ldr	r2, [sp, #4]
 800c1c6:	4605      	mov	r5, r0
 800c1c8:	b930      	cbnz	r0, 800c1d8 <_calloc_r+0x24>
 800c1ca:	4628      	mov	r0, r5
 800c1cc:	b003      	add	sp, #12
 800c1ce:	bd30      	pop	{r4, r5, pc}
 800c1d0:	220c      	movs	r2, #12
 800c1d2:	6002      	str	r2, [r0, #0]
 800c1d4:	2500      	movs	r5, #0
 800c1d6:	e7f8      	b.n	800c1ca <_calloc_r+0x16>
 800c1d8:	4621      	mov	r1, r4
 800c1da:	f7fc fcc1 	bl	8008b60 <memset>
 800c1de:	e7f4      	b.n	800c1ca <_calloc_r+0x16>

0800c1e0 <rshift>:
 800c1e0:	6903      	ldr	r3, [r0, #16]
 800c1e2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c1e6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c1ea:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c1ee:	f100 0414 	add.w	r4, r0, #20
 800c1f2:	dd45      	ble.n	800c280 <rshift+0xa0>
 800c1f4:	f011 011f 	ands.w	r1, r1, #31
 800c1f8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c1fc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c200:	d10c      	bne.n	800c21c <rshift+0x3c>
 800c202:	f100 0710 	add.w	r7, r0, #16
 800c206:	4629      	mov	r1, r5
 800c208:	42b1      	cmp	r1, r6
 800c20a:	d334      	bcc.n	800c276 <rshift+0x96>
 800c20c:	1a9b      	subs	r3, r3, r2
 800c20e:	009b      	lsls	r3, r3, #2
 800c210:	1eea      	subs	r2, r5, #3
 800c212:	4296      	cmp	r6, r2
 800c214:	bf38      	it	cc
 800c216:	2300      	movcc	r3, #0
 800c218:	4423      	add	r3, r4
 800c21a:	e015      	b.n	800c248 <rshift+0x68>
 800c21c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c220:	f1c1 0820 	rsb	r8, r1, #32
 800c224:	40cf      	lsrs	r7, r1
 800c226:	f105 0e04 	add.w	lr, r5, #4
 800c22a:	46a1      	mov	r9, r4
 800c22c:	4576      	cmp	r6, lr
 800c22e:	46f4      	mov	ip, lr
 800c230:	d815      	bhi.n	800c25e <rshift+0x7e>
 800c232:	1a9a      	subs	r2, r3, r2
 800c234:	0092      	lsls	r2, r2, #2
 800c236:	3a04      	subs	r2, #4
 800c238:	3501      	adds	r5, #1
 800c23a:	42ae      	cmp	r6, r5
 800c23c:	bf38      	it	cc
 800c23e:	2200      	movcc	r2, #0
 800c240:	18a3      	adds	r3, r4, r2
 800c242:	50a7      	str	r7, [r4, r2]
 800c244:	b107      	cbz	r7, 800c248 <rshift+0x68>
 800c246:	3304      	adds	r3, #4
 800c248:	1b1a      	subs	r2, r3, r4
 800c24a:	42a3      	cmp	r3, r4
 800c24c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c250:	bf08      	it	eq
 800c252:	2300      	moveq	r3, #0
 800c254:	6102      	str	r2, [r0, #16]
 800c256:	bf08      	it	eq
 800c258:	6143      	streq	r3, [r0, #20]
 800c25a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c25e:	f8dc c000 	ldr.w	ip, [ip]
 800c262:	fa0c fc08 	lsl.w	ip, ip, r8
 800c266:	ea4c 0707 	orr.w	r7, ip, r7
 800c26a:	f849 7b04 	str.w	r7, [r9], #4
 800c26e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c272:	40cf      	lsrs	r7, r1
 800c274:	e7da      	b.n	800c22c <rshift+0x4c>
 800c276:	f851 cb04 	ldr.w	ip, [r1], #4
 800c27a:	f847 cf04 	str.w	ip, [r7, #4]!
 800c27e:	e7c3      	b.n	800c208 <rshift+0x28>
 800c280:	4623      	mov	r3, r4
 800c282:	e7e1      	b.n	800c248 <rshift+0x68>

0800c284 <__hexdig_fun>:
 800c284:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c288:	2b09      	cmp	r3, #9
 800c28a:	d802      	bhi.n	800c292 <__hexdig_fun+0xe>
 800c28c:	3820      	subs	r0, #32
 800c28e:	b2c0      	uxtb	r0, r0
 800c290:	4770      	bx	lr
 800c292:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c296:	2b05      	cmp	r3, #5
 800c298:	d801      	bhi.n	800c29e <__hexdig_fun+0x1a>
 800c29a:	3847      	subs	r0, #71	; 0x47
 800c29c:	e7f7      	b.n	800c28e <__hexdig_fun+0xa>
 800c29e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c2a2:	2b05      	cmp	r3, #5
 800c2a4:	d801      	bhi.n	800c2aa <__hexdig_fun+0x26>
 800c2a6:	3827      	subs	r0, #39	; 0x27
 800c2a8:	e7f1      	b.n	800c28e <__hexdig_fun+0xa>
 800c2aa:	2000      	movs	r0, #0
 800c2ac:	4770      	bx	lr
	...

0800c2b0 <__gethex>:
 800c2b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2b4:	4617      	mov	r7, r2
 800c2b6:	680a      	ldr	r2, [r1, #0]
 800c2b8:	b085      	sub	sp, #20
 800c2ba:	f102 0b02 	add.w	fp, r2, #2
 800c2be:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c2c2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c2c6:	4681      	mov	r9, r0
 800c2c8:	468a      	mov	sl, r1
 800c2ca:	9302      	str	r3, [sp, #8]
 800c2cc:	32fe      	adds	r2, #254	; 0xfe
 800c2ce:	eb02 030b 	add.w	r3, r2, fp
 800c2d2:	46d8      	mov	r8, fp
 800c2d4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800c2d8:	9301      	str	r3, [sp, #4]
 800c2da:	2830      	cmp	r0, #48	; 0x30
 800c2dc:	d0f7      	beq.n	800c2ce <__gethex+0x1e>
 800c2de:	f7ff ffd1 	bl	800c284 <__hexdig_fun>
 800c2e2:	4604      	mov	r4, r0
 800c2e4:	2800      	cmp	r0, #0
 800c2e6:	d138      	bne.n	800c35a <__gethex+0xaa>
 800c2e8:	49a7      	ldr	r1, [pc, #668]	; (800c588 <__gethex+0x2d8>)
 800c2ea:	2201      	movs	r2, #1
 800c2ec:	4640      	mov	r0, r8
 800c2ee:	f7ff fef6 	bl	800c0de <strncmp>
 800c2f2:	4606      	mov	r6, r0
 800c2f4:	2800      	cmp	r0, #0
 800c2f6:	d169      	bne.n	800c3cc <__gethex+0x11c>
 800c2f8:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c2fc:	465d      	mov	r5, fp
 800c2fe:	f7ff ffc1 	bl	800c284 <__hexdig_fun>
 800c302:	2800      	cmp	r0, #0
 800c304:	d064      	beq.n	800c3d0 <__gethex+0x120>
 800c306:	465a      	mov	r2, fp
 800c308:	7810      	ldrb	r0, [r2, #0]
 800c30a:	2830      	cmp	r0, #48	; 0x30
 800c30c:	4690      	mov	r8, r2
 800c30e:	f102 0201 	add.w	r2, r2, #1
 800c312:	d0f9      	beq.n	800c308 <__gethex+0x58>
 800c314:	f7ff ffb6 	bl	800c284 <__hexdig_fun>
 800c318:	2301      	movs	r3, #1
 800c31a:	fab0 f480 	clz	r4, r0
 800c31e:	0964      	lsrs	r4, r4, #5
 800c320:	465e      	mov	r6, fp
 800c322:	9301      	str	r3, [sp, #4]
 800c324:	4642      	mov	r2, r8
 800c326:	4615      	mov	r5, r2
 800c328:	3201      	adds	r2, #1
 800c32a:	7828      	ldrb	r0, [r5, #0]
 800c32c:	f7ff ffaa 	bl	800c284 <__hexdig_fun>
 800c330:	2800      	cmp	r0, #0
 800c332:	d1f8      	bne.n	800c326 <__gethex+0x76>
 800c334:	4994      	ldr	r1, [pc, #592]	; (800c588 <__gethex+0x2d8>)
 800c336:	2201      	movs	r2, #1
 800c338:	4628      	mov	r0, r5
 800c33a:	f7ff fed0 	bl	800c0de <strncmp>
 800c33e:	b978      	cbnz	r0, 800c360 <__gethex+0xb0>
 800c340:	b946      	cbnz	r6, 800c354 <__gethex+0xa4>
 800c342:	1c6e      	adds	r6, r5, #1
 800c344:	4632      	mov	r2, r6
 800c346:	4615      	mov	r5, r2
 800c348:	3201      	adds	r2, #1
 800c34a:	7828      	ldrb	r0, [r5, #0]
 800c34c:	f7ff ff9a 	bl	800c284 <__hexdig_fun>
 800c350:	2800      	cmp	r0, #0
 800c352:	d1f8      	bne.n	800c346 <__gethex+0x96>
 800c354:	1b73      	subs	r3, r6, r5
 800c356:	009e      	lsls	r6, r3, #2
 800c358:	e004      	b.n	800c364 <__gethex+0xb4>
 800c35a:	2400      	movs	r4, #0
 800c35c:	4626      	mov	r6, r4
 800c35e:	e7e1      	b.n	800c324 <__gethex+0x74>
 800c360:	2e00      	cmp	r6, #0
 800c362:	d1f7      	bne.n	800c354 <__gethex+0xa4>
 800c364:	782b      	ldrb	r3, [r5, #0]
 800c366:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c36a:	2b50      	cmp	r3, #80	; 0x50
 800c36c:	d13d      	bne.n	800c3ea <__gethex+0x13a>
 800c36e:	786b      	ldrb	r3, [r5, #1]
 800c370:	2b2b      	cmp	r3, #43	; 0x2b
 800c372:	d02f      	beq.n	800c3d4 <__gethex+0x124>
 800c374:	2b2d      	cmp	r3, #45	; 0x2d
 800c376:	d031      	beq.n	800c3dc <__gethex+0x12c>
 800c378:	1c69      	adds	r1, r5, #1
 800c37a:	f04f 0b00 	mov.w	fp, #0
 800c37e:	7808      	ldrb	r0, [r1, #0]
 800c380:	f7ff ff80 	bl	800c284 <__hexdig_fun>
 800c384:	1e42      	subs	r2, r0, #1
 800c386:	b2d2      	uxtb	r2, r2
 800c388:	2a18      	cmp	r2, #24
 800c38a:	d82e      	bhi.n	800c3ea <__gethex+0x13a>
 800c38c:	f1a0 0210 	sub.w	r2, r0, #16
 800c390:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c394:	f7ff ff76 	bl	800c284 <__hexdig_fun>
 800c398:	f100 3cff 	add.w	ip, r0, #4294967295
 800c39c:	fa5f fc8c 	uxtb.w	ip, ip
 800c3a0:	f1bc 0f18 	cmp.w	ip, #24
 800c3a4:	d91d      	bls.n	800c3e2 <__gethex+0x132>
 800c3a6:	f1bb 0f00 	cmp.w	fp, #0
 800c3aa:	d000      	beq.n	800c3ae <__gethex+0xfe>
 800c3ac:	4252      	negs	r2, r2
 800c3ae:	4416      	add	r6, r2
 800c3b0:	f8ca 1000 	str.w	r1, [sl]
 800c3b4:	b1dc      	cbz	r4, 800c3ee <__gethex+0x13e>
 800c3b6:	9b01      	ldr	r3, [sp, #4]
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	bf14      	ite	ne
 800c3bc:	f04f 0800 	movne.w	r8, #0
 800c3c0:	f04f 0806 	moveq.w	r8, #6
 800c3c4:	4640      	mov	r0, r8
 800c3c6:	b005      	add	sp, #20
 800c3c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3cc:	4645      	mov	r5, r8
 800c3ce:	4626      	mov	r6, r4
 800c3d0:	2401      	movs	r4, #1
 800c3d2:	e7c7      	b.n	800c364 <__gethex+0xb4>
 800c3d4:	f04f 0b00 	mov.w	fp, #0
 800c3d8:	1ca9      	adds	r1, r5, #2
 800c3da:	e7d0      	b.n	800c37e <__gethex+0xce>
 800c3dc:	f04f 0b01 	mov.w	fp, #1
 800c3e0:	e7fa      	b.n	800c3d8 <__gethex+0x128>
 800c3e2:	230a      	movs	r3, #10
 800c3e4:	fb03 0002 	mla	r0, r3, r2, r0
 800c3e8:	e7d0      	b.n	800c38c <__gethex+0xdc>
 800c3ea:	4629      	mov	r1, r5
 800c3ec:	e7e0      	b.n	800c3b0 <__gethex+0x100>
 800c3ee:	eba5 0308 	sub.w	r3, r5, r8
 800c3f2:	3b01      	subs	r3, #1
 800c3f4:	4621      	mov	r1, r4
 800c3f6:	2b07      	cmp	r3, #7
 800c3f8:	dc0a      	bgt.n	800c410 <__gethex+0x160>
 800c3fa:	4648      	mov	r0, r9
 800c3fc:	f7fd fbd2 	bl	8009ba4 <_Balloc>
 800c400:	4604      	mov	r4, r0
 800c402:	b940      	cbnz	r0, 800c416 <__gethex+0x166>
 800c404:	4b61      	ldr	r3, [pc, #388]	; (800c58c <__gethex+0x2dc>)
 800c406:	4602      	mov	r2, r0
 800c408:	21e4      	movs	r1, #228	; 0xe4
 800c40a:	4861      	ldr	r0, [pc, #388]	; (800c590 <__gethex+0x2e0>)
 800c40c:	f7ff feb4 	bl	800c178 <__assert_func>
 800c410:	3101      	adds	r1, #1
 800c412:	105b      	asrs	r3, r3, #1
 800c414:	e7ef      	b.n	800c3f6 <__gethex+0x146>
 800c416:	f100 0a14 	add.w	sl, r0, #20
 800c41a:	2300      	movs	r3, #0
 800c41c:	495a      	ldr	r1, [pc, #360]	; (800c588 <__gethex+0x2d8>)
 800c41e:	f8cd a004 	str.w	sl, [sp, #4]
 800c422:	469b      	mov	fp, r3
 800c424:	45a8      	cmp	r8, r5
 800c426:	d342      	bcc.n	800c4ae <__gethex+0x1fe>
 800c428:	9801      	ldr	r0, [sp, #4]
 800c42a:	f840 bb04 	str.w	fp, [r0], #4
 800c42e:	eba0 000a 	sub.w	r0, r0, sl
 800c432:	1080      	asrs	r0, r0, #2
 800c434:	6120      	str	r0, [r4, #16]
 800c436:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800c43a:	4658      	mov	r0, fp
 800c43c:	f7fd fca4 	bl	8009d88 <__hi0bits>
 800c440:	683d      	ldr	r5, [r7, #0]
 800c442:	eba8 0000 	sub.w	r0, r8, r0
 800c446:	42a8      	cmp	r0, r5
 800c448:	dd59      	ble.n	800c4fe <__gethex+0x24e>
 800c44a:	eba0 0805 	sub.w	r8, r0, r5
 800c44e:	4641      	mov	r1, r8
 800c450:	4620      	mov	r0, r4
 800c452:	f7fe f833 	bl	800a4bc <__any_on>
 800c456:	4683      	mov	fp, r0
 800c458:	b1b8      	cbz	r0, 800c48a <__gethex+0x1da>
 800c45a:	f108 33ff 	add.w	r3, r8, #4294967295
 800c45e:	1159      	asrs	r1, r3, #5
 800c460:	f003 021f 	and.w	r2, r3, #31
 800c464:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c468:	f04f 0b01 	mov.w	fp, #1
 800c46c:	fa0b f202 	lsl.w	r2, fp, r2
 800c470:	420a      	tst	r2, r1
 800c472:	d00a      	beq.n	800c48a <__gethex+0x1da>
 800c474:	455b      	cmp	r3, fp
 800c476:	dd06      	ble.n	800c486 <__gethex+0x1d6>
 800c478:	f1a8 0102 	sub.w	r1, r8, #2
 800c47c:	4620      	mov	r0, r4
 800c47e:	f7fe f81d 	bl	800a4bc <__any_on>
 800c482:	2800      	cmp	r0, #0
 800c484:	d138      	bne.n	800c4f8 <__gethex+0x248>
 800c486:	f04f 0b02 	mov.w	fp, #2
 800c48a:	4641      	mov	r1, r8
 800c48c:	4620      	mov	r0, r4
 800c48e:	f7ff fea7 	bl	800c1e0 <rshift>
 800c492:	4446      	add	r6, r8
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	42b3      	cmp	r3, r6
 800c498:	da41      	bge.n	800c51e <__gethex+0x26e>
 800c49a:	4621      	mov	r1, r4
 800c49c:	4648      	mov	r0, r9
 800c49e:	f7fd fbc1 	bl	8009c24 <_Bfree>
 800c4a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	6013      	str	r3, [r2, #0]
 800c4a8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800c4ac:	e78a      	b.n	800c3c4 <__gethex+0x114>
 800c4ae:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800c4b2:	2a2e      	cmp	r2, #46	; 0x2e
 800c4b4:	d014      	beq.n	800c4e0 <__gethex+0x230>
 800c4b6:	2b20      	cmp	r3, #32
 800c4b8:	d106      	bne.n	800c4c8 <__gethex+0x218>
 800c4ba:	9b01      	ldr	r3, [sp, #4]
 800c4bc:	f843 bb04 	str.w	fp, [r3], #4
 800c4c0:	f04f 0b00 	mov.w	fp, #0
 800c4c4:	9301      	str	r3, [sp, #4]
 800c4c6:	465b      	mov	r3, fp
 800c4c8:	7828      	ldrb	r0, [r5, #0]
 800c4ca:	9303      	str	r3, [sp, #12]
 800c4cc:	f7ff feda 	bl	800c284 <__hexdig_fun>
 800c4d0:	9b03      	ldr	r3, [sp, #12]
 800c4d2:	f000 000f 	and.w	r0, r0, #15
 800c4d6:	4098      	lsls	r0, r3
 800c4d8:	ea4b 0b00 	orr.w	fp, fp, r0
 800c4dc:	3304      	adds	r3, #4
 800c4de:	e7a1      	b.n	800c424 <__gethex+0x174>
 800c4e0:	45a8      	cmp	r8, r5
 800c4e2:	d8e8      	bhi.n	800c4b6 <__gethex+0x206>
 800c4e4:	2201      	movs	r2, #1
 800c4e6:	4628      	mov	r0, r5
 800c4e8:	9303      	str	r3, [sp, #12]
 800c4ea:	f7ff fdf8 	bl	800c0de <strncmp>
 800c4ee:	4926      	ldr	r1, [pc, #152]	; (800c588 <__gethex+0x2d8>)
 800c4f0:	9b03      	ldr	r3, [sp, #12]
 800c4f2:	2800      	cmp	r0, #0
 800c4f4:	d1df      	bne.n	800c4b6 <__gethex+0x206>
 800c4f6:	e795      	b.n	800c424 <__gethex+0x174>
 800c4f8:	f04f 0b03 	mov.w	fp, #3
 800c4fc:	e7c5      	b.n	800c48a <__gethex+0x1da>
 800c4fe:	da0b      	bge.n	800c518 <__gethex+0x268>
 800c500:	eba5 0800 	sub.w	r8, r5, r0
 800c504:	4621      	mov	r1, r4
 800c506:	4642      	mov	r2, r8
 800c508:	4648      	mov	r0, r9
 800c50a:	f7fd fda5 	bl	800a058 <__lshift>
 800c50e:	eba6 0608 	sub.w	r6, r6, r8
 800c512:	4604      	mov	r4, r0
 800c514:	f100 0a14 	add.w	sl, r0, #20
 800c518:	f04f 0b00 	mov.w	fp, #0
 800c51c:	e7ba      	b.n	800c494 <__gethex+0x1e4>
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	42b3      	cmp	r3, r6
 800c522:	dd73      	ble.n	800c60c <__gethex+0x35c>
 800c524:	1b9e      	subs	r6, r3, r6
 800c526:	42b5      	cmp	r5, r6
 800c528:	dc34      	bgt.n	800c594 <__gethex+0x2e4>
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	2b02      	cmp	r3, #2
 800c52e:	d023      	beq.n	800c578 <__gethex+0x2c8>
 800c530:	2b03      	cmp	r3, #3
 800c532:	d025      	beq.n	800c580 <__gethex+0x2d0>
 800c534:	2b01      	cmp	r3, #1
 800c536:	d115      	bne.n	800c564 <__gethex+0x2b4>
 800c538:	42b5      	cmp	r5, r6
 800c53a:	d113      	bne.n	800c564 <__gethex+0x2b4>
 800c53c:	2d01      	cmp	r5, #1
 800c53e:	d10b      	bne.n	800c558 <__gethex+0x2a8>
 800c540:	9a02      	ldr	r2, [sp, #8]
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6013      	str	r3, [r2, #0]
 800c546:	2301      	movs	r3, #1
 800c548:	6123      	str	r3, [r4, #16]
 800c54a:	f8ca 3000 	str.w	r3, [sl]
 800c54e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c550:	f04f 0862 	mov.w	r8, #98	; 0x62
 800c554:	601c      	str	r4, [r3, #0]
 800c556:	e735      	b.n	800c3c4 <__gethex+0x114>
 800c558:	1e69      	subs	r1, r5, #1
 800c55a:	4620      	mov	r0, r4
 800c55c:	f7fd ffae 	bl	800a4bc <__any_on>
 800c560:	2800      	cmp	r0, #0
 800c562:	d1ed      	bne.n	800c540 <__gethex+0x290>
 800c564:	4621      	mov	r1, r4
 800c566:	4648      	mov	r0, r9
 800c568:	f7fd fb5c 	bl	8009c24 <_Bfree>
 800c56c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c56e:	2300      	movs	r3, #0
 800c570:	6013      	str	r3, [r2, #0]
 800c572:	f04f 0850 	mov.w	r8, #80	; 0x50
 800c576:	e725      	b.n	800c3c4 <__gethex+0x114>
 800c578:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d1f2      	bne.n	800c564 <__gethex+0x2b4>
 800c57e:	e7df      	b.n	800c540 <__gethex+0x290>
 800c580:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c582:	2b00      	cmp	r3, #0
 800c584:	d1dc      	bne.n	800c540 <__gethex+0x290>
 800c586:	e7ed      	b.n	800c564 <__gethex+0x2b4>
 800c588:	0800cebc 	.word	0x0800cebc
 800c58c:	0800cd4f 	.word	0x0800cd4f
 800c590:	0800d081 	.word	0x0800d081
 800c594:	f106 38ff 	add.w	r8, r6, #4294967295
 800c598:	f1bb 0f00 	cmp.w	fp, #0
 800c59c:	d133      	bne.n	800c606 <__gethex+0x356>
 800c59e:	f1b8 0f00 	cmp.w	r8, #0
 800c5a2:	d004      	beq.n	800c5ae <__gethex+0x2fe>
 800c5a4:	4641      	mov	r1, r8
 800c5a6:	4620      	mov	r0, r4
 800c5a8:	f7fd ff88 	bl	800a4bc <__any_on>
 800c5ac:	4683      	mov	fp, r0
 800c5ae:	ea4f 1268 	mov.w	r2, r8, asr #5
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c5b8:	f008 081f 	and.w	r8, r8, #31
 800c5bc:	fa03 f308 	lsl.w	r3, r3, r8
 800c5c0:	4213      	tst	r3, r2
 800c5c2:	4631      	mov	r1, r6
 800c5c4:	4620      	mov	r0, r4
 800c5c6:	bf18      	it	ne
 800c5c8:	f04b 0b02 	orrne.w	fp, fp, #2
 800c5cc:	1bad      	subs	r5, r5, r6
 800c5ce:	f7ff fe07 	bl	800c1e0 <rshift>
 800c5d2:	687e      	ldr	r6, [r7, #4]
 800c5d4:	f04f 0802 	mov.w	r8, #2
 800c5d8:	f1bb 0f00 	cmp.w	fp, #0
 800c5dc:	d04a      	beq.n	800c674 <__gethex+0x3c4>
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	2b02      	cmp	r3, #2
 800c5e2:	d016      	beq.n	800c612 <__gethex+0x362>
 800c5e4:	2b03      	cmp	r3, #3
 800c5e6:	d018      	beq.n	800c61a <__gethex+0x36a>
 800c5e8:	2b01      	cmp	r3, #1
 800c5ea:	d109      	bne.n	800c600 <__gethex+0x350>
 800c5ec:	f01b 0f02 	tst.w	fp, #2
 800c5f0:	d006      	beq.n	800c600 <__gethex+0x350>
 800c5f2:	f8da 3000 	ldr.w	r3, [sl]
 800c5f6:	ea4b 0b03 	orr.w	fp, fp, r3
 800c5fa:	f01b 0f01 	tst.w	fp, #1
 800c5fe:	d10f      	bne.n	800c620 <__gethex+0x370>
 800c600:	f048 0810 	orr.w	r8, r8, #16
 800c604:	e036      	b.n	800c674 <__gethex+0x3c4>
 800c606:	f04f 0b01 	mov.w	fp, #1
 800c60a:	e7d0      	b.n	800c5ae <__gethex+0x2fe>
 800c60c:	f04f 0801 	mov.w	r8, #1
 800c610:	e7e2      	b.n	800c5d8 <__gethex+0x328>
 800c612:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c614:	f1c3 0301 	rsb	r3, r3, #1
 800c618:	930f      	str	r3, [sp, #60]	; 0x3c
 800c61a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d0ef      	beq.n	800c600 <__gethex+0x350>
 800c620:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c624:	f104 0214 	add.w	r2, r4, #20
 800c628:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800c62c:	9301      	str	r3, [sp, #4]
 800c62e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800c632:	2300      	movs	r3, #0
 800c634:	4694      	mov	ip, r2
 800c636:	f852 1b04 	ldr.w	r1, [r2], #4
 800c63a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800c63e:	d01e      	beq.n	800c67e <__gethex+0x3ce>
 800c640:	3101      	adds	r1, #1
 800c642:	f8cc 1000 	str.w	r1, [ip]
 800c646:	f1b8 0f02 	cmp.w	r8, #2
 800c64a:	f104 0214 	add.w	r2, r4, #20
 800c64e:	d13d      	bne.n	800c6cc <__gethex+0x41c>
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	3b01      	subs	r3, #1
 800c654:	42ab      	cmp	r3, r5
 800c656:	d10b      	bne.n	800c670 <__gethex+0x3c0>
 800c658:	1169      	asrs	r1, r5, #5
 800c65a:	2301      	movs	r3, #1
 800c65c:	f005 051f 	and.w	r5, r5, #31
 800c660:	fa03 f505 	lsl.w	r5, r3, r5
 800c664:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c668:	421d      	tst	r5, r3
 800c66a:	bf18      	it	ne
 800c66c:	f04f 0801 	movne.w	r8, #1
 800c670:	f048 0820 	orr.w	r8, r8, #32
 800c674:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c676:	601c      	str	r4, [r3, #0]
 800c678:	9b02      	ldr	r3, [sp, #8]
 800c67a:	601e      	str	r6, [r3, #0]
 800c67c:	e6a2      	b.n	800c3c4 <__gethex+0x114>
 800c67e:	4290      	cmp	r0, r2
 800c680:	f842 3c04 	str.w	r3, [r2, #-4]
 800c684:	d8d6      	bhi.n	800c634 <__gethex+0x384>
 800c686:	68a2      	ldr	r2, [r4, #8]
 800c688:	4593      	cmp	fp, r2
 800c68a:	db17      	blt.n	800c6bc <__gethex+0x40c>
 800c68c:	6861      	ldr	r1, [r4, #4]
 800c68e:	4648      	mov	r0, r9
 800c690:	3101      	adds	r1, #1
 800c692:	f7fd fa87 	bl	8009ba4 <_Balloc>
 800c696:	4682      	mov	sl, r0
 800c698:	b918      	cbnz	r0, 800c6a2 <__gethex+0x3f2>
 800c69a:	4b1b      	ldr	r3, [pc, #108]	; (800c708 <__gethex+0x458>)
 800c69c:	4602      	mov	r2, r0
 800c69e:	2184      	movs	r1, #132	; 0x84
 800c6a0:	e6b3      	b.n	800c40a <__gethex+0x15a>
 800c6a2:	6922      	ldr	r2, [r4, #16]
 800c6a4:	3202      	adds	r2, #2
 800c6a6:	f104 010c 	add.w	r1, r4, #12
 800c6aa:	0092      	lsls	r2, r2, #2
 800c6ac:	300c      	adds	r0, #12
 800c6ae:	f7fc faeb 	bl	8008c88 <memcpy>
 800c6b2:	4621      	mov	r1, r4
 800c6b4:	4648      	mov	r0, r9
 800c6b6:	f7fd fab5 	bl	8009c24 <_Bfree>
 800c6ba:	4654      	mov	r4, sl
 800c6bc:	6922      	ldr	r2, [r4, #16]
 800c6be:	1c51      	adds	r1, r2, #1
 800c6c0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c6c4:	6121      	str	r1, [r4, #16]
 800c6c6:	2101      	movs	r1, #1
 800c6c8:	6151      	str	r1, [r2, #20]
 800c6ca:	e7bc      	b.n	800c646 <__gethex+0x396>
 800c6cc:	6921      	ldr	r1, [r4, #16]
 800c6ce:	4559      	cmp	r1, fp
 800c6d0:	dd0b      	ble.n	800c6ea <__gethex+0x43a>
 800c6d2:	2101      	movs	r1, #1
 800c6d4:	4620      	mov	r0, r4
 800c6d6:	f7ff fd83 	bl	800c1e0 <rshift>
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	3601      	adds	r6, #1
 800c6de:	42b3      	cmp	r3, r6
 800c6e0:	f6ff aedb 	blt.w	800c49a <__gethex+0x1ea>
 800c6e4:	f04f 0801 	mov.w	r8, #1
 800c6e8:	e7c2      	b.n	800c670 <__gethex+0x3c0>
 800c6ea:	f015 051f 	ands.w	r5, r5, #31
 800c6ee:	d0f9      	beq.n	800c6e4 <__gethex+0x434>
 800c6f0:	9b01      	ldr	r3, [sp, #4]
 800c6f2:	441a      	add	r2, r3
 800c6f4:	f1c5 0520 	rsb	r5, r5, #32
 800c6f8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800c6fc:	f7fd fb44 	bl	8009d88 <__hi0bits>
 800c700:	42a8      	cmp	r0, r5
 800c702:	dbe6      	blt.n	800c6d2 <__gethex+0x422>
 800c704:	e7ee      	b.n	800c6e4 <__gethex+0x434>
 800c706:	bf00      	nop
 800c708:	0800cd4f 	.word	0x0800cd4f

0800c70c <L_shift>:
 800c70c:	f1c2 0208 	rsb	r2, r2, #8
 800c710:	0092      	lsls	r2, r2, #2
 800c712:	b570      	push	{r4, r5, r6, lr}
 800c714:	f1c2 0620 	rsb	r6, r2, #32
 800c718:	6843      	ldr	r3, [r0, #4]
 800c71a:	6804      	ldr	r4, [r0, #0]
 800c71c:	fa03 f506 	lsl.w	r5, r3, r6
 800c720:	432c      	orrs	r4, r5
 800c722:	40d3      	lsrs	r3, r2
 800c724:	6004      	str	r4, [r0, #0]
 800c726:	f840 3f04 	str.w	r3, [r0, #4]!
 800c72a:	4288      	cmp	r0, r1
 800c72c:	d3f4      	bcc.n	800c718 <L_shift+0xc>
 800c72e:	bd70      	pop	{r4, r5, r6, pc}

0800c730 <__match>:
 800c730:	b530      	push	{r4, r5, lr}
 800c732:	6803      	ldr	r3, [r0, #0]
 800c734:	3301      	adds	r3, #1
 800c736:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c73a:	b914      	cbnz	r4, 800c742 <__match+0x12>
 800c73c:	6003      	str	r3, [r0, #0]
 800c73e:	2001      	movs	r0, #1
 800c740:	bd30      	pop	{r4, r5, pc}
 800c742:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c746:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c74a:	2d19      	cmp	r5, #25
 800c74c:	bf98      	it	ls
 800c74e:	3220      	addls	r2, #32
 800c750:	42a2      	cmp	r2, r4
 800c752:	d0f0      	beq.n	800c736 <__match+0x6>
 800c754:	2000      	movs	r0, #0
 800c756:	e7f3      	b.n	800c740 <__match+0x10>

0800c758 <__hexnan>:
 800c758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c75c:	680b      	ldr	r3, [r1, #0]
 800c75e:	6801      	ldr	r1, [r0, #0]
 800c760:	115e      	asrs	r6, r3, #5
 800c762:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c766:	f013 031f 	ands.w	r3, r3, #31
 800c76a:	b087      	sub	sp, #28
 800c76c:	bf18      	it	ne
 800c76e:	3604      	addne	r6, #4
 800c770:	2500      	movs	r5, #0
 800c772:	1f37      	subs	r7, r6, #4
 800c774:	4682      	mov	sl, r0
 800c776:	4690      	mov	r8, r2
 800c778:	9301      	str	r3, [sp, #4]
 800c77a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c77e:	46b9      	mov	r9, r7
 800c780:	463c      	mov	r4, r7
 800c782:	9502      	str	r5, [sp, #8]
 800c784:	46ab      	mov	fp, r5
 800c786:	784a      	ldrb	r2, [r1, #1]
 800c788:	1c4b      	adds	r3, r1, #1
 800c78a:	9303      	str	r3, [sp, #12]
 800c78c:	b342      	cbz	r2, 800c7e0 <__hexnan+0x88>
 800c78e:	4610      	mov	r0, r2
 800c790:	9105      	str	r1, [sp, #20]
 800c792:	9204      	str	r2, [sp, #16]
 800c794:	f7ff fd76 	bl	800c284 <__hexdig_fun>
 800c798:	2800      	cmp	r0, #0
 800c79a:	d14f      	bne.n	800c83c <__hexnan+0xe4>
 800c79c:	9a04      	ldr	r2, [sp, #16]
 800c79e:	9905      	ldr	r1, [sp, #20]
 800c7a0:	2a20      	cmp	r2, #32
 800c7a2:	d818      	bhi.n	800c7d6 <__hexnan+0x7e>
 800c7a4:	9b02      	ldr	r3, [sp, #8]
 800c7a6:	459b      	cmp	fp, r3
 800c7a8:	dd13      	ble.n	800c7d2 <__hexnan+0x7a>
 800c7aa:	454c      	cmp	r4, r9
 800c7ac:	d206      	bcs.n	800c7bc <__hexnan+0x64>
 800c7ae:	2d07      	cmp	r5, #7
 800c7b0:	dc04      	bgt.n	800c7bc <__hexnan+0x64>
 800c7b2:	462a      	mov	r2, r5
 800c7b4:	4649      	mov	r1, r9
 800c7b6:	4620      	mov	r0, r4
 800c7b8:	f7ff ffa8 	bl	800c70c <L_shift>
 800c7bc:	4544      	cmp	r4, r8
 800c7be:	d950      	bls.n	800c862 <__hexnan+0x10a>
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	f1a4 0904 	sub.w	r9, r4, #4
 800c7c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800c7ca:	f8cd b008 	str.w	fp, [sp, #8]
 800c7ce:	464c      	mov	r4, r9
 800c7d0:	461d      	mov	r5, r3
 800c7d2:	9903      	ldr	r1, [sp, #12]
 800c7d4:	e7d7      	b.n	800c786 <__hexnan+0x2e>
 800c7d6:	2a29      	cmp	r2, #41	; 0x29
 800c7d8:	d155      	bne.n	800c886 <__hexnan+0x12e>
 800c7da:	3102      	adds	r1, #2
 800c7dc:	f8ca 1000 	str.w	r1, [sl]
 800c7e0:	f1bb 0f00 	cmp.w	fp, #0
 800c7e4:	d04f      	beq.n	800c886 <__hexnan+0x12e>
 800c7e6:	454c      	cmp	r4, r9
 800c7e8:	d206      	bcs.n	800c7f8 <__hexnan+0xa0>
 800c7ea:	2d07      	cmp	r5, #7
 800c7ec:	dc04      	bgt.n	800c7f8 <__hexnan+0xa0>
 800c7ee:	462a      	mov	r2, r5
 800c7f0:	4649      	mov	r1, r9
 800c7f2:	4620      	mov	r0, r4
 800c7f4:	f7ff ff8a 	bl	800c70c <L_shift>
 800c7f8:	4544      	cmp	r4, r8
 800c7fa:	d934      	bls.n	800c866 <__hexnan+0x10e>
 800c7fc:	f1a8 0204 	sub.w	r2, r8, #4
 800c800:	4623      	mov	r3, r4
 800c802:	f853 1b04 	ldr.w	r1, [r3], #4
 800c806:	f842 1f04 	str.w	r1, [r2, #4]!
 800c80a:	429f      	cmp	r7, r3
 800c80c:	d2f9      	bcs.n	800c802 <__hexnan+0xaa>
 800c80e:	1b3b      	subs	r3, r7, r4
 800c810:	f023 0303 	bic.w	r3, r3, #3
 800c814:	3304      	adds	r3, #4
 800c816:	3e03      	subs	r6, #3
 800c818:	3401      	adds	r4, #1
 800c81a:	42a6      	cmp	r6, r4
 800c81c:	bf38      	it	cc
 800c81e:	2304      	movcc	r3, #4
 800c820:	4443      	add	r3, r8
 800c822:	2200      	movs	r2, #0
 800c824:	f843 2b04 	str.w	r2, [r3], #4
 800c828:	429f      	cmp	r7, r3
 800c82a:	d2fb      	bcs.n	800c824 <__hexnan+0xcc>
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	b91b      	cbnz	r3, 800c838 <__hexnan+0xe0>
 800c830:	4547      	cmp	r7, r8
 800c832:	d126      	bne.n	800c882 <__hexnan+0x12a>
 800c834:	2301      	movs	r3, #1
 800c836:	603b      	str	r3, [r7, #0]
 800c838:	2005      	movs	r0, #5
 800c83a:	e025      	b.n	800c888 <__hexnan+0x130>
 800c83c:	3501      	adds	r5, #1
 800c83e:	2d08      	cmp	r5, #8
 800c840:	f10b 0b01 	add.w	fp, fp, #1
 800c844:	dd06      	ble.n	800c854 <__hexnan+0xfc>
 800c846:	4544      	cmp	r4, r8
 800c848:	d9c3      	bls.n	800c7d2 <__hexnan+0x7a>
 800c84a:	2300      	movs	r3, #0
 800c84c:	f844 3c04 	str.w	r3, [r4, #-4]
 800c850:	2501      	movs	r5, #1
 800c852:	3c04      	subs	r4, #4
 800c854:	6822      	ldr	r2, [r4, #0]
 800c856:	f000 000f 	and.w	r0, r0, #15
 800c85a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c85e:	6020      	str	r0, [r4, #0]
 800c860:	e7b7      	b.n	800c7d2 <__hexnan+0x7a>
 800c862:	2508      	movs	r5, #8
 800c864:	e7b5      	b.n	800c7d2 <__hexnan+0x7a>
 800c866:	9b01      	ldr	r3, [sp, #4]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d0df      	beq.n	800c82c <__hexnan+0xd4>
 800c86c:	f1c3 0320 	rsb	r3, r3, #32
 800c870:	f04f 32ff 	mov.w	r2, #4294967295
 800c874:	40da      	lsrs	r2, r3
 800c876:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c87a:	4013      	ands	r3, r2
 800c87c:	f846 3c04 	str.w	r3, [r6, #-4]
 800c880:	e7d4      	b.n	800c82c <__hexnan+0xd4>
 800c882:	3f04      	subs	r7, #4
 800c884:	e7d2      	b.n	800c82c <__hexnan+0xd4>
 800c886:	2004      	movs	r0, #4
 800c888:	b007      	add	sp, #28
 800c88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c88e <__ascii_mbtowc>:
 800c88e:	b082      	sub	sp, #8
 800c890:	b901      	cbnz	r1, 800c894 <__ascii_mbtowc+0x6>
 800c892:	a901      	add	r1, sp, #4
 800c894:	b142      	cbz	r2, 800c8a8 <__ascii_mbtowc+0x1a>
 800c896:	b14b      	cbz	r3, 800c8ac <__ascii_mbtowc+0x1e>
 800c898:	7813      	ldrb	r3, [r2, #0]
 800c89a:	600b      	str	r3, [r1, #0]
 800c89c:	7812      	ldrb	r2, [r2, #0]
 800c89e:	1e10      	subs	r0, r2, #0
 800c8a0:	bf18      	it	ne
 800c8a2:	2001      	movne	r0, #1
 800c8a4:	b002      	add	sp, #8
 800c8a6:	4770      	bx	lr
 800c8a8:	4610      	mov	r0, r2
 800c8aa:	e7fb      	b.n	800c8a4 <__ascii_mbtowc+0x16>
 800c8ac:	f06f 0001 	mvn.w	r0, #1
 800c8b0:	e7f8      	b.n	800c8a4 <__ascii_mbtowc+0x16>

0800c8b2 <_realloc_r>:
 800c8b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8b6:	4680      	mov	r8, r0
 800c8b8:	4614      	mov	r4, r2
 800c8ba:	460e      	mov	r6, r1
 800c8bc:	b921      	cbnz	r1, 800c8c8 <_realloc_r+0x16>
 800c8be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8c2:	4611      	mov	r1, r2
 800c8c4:	f7fd b8e2 	b.w	8009a8c <_malloc_r>
 800c8c8:	b92a      	cbnz	r2, 800c8d6 <_realloc_r+0x24>
 800c8ca:	f7fd f86b 	bl	80099a4 <_free_r>
 800c8ce:	4625      	mov	r5, r4
 800c8d0:	4628      	mov	r0, r5
 800c8d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8d6:	f000 f8b6 	bl	800ca46 <_malloc_usable_size_r>
 800c8da:	4284      	cmp	r4, r0
 800c8dc:	4607      	mov	r7, r0
 800c8de:	d802      	bhi.n	800c8e6 <_realloc_r+0x34>
 800c8e0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c8e4:	d812      	bhi.n	800c90c <_realloc_r+0x5a>
 800c8e6:	4621      	mov	r1, r4
 800c8e8:	4640      	mov	r0, r8
 800c8ea:	f7fd f8cf 	bl	8009a8c <_malloc_r>
 800c8ee:	4605      	mov	r5, r0
 800c8f0:	2800      	cmp	r0, #0
 800c8f2:	d0ed      	beq.n	800c8d0 <_realloc_r+0x1e>
 800c8f4:	42bc      	cmp	r4, r7
 800c8f6:	4622      	mov	r2, r4
 800c8f8:	4631      	mov	r1, r6
 800c8fa:	bf28      	it	cs
 800c8fc:	463a      	movcs	r2, r7
 800c8fe:	f7fc f9c3 	bl	8008c88 <memcpy>
 800c902:	4631      	mov	r1, r6
 800c904:	4640      	mov	r0, r8
 800c906:	f7fd f84d 	bl	80099a4 <_free_r>
 800c90a:	e7e1      	b.n	800c8d0 <_realloc_r+0x1e>
 800c90c:	4635      	mov	r5, r6
 800c90e:	e7df      	b.n	800c8d0 <_realloc_r+0x1e>

0800c910 <_strtoul_l.constprop.0>:
 800c910:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c914:	4f36      	ldr	r7, [pc, #216]	; (800c9f0 <_strtoul_l.constprop.0+0xe0>)
 800c916:	4686      	mov	lr, r0
 800c918:	460d      	mov	r5, r1
 800c91a:	4628      	mov	r0, r5
 800c91c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c920:	5d3e      	ldrb	r6, [r7, r4]
 800c922:	f016 0608 	ands.w	r6, r6, #8
 800c926:	d1f8      	bne.n	800c91a <_strtoul_l.constprop.0+0xa>
 800c928:	2c2d      	cmp	r4, #45	; 0x2d
 800c92a:	d130      	bne.n	800c98e <_strtoul_l.constprop.0+0x7e>
 800c92c:	782c      	ldrb	r4, [r5, #0]
 800c92e:	2601      	movs	r6, #1
 800c930:	1c85      	adds	r5, r0, #2
 800c932:	2b00      	cmp	r3, #0
 800c934:	d057      	beq.n	800c9e6 <_strtoul_l.constprop.0+0xd6>
 800c936:	2b10      	cmp	r3, #16
 800c938:	d109      	bne.n	800c94e <_strtoul_l.constprop.0+0x3e>
 800c93a:	2c30      	cmp	r4, #48	; 0x30
 800c93c:	d107      	bne.n	800c94e <_strtoul_l.constprop.0+0x3e>
 800c93e:	7828      	ldrb	r0, [r5, #0]
 800c940:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800c944:	2858      	cmp	r0, #88	; 0x58
 800c946:	d149      	bne.n	800c9dc <_strtoul_l.constprop.0+0xcc>
 800c948:	786c      	ldrb	r4, [r5, #1]
 800c94a:	2310      	movs	r3, #16
 800c94c:	3502      	adds	r5, #2
 800c94e:	f04f 38ff 	mov.w	r8, #4294967295
 800c952:	2700      	movs	r7, #0
 800c954:	fbb8 f8f3 	udiv	r8, r8, r3
 800c958:	fb03 f908 	mul.w	r9, r3, r8
 800c95c:	ea6f 0909 	mvn.w	r9, r9
 800c960:	4638      	mov	r0, r7
 800c962:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c966:	f1bc 0f09 	cmp.w	ip, #9
 800c96a:	d815      	bhi.n	800c998 <_strtoul_l.constprop.0+0x88>
 800c96c:	4664      	mov	r4, ip
 800c96e:	42a3      	cmp	r3, r4
 800c970:	dd23      	ble.n	800c9ba <_strtoul_l.constprop.0+0xaa>
 800c972:	f1b7 3fff 	cmp.w	r7, #4294967295
 800c976:	d007      	beq.n	800c988 <_strtoul_l.constprop.0+0x78>
 800c978:	4580      	cmp	r8, r0
 800c97a:	d31b      	bcc.n	800c9b4 <_strtoul_l.constprop.0+0xa4>
 800c97c:	d101      	bne.n	800c982 <_strtoul_l.constprop.0+0x72>
 800c97e:	45a1      	cmp	r9, r4
 800c980:	db18      	blt.n	800c9b4 <_strtoul_l.constprop.0+0xa4>
 800c982:	fb00 4003 	mla	r0, r0, r3, r4
 800c986:	2701      	movs	r7, #1
 800c988:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c98c:	e7e9      	b.n	800c962 <_strtoul_l.constprop.0+0x52>
 800c98e:	2c2b      	cmp	r4, #43	; 0x2b
 800c990:	bf04      	itt	eq
 800c992:	782c      	ldrbeq	r4, [r5, #0]
 800c994:	1c85      	addeq	r5, r0, #2
 800c996:	e7cc      	b.n	800c932 <_strtoul_l.constprop.0+0x22>
 800c998:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c99c:	f1bc 0f19 	cmp.w	ip, #25
 800c9a0:	d801      	bhi.n	800c9a6 <_strtoul_l.constprop.0+0x96>
 800c9a2:	3c37      	subs	r4, #55	; 0x37
 800c9a4:	e7e3      	b.n	800c96e <_strtoul_l.constprop.0+0x5e>
 800c9a6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c9aa:	f1bc 0f19 	cmp.w	ip, #25
 800c9ae:	d804      	bhi.n	800c9ba <_strtoul_l.constprop.0+0xaa>
 800c9b0:	3c57      	subs	r4, #87	; 0x57
 800c9b2:	e7dc      	b.n	800c96e <_strtoul_l.constprop.0+0x5e>
 800c9b4:	f04f 37ff 	mov.w	r7, #4294967295
 800c9b8:	e7e6      	b.n	800c988 <_strtoul_l.constprop.0+0x78>
 800c9ba:	1c7b      	adds	r3, r7, #1
 800c9bc:	d106      	bne.n	800c9cc <_strtoul_l.constprop.0+0xbc>
 800c9be:	2322      	movs	r3, #34	; 0x22
 800c9c0:	f8ce 3000 	str.w	r3, [lr]
 800c9c4:	4638      	mov	r0, r7
 800c9c6:	b932      	cbnz	r2, 800c9d6 <_strtoul_l.constprop.0+0xc6>
 800c9c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c9cc:	b106      	cbz	r6, 800c9d0 <_strtoul_l.constprop.0+0xc0>
 800c9ce:	4240      	negs	r0, r0
 800c9d0:	2a00      	cmp	r2, #0
 800c9d2:	d0f9      	beq.n	800c9c8 <_strtoul_l.constprop.0+0xb8>
 800c9d4:	b107      	cbz	r7, 800c9d8 <_strtoul_l.constprop.0+0xc8>
 800c9d6:	1e69      	subs	r1, r5, #1
 800c9d8:	6011      	str	r1, [r2, #0]
 800c9da:	e7f5      	b.n	800c9c8 <_strtoul_l.constprop.0+0xb8>
 800c9dc:	2430      	movs	r4, #48	; 0x30
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d1b5      	bne.n	800c94e <_strtoul_l.constprop.0+0x3e>
 800c9e2:	2308      	movs	r3, #8
 800c9e4:	e7b3      	b.n	800c94e <_strtoul_l.constprop.0+0x3e>
 800c9e6:	2c30      	cmp	r4, #48	; 0x30
 800c9e8:	d0a9      	beq.n	800c93e <_strtoul_l.constprop.0+0x2e>
 800c9ea:	230a      	movs	r3, #10
 800c9ec:	e7af      	b.n	800c94e <_strtoul_l.constprop.0+0x3e>
 800c9ee:	bf00      	nop
 800c9f0:	0800cf11 	.word	0x0800cf11

0800c9f4 <_strtoul_r>:
 800c9f4:	f7ff bf8c 	b.w	800c910 <_strtoul_l.constprop.0>

0800c9f8 <__ascii_wctomb>:
 800c9f8:	b149      	cbz	r1, 800ca0e <__ascii_wctomb+0x16>
 800c9fa:	2aff      	cmp	r2, #255	; 0xff
 800c9fc:	bf85      	ittet	hi
 800c9fe:	238a      	movhi	r3, #138	; 0x8a
 800ca00:	6003      	strhi	r3, [r0, #0]
 800ca02:	700a      	strbls	r2, [r1, #0]
 800ca04:	f04f 30ff 	movhi.w	r0, #4294967295
 800ca08:	bf98      	it	ls
 800ca0a:	2001      	movls	r0, #1
 800ca0c:	4770      	bx	lr
 800ca0e:	4608      	mov	r0, r1
 800ca10:	4770      	bx	lr
	...

0800ca14 <fiprintf>:
 800ca14:	b40e      	push	{r1, r2, r3}
 800ca16:	b503      	push	{r0, r1, lr}
 800ca18:	4601      	mov	r1, r0
 800ca1a:	ab03      	add	r3, sp, #12
 800ca1c:	4805      	ldr	r0, [pc, #20]	; (800ca34 <fiprintf+0x20>)
 800ca1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca22:	6800      	ldr	r0, [r0, #0]
 800ca24:	9301      	str	r3, [sp, #4]
 800ca26:	f7fe ff55 	bl	800b8d4 <_vfiprintf_r>
 800ca2a:	b002      	add	sp, #8
 800ca2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca30:	b003      	add	sp, #12
 800ca32:	4770      	bx	lr
 800ca34:	20000098 	.word	0x20000098

0800ca38 <abort>:
 800ca38:	b508      	push	{r3, lr}
 800ca3a:	2006      	movs	r0, #6
 800ca3c:	f000 f834 	bl	800caa8 <raise>
 800ca40:	2001      	movs	r0, #1
 800ca42:	f7f6 fc5b 	bl	80032fc <_exit>

0800ca46 <_malloc_usable_size_r>:
 800ca46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca4a:	1f18      	subs	r0, r3, #4
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	bfbc      	itt	lt
 800ca50:	580b      	ldrlt	r3, [r1, r0]
 800ca52:	18c0      	addlt	r0, r0, r3
 800ca54:	4770      	bx	lr

0800ca56 <_raise_r>:
 800ca56:	291f      	cmp	r1, #31
 800ca58:	b538      	push	{r3, r4, r5, lr}
 800ca5a:	4604      	mov	r4, r0
 800ca5c:	460d      	mov	r5, r1
 800ca5e:	d904      	bls.n	800ca6a <_raise_r+0x14>
 800ca60:	2316      	movs	r3, #22
 800ca62:	6003      	str	r3, [r0, #0]
 800ca64:	f04f 30ff 	mov.w	r0, #4294967295
 800ca68:	bd38      	pop	{r3, r4, r5, pc}
 800ca6a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ca6c:	b112      	cbz	r2, 800ca74 <_raise_r+0x1e>
 800ca6e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ca72:	b94b      	cbnz	r3, 800ca88 <_raise_r+0x32>
 800ca74:	4620      	mov	r0, r4
 800ca76:	f000 f831 	bl	800cadc <_getpid_r>
 800ca7a:	462a      	mov	r2, r5
 800ca7c:	4601      	mov	r1, r0
 800ca7e:	4620      	mov	r0, r4
 800ca80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca84:	f000 b818 	b.w	800cab8 <_kill_r>
 800ca88:	2b01      	cmp	r3, #1
 800ca8a:	d00a      	beq.n	800caa2 <_raise_r+0x4c>
 800ca8c:	1c59      	adds	r1, r3, #1
 800ca8e:	d103      	bne.n	800ca98 <_raise_r+0x42>
 800ca90:	2316      	movs	r3, #22
 800ca92:	6003      	str	r3, [r0, #0]
 800ca94:	2001      	movs	r0, #1
 800ca96:	e7e7      	b.n	800ca68 <_raise_r+0x12>
 800ca98:	2400      	movs	r4, #0
 800ca9a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ca9e:	4628      	mov	r0, r5
 800caa0:	4798      	blx	r3
 800caa2:	2000      	movs	r0, #0
 800caa4:	e7e0      	b.n	800ca68 <_raise_r+0x12>
	...

0800caa8 <raise>:
 800caa8:	4b02      	ldr	r3, [pc, #8]	; (800cab4 <raise+0xc>)
 800caaa:	4601      	mov	r1, r0
 800caac:	6818      	ldr	r0, [r3, #0]
 800caae:	f7ff bfd2 	b.w	800ca56 <_raise_r>
 800cab2:	bf00      	nop
 800cab4:	20000098 	.word	0x20000098

0800cab8 <_kill_r>:
 800cab8:	b538      	push	{r3, r4, r5, lr}
 800caba:	4d07      	ldr	r5, [pc, #28]	; (800cad8 <_kill_r+0x20>)
 800cabc:	2300      	movs	r3, #0
 800cabe:	4604      	mov	r4, r0
 800cac0:	4608      	mov	r0, r1
 800cac2:	4611      	mov	r1, r2
 800cac4:	602b      	str	r3, [r5, #0]
 800cac6:	f7f6 fc09 	bl	80032dc <_kill>
 800caca:	1c43      	adds	r3, r0, #1
 800cacc:	d102      	bne.n	800cad4 <_kill_r+0x1c>
 800cace:	682b      	ldr	r3, [r5, #0]
 800cad0:	b103      	cbz	r3, 800cad4 <_kill_r+0x1c>
 800cad2:	6023      	str	r3, [r4, #0]
 800cad4:	bd38      	pop	{r3, r4, r5, pc}
 800cad6:	bf00      	nop
 800cad8:	20006528 	.word	0x20006528

0800cadc <_getpid_r>:
 800cadc:	f7f6 bbf6 	b.w	80032cc <_getpid>

0800cae0 <_init>:
 800cae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cae2:	bf00      	nop
 800cae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cae6:	bc08      	pop	{r3}
 800cae8:	469e      	mov	lr, r3
 800caea:	4770      	bx	lr

0800caec <_fini>:
 800caec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caee:	bf00      	nop
 800caf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800caf2:	bc08      	pop	{r3}
 800caf4:	469e      	mov	lr, r3
 800caf6:	4770      	bx	lr
