
*** Running vivado
    with args -log embsys_pmod_hb3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source embsys_pmod_hb3_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source embsys_pmod_hb3_0_0.tcl -notrace
couldn't read file "embsys_pmod_hb3_0_0.tcl": no such file or directory
INFO: [Common 17-206] Exiting Vivado at Tue May 19 17:14:13 2020...

*** Running vivado
    with args -log embsys_pmod_hb3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source embsys_pmod_hb3_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source embsys_pmod_hb3_0_0.tcl -notrace
Command: synth_design -top embsys_pmod_hb3_0_0 -part xc7a50tcsg324-1 -fanout_limit 1000 -directive FewerCarryChains -retiming -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 411.684 ; gain = 103.063
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'embsys_pmod_hb3_0_0' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_pmod_hb3_0_0/synth/embsys_pmod_hb3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'pmod_hb3_v1_0' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/fbea/hdl/pmod_hb3_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pmod_hb3_v1_0_S00_AXI' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/fbea/hdl/pmod_hb3_v1_0_S00_AXI.v:4]
	Parameter PWM_GEN_SCALAR_BITS bound to: 32 - type: integer 
	Parameter DC_RESOLUTION_BITS bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/fbea/hdl/pmod_hb3_v1_0_S00_AXI.v:258]
INFO: [Synth 8-226] default block is never used [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/fbea/hdl/pmod_hb3_v1_0_S00_AXI.v:399]
INFO: [Synth 8-6157] synthesizing module 'hw_pwdet' [c:/Vivado_Projects/hb3/hb3.srcs/sources_1/imports/hwdet/hw_pwdet.v:1]
	Parameter DC_RESOLUTION_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [c:/Vivado_Projects/hb3/hb3.srcs/sources_1/imports/new/counter.v:23]
	Parameter COUNTER_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [c:/Vivado_Projects/hb3/hb3.srcs/sources_1/imports/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hw_pwdet' (2#1) [c:/Vivado_Projects/hb3/hb3.srcs/sources_1/imports/hwdet/hw_pwdet.v:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen' [c:/Vivado_Projects/hb3/hb3.srcs/sources_1/imports/hwdet/pwm_gen.v:3]
	Parameter PWM_GEN_SCALAR_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen' (3#1) [c:/Vivado_Projects/hb3/hb3.srcs/sources_1/imports/hwdet/pwm_gen.v:3]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/fbea/hdl/pmod_hb3_v1_0_S00_AXI.v:252]
INFO: [Synth 8-6155] done synthesizing module 'pmod_hb3_v1_0_S00_AXI' (4#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/fbea/hdl/pmod_hb3_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pmod_hb3_v1_0' (5#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/fbea/hdl/pmod_hb3_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'embsys_pmod_hb3_0_0' (6#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_pmod_hb3_0_0/synth/embsys_pmod_hb3_0_0.v:57]
WARNING: [Synth 8-3331] design pmod_hb3_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design pmod_hb3_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design pmod_hb3_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design pmod_hb3_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design pmod_hb3_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design pmod_hb3_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 467.223 ; gain = 158.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 467.223 ; gain = 158.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 467.223 ; gain = 158.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 784.898 ; gain = 2.512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 784.898 ; gain = 476.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 784.898 ; gain = 476.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 784.898 ; gain = 476.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "dc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 784.898 ; gain = 476.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                 7x32  Multipliers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hw_pwdet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                 7x32  Multipliers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module pwm_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pmod_hb3_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module pmod_hb3_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design embsys_pmod_hb3_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design embsys_pmod_hb3_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design embsys_pmod_hb3_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design embsys_pmod_hb3_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design embsys_pmod_hb3_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design embsys_pmod_hb3_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/product_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/pmod_hb3_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/pmod_hb3_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pmod_hb3_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/pmod_hb3_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/pmod_hb3_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pmod_hb3_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/product_reg[1]) is unused and will be removed from module embsys_pmod_hb3_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pmod_hb3_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module embsys_pmod_hb3_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pmod_hb3_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module embsys_pmod_hb3_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pmod_hb3_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module embsys_pmod_hb3_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pmod_hb3_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module embsys_pmod_hb3_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pmod_hb3_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module embsys_pmod_hb3_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pmod_hb3_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module embsys_pmod_hb3_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/product_reg[0] )
INFO: [Synth 8-3332] Sequential element (inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/product_reg[0]) is unused and will be removed from module embsys_pmod_hb3_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 784.898 ; gain = 476.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 787.734 ; gain = 479.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 789.102 ; gain = 480.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `embsys_pmod_hb3_0_0`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `embsys_pmod_hb3_0_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 814.992 ; gain = 506.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 814.992 ; gain = 506.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 814.992 ; gain = 506.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 814.992 ; gain = 506.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 814.992 ; gain = 506.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 814.992 ; gain = 506.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 814.992 ; gain = 506.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   405|
|2     |LUT1   |    68|
|3     |LUT2   |    84|
|4     |LUT3   |  1250|
|5     |LUT4   |    85|
|6     |LUT6   |    66|
|7     |FDCE   |    64|
|8     |FDRE   |   377|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |  2401|
|2     |  inst                         |pmod_hb3_v1_0         |  2400|
|3     |    pmod_hb3_v1_0_S00_AXI_inst |pmod_hb3_v1_0_S00_AXI |  2397|
|4     |      pwdetector               |hw_pwdet              |  1982|
|5     |        high_count             |counter               |   129|
|6     |        low_count              |counter_0             |    33|
|7     |      pwmgenerator             |pwm_gen               |   122|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 814.992 ; gain = 506.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 814.992 ; gain = 188.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 814.992 ; gain = 506.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 814.992 ; gain = 517.836
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_pmod_hb3_0_0_synth_1/embsys_pmod_hb3_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_pmod_hb3_0_0/embsys_pmod_hb3_0_0.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_pmod_hb3_0_0_synth_1/embsys_pmod_hb3_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file embsys_pmod_hb3_0_0_utilization_synth.rpt -pb embsys_pmod_hb3_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 814.992 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 20 00:52:23 2020...
