

================================================================
== Vitis HLS Report for 'hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2'
================================================================
* Date:           Sun Dec 17 06:37:59 2023

* Version:        2020.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hyst
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262149|   262149|  0.874 ms|  0.874 ms|  262149|  262149|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_28_2  |   262147|   262147|         5|          1|          1|  262144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1380|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      104|     -|
|Register             |        -|      -|     2310|      128|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     2310|     1612|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln27_fu_175_p2                |         +|   0|  0|   26|          19|           1|
    |add_ln28_fu_214_p2                |         +|   0|  0|   17|          10|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state5_io                |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op38_read_state2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln27_fu_169_p2               |      icmp|   0|  0|   14|          19|          20|
    |icmp_ln28_fu_184_p2               |      icmp|   0|  0|   11|          10|          11|
    |icmp_ln35_fu_202_p2               |      icmp|   0|  0|   10|           6|           1|
    |icmp_ln40_fu_265_p2               |      icmp|   0|  0|   11|           8|           6|
    |icmp_ln46_fu_208_p2               |      icmp|   0|  0|   10|           6|           2|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |select_ln27_1_fu_284_p3           |    select|   0|  0|  418|           1|           1|
    |select_ln27_2_fu_239_p3           |    select|   0|  0|  423|           1|           1|
    |select_ln27_fu_190_p3             |    select|   0|  0|   10|           1|           1|
    |select_ln46_fu_312_p3             |    select|   0|  0|  418|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1380|          88|          53|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4               |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_132_p4        |  14|          3|  512|       1536|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_xi_load              |   9|          2|   10|         20|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |gmem1_blk_n_W                         |   9|          2|    1|          2|
    |indvar_flatten_fu_100                 |   9|          2|   19|         38|
    |phi_ln46_fu_92                        |   9|          2|  497|        994|
    |shiftreg9_fu_88                       |   9|          2|  504|       1008|
    |xi_fu_96                              |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 104|         23| 1575|       3662|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |gmem0_addr_read_reg_396           |  512|   0|  512|          0|
    |icmp_ln27_reg_377                 |    1|   0|    1|          0|
    |icmp_ln28_reg_381                 |    1|   0|    1|          0|
    |icmp_ln35_reg_387                 |    1|   0|    1|          0|
    |icmp_ln40_reg_401                 |    1|   0|    1|          0|
    |icmp_ln40_reg_401_pp0_iter3_reg   |    1|   0|    1|          0|
    |icmp_ln46_reg_391                 |    1|   0|    1|          0|
    |indvar_flatten_fu_100             |   19|   0|   19|          0|
    |phi_ln46_fu_92                    |  497|   0|  497|          0|
    |select_ln27_1_reg_412             |  497|   0|  497|          0|
    |shiftreg9_fu_88                   |  504|   0|  504|          0|
    |xi_fu_96                          |   10|   0|   10|          0|
    |icmp_ln27_reg_377                 |   64|  32|    1|          0|
    |icmp_ln28_reg_381                 |   64|  32|    1|          0|
    |icmp_ln35_reg_387                 |   64|  32|    1|          0|
    |icmp_ln46_reg_391                 |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 2310| 128| 2058|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  512|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   64|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  512|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                          gmem1|       pointer|
|sext_ln27_1           |   in|   58|     ap_none|                                    sext_ln27_1|        scalar|
|sext_ln27             |   in|   58|     ap_none|                                      sext_ln27|        scalar|
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shiftreg9 = alloca i32 1"   --->   Operation 8 'alloca' 'shiftreg9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_ln46 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%xi = alloca i32 1"   --->   Operation 10 'alloca' 'xi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln27_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln27"   --->   Operation 12 'read' 'sext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln27_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln27_1"   --->   Operation 13 'read' 'sext_ln27_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln27_cast = sext i58 %sext_ln27_read"   --->   Operation 14 'sext' 'sext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln27_1_cast = sext i58 %sext_ln27_1_read"   --->   Operation 15 'sext' 'sext_ln27_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_1, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %xi"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i497 0, i497 %phi_ln46"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i504 0, i504 %shiftreg9"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln27 = icmp_eq  i19 %indvar_flatten_load, i19 262144" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 24 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%add_ln27 = add i19 %indvar_flatten_load, i19 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 25 'add' 'add_ln27' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc36, void %for.end38.exitStub" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 26 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%xi_load = load i10 %xi" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 27 'load' 'xi_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.60ns)   --->   "%icmp_ln28 = icmp_eq  i10 %xi_load, i10 512" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 28 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.30ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i10 0, i10 %xi_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 29 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i10 %select_ln27" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 30 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln35 = icmp_eq  i6 %trunc_ln28, i6 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:35]   --->   Operation 31 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln27)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln46 = icmp_eq  i6 %trunc_ln28, i6 63" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:46]   --->   Operation 32 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln27)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc._crit_edge, void" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:46]   --->   Operation 33 'br' 'br_ln46' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.72ns)   --->   "%add_ln28 = add i10 %select_ln27, i10 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 34 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln28 = store i19 %add_ln27, i19 %indvar_flatten" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 35 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln28 = store i10 %add_ln28, i10 %xi" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 36 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln27_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 37 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem0_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:35]   --->   Operation 38 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln27 & icmp_ln35)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 1.53>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%shiftreg9_load = load i504 %shiftreg9" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 39 'load' 'shiftreg9_load' <Predicate = (!icmp_ln27 & !icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.56ns)   --->   "%select_ln27_2 = select i1 %icmp_ln28, i504 0, i504 %shiftreg9_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 40 'select' 'select_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i504 %select_ln27_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 41 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.body6.split._crit_edge_ifconv, void" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:35]   --->   Operation 42 'br' 'br_ln35' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_3 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln35 = br void %for.body6.split._crit_edge_ifconv" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:35]   --->   Operation 43 'br' 'br_ln35' <Predicate = (!icmp_ln27 & icmp_ln35)> <Delay = 0.38>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem0_addr_read, void, i512 %zext_ln28, void %for.inc36" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:35]   --->   Operation 44 'phi' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i512 %empty" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:35]   --->   Operation 45 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = partselect i504 @_ssdm_op_PartSelect.i504.i512.i32.i32, i512 %empty, i32 8, i32 511" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:35]   --->   Operation 46 'partselect' 'trunc_ln35_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.58ns)   --->   "%icmp_ln40 = icmp_ugt  i8 %trunc_ln35, i8 50" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:40]   --->   Operation 47 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln28 = store i504 %trunc_ln35_1, i504 %shiftreg9" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 48 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.50>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln27_1_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 51 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%phi_ln46_load = load i497 %phi_ln46" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 52 'load' 'phi_ln46_load' <Predicate = (!icmp_ln27 & !icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.55ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i497 0, i497 %phi_ln46_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 53 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i489 @_ssdm_op_PartSelect.i489.i497.i32.i32, i497 %select_ln27_1, i32 8, i32 496" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 54 'partselect' 'tmp_3' <Predicate = (!icmp_ln27 & !icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i489 %tmp_3" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 55 'sext' 'sext_ln28' <Predicate = (!icmp_ln27 & !icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i497 @_ssdm_op_BitConcatenate.i497.i1.i496, i1 %icmp_ln40, i496 %sext_ln28" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 56 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln27 & !icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.55ns)   --->   "%select_ln46 = select i1 %icmp_ln46, i497 0, i497 %tmp_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:46]   --->   Operation 57 'select' 'select_ln46' <Predicate = (!icmp_ln27)> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln28 = store i497 %select_ln46, i497 %phi_ln46" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 58 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body6" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 59 'br' 'br_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_28_2_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 61 'speclooptripcount' 'empty_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i497 %select_ln27_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27]   --->   Operation 62 'sext' 'sext_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:29]   --->   Operation 63 'specpipeline' 'specpipeline_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28]   --->   Operation 64 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i505 @_ssdm_op_BitConcatenate.i505.i1.i504, i1 %icmp_ln40, i504 %sext_ln27_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:46]   --->   Operation 65 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i505 %tmp" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:46]   --->   Operation 66 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.43ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem1_addr, i512 %sext_ln46, i64 18446744073709551615" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:46]   --->   Operation 67 'write' 'write_ln46' <Predicate = (icmp_ln46)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc._crit_edge" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:46]   --->   Operation 68 'br' 'br_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln27_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg9           (alloca           ) [ 011100]
phi_ln46            (alloca           ) [ 011110]
xi                  (alloca           ) [ 010000]
indvar_flatten      (alloca           ) [ 010000]
sext_ln27_read      (read             ) [ 000000]
sext_ln27_1_read    (read             ) [ 000000]
sext_ln27_cast      (sext             ) [ 011000]
sext_ln27_1_cast    (sext             ) [ 011110]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
br_ln0              (br               ) [ 000000]
indvar_flatten_load (load             ) [ 000000]
icmp_ln27           (icmp             ) [ 011111]
add_ln27            (add              ) [ 000000]
br_ln27             (br               ) [ 000000]
xi_load             (load             ) [ 000000]
icmp_ln28           (icmp             ) [ 011110]
select_ln27         (select           ) [ 000000]
trunc_ln28          (trunc            ) [ 000000]
icmp_ln35           (icmp             ) [ 011111]
icmp_ln46           (icmp             ) [ 011111]
br_ln46             (br               ) [ 000000]
add_ln28            (add              ) [ 000000]
store_ln28          (store            ) [ 000000]
store_ln28          (store            ) [ 000000]
gmem0_addr          (getelementptr    ) [ 000000]
gmem0_addr_read     (read             ) [ 010100]
shiftreg9_load      (load             ) [ 000000]
select_ln27_2       (select           ) [ 000000]
zext_ln28           (zext             ) [ 000000]
br_ln35             (br               ) [ 000000]
br_ln35             (br               ) [ 000000]
empty               (phi              ) [ 010100]
trunc_ln35          (trunc            ) [ 000000]
trunc_ln35_1        (partselect       ) [ 000000]
icmp_ln40           (icmp             ) [ 010011]
store_ln28          (store            ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
gmem1_addr          (getelementptr    ) [ 010001]
phi_ln46_load       (load             ) [ 000000]
select_ln27_1       (select           ) [ 010001]
tmp_3               (partselect       ) [ 000000]
sext_ln28           (sext             ) [ 000000]
tmp_2               (bitconcatenate   ) [ 000000]
select_ln46         (select           ) [ 000000]
store_ln28          (store            ) [ 000000]
br_ln28             (br               ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
empty_22            (speclooptripcount) [ 000000]
sext_ln27_2         (sext             ) [ 000000]
specpipeline_ln29   (specpipeline     ) [ 000000]
specloopname_ln28   (specloopname     ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
sext_ln46           (sext             ) [ 000000]
write_ln46          (write            ) [ 000000]
br_ln46             (br               ) [ 000000]
ret_ln0             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln27_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln27">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i504.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i489.i497.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i497.i1.i496"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_27_1_VITIS_LOOP_28_2_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i505.i1.i504"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="shiftreg9_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg9/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="phi_ln46_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="497" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln46/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="xi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xi/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln27_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="58" slack="0"/>
<pin id="106" dir="0" index="1" bw="58" slack="0"/>
<pin id="107" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln27_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln27_1_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="58" slack="0"/>
<pin id="112" dir="0" index="1" bw="58" slack="0"/>
<pin id="113" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln27_1_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="gmem0_addr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="512" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln46_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="512" slack="1"/>
<pin id="124" dir="0" index="2" bw="505" slack="0"/>
<pin id="125" dir="0" index="3" bw="1" slack="0"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/5 "/>
</bind>
</comp>

<comp id="129" class="1005" name="empty_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="512" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="504" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln27_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="58" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_cast/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln27_1_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="58" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_1_cast/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="19" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="497" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="504" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="19" slack="0"/>
<pin id="168" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln27_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="19" slack="0"/>
<pin id="171" dir="0" index="1" bw="19" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln27_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="19" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="xi_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xi_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln28_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln27_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln28_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln35_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln46_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln28_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln28_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="19" slack="0"/>
<pin id="222" dir="0" index="1" bw="19" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln28_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="10" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="gmem0_addr_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="1"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shiftreg9_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="504" slack="2"/>
<pin id="238" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg9_load/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln27_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="2"/>
<pin id="241" dir="0" index="1" bw="504" slack="0"/>
<pin id="242" dir="0" index="2" bw="504" slack="0"/>
<pin id="243" dir="1" index="3" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln28_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="504" slack="0"/>
<pin id="248" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln35_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="512" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln35_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="504" slack="0"/>
<pin id="257" dir="0" index="1" bw="512" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="0" index="3" bw="10" slack="0"/>
<pin id="260" dir="1" index="4" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln35_1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln40_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln28_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="504" slack="0"/>
<pin id="273" dir="0" index="1" bw="504" slack="2"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="gmem1_addr_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="3"/>
<pin id="279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="phi_ln46_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="497" slack="3"/>
<pin id="283" dir="1" index="1" bw="497" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln46_load/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln27_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="3"/>
<pin id="286" dir="0" index="1" bw="497" slack="0"/>
<pin id="287" dir="0" index="2" bw="497" slack="0"/>
<pin id="288" dir="1" index="3" bw="497" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="489" slack="0"/>
<pin id="293" dir="0" index="1" bw="497" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="0" index="3" bw="10" slack="0"/>
<pin id="296" dir="1" index="4" bw="489" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln28_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="489" slack="0"/>
<pin id="303" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="497" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="1"/>
<pin id="308" dir="0" index="2" bw="489" slack="0"/>
<pin id="309" dir="1" index="3" bw="497" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln46_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="3"/>
<pin id="314" dir="0" index="1" bw="497" slack="0"/>
<pin id="315" dir="0" index="2" bw="497" slack="0"/>
<pin id="316" dir="1" index="3" bw="497" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln28_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="497" slack="0"/>
<pin id="321" dir="0" index="1" bw="497" slack="3"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln27_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="497" slack="1"/>
<pin id="326" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_2/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="505" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="2"/>
<pin id="330" dir="0" index="2" bw="497" slack="0"/>
<pin id="331" dir="1" index="3" bw="505" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln46_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="505" slack="0"/>
<pin id="336" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/5 "/>
</bind>
</comp>

<comp id="339" class="1005" name="shiftreg9_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="504" slack="0"/>
<pin id="341" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg9 "/>
</bind>
</comp>

<comp id="346" class="1005" name="phi_ln46_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="497" slack="0"/>
<pin id="348" dir="1" index="1" bw="497" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln46 "/>
</bind>
</comp>

<comp id="353" class="1005" name="xi_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="360" class="1005" name="indvar_flatten_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="19" slack="0"/>
<pin id="362" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="367" class="1005" name="sext_ln27_cast_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln27_cast "/>
</bind>
</comp>

<comp id="372" class="1005" name="sext_ln27_1_cast_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="3"/>
<pin id="374" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln27_1_cast "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln27_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln28_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="2"/>
<pin id="383" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="387" class="1005" name="icmp_ln35_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="391" class="1005" name="icmp_ln46_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="3"/>
<pin id="393" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="396" class="1005" name="gmem0_addr_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="512" slack="1"/>
<pin id="398" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="icmp_ln40_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="407" class="1005" name="gmem1_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="512" slack="1"/>
<pin id="409" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="412" class="1005" name="select_ln27_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="497" slack="1"/>
<pin id="414" dir="1" index="1" bw="497" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="84" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="86" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="141"><net_src comp="104" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="110" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="181" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="198" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="190" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="175" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="214" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="230" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="254"><net_src comp="132" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="132" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="251" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="255" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="284" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="66" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="291" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="305" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="332"><net_src comp="82" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="337"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="342"><net_src comp="88" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="349"><net_src comp="92" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="356"><net_src comp="96" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="363"><net_src comp="100" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="370"><net_src comp="138" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="375"><net_src comp="142" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="380"><net_src comp="169" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="184" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="390"><net_src comp="202" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="208" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="399"><net_src comp="116" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="404"><net_src comp="265" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="410"><net_src comp="276" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="415"><net_src comp="284" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="324" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {5 }
	Port: gmem0 | {}
 - Input state : 
	Port: hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 : gmem1 | {}
	Port: hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 : gmem0 | {2 }
	Port: hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 : sext_ln27_1 | {1 }
	Port: hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 : sext_ln27 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln27 : 2
		add_ln27 : 2
		br_ln27 : 3
		xi_load : 1
		icmp_ln28 : 2
		select_ln27 : 3
		trunc_ln28 : 4
		icmp_ln35 : 5
		icmp_ln46 : 5
		br_ln46 : 6
		add_ln28 : 4
		store_ln28 : 3
		store_ln28 : 5
	State 2
		gmem0_addr_read : 1
	State 3
		select_ln27_2 : 1
		zext_ln28 : 2
		empty : 3
		trunc_ln35 : 4
		trunc_ln35_1 : 4
		icmp_ln40 : 5
		store_ln28 : 5
	State 4
		select_ln27_1 : 1
		tmp_3 : 2
		sext_ln28 : 3
		tmp_2 : 4
		select_ln46 : 5
		store_ln28 : 6
	State 5
		tmp : 1
		sext_ln46 : 2
		write_ln46 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |      select_ln27_fu_190      |    0    |    10   |
|  select  |     select_ln27_2_fu_239     |    0    |   423   |
|          |     select_ln27_1_fu_284     |    0    |   418   |
|          |      select_ln46_fu_312      |    0    |   418   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln27_fu_169       |    0    |    14   |
|          |       icmp_ln28_fu_184       |    0    |    11   |
|   icmp   |       icmp_ln35_fu_202       |    0    |    10   |
|          |       icmp_ln46_fu_208       |    0    |    10   |
|          |       icmp_ln40_fu_265       |    0    |    11   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln27_fu_175       |    0    |    26   |
|          |        add_ln28_fu_214       |    0    |    17   |
|----------|------------------------------|---------|---------|
|          |  sext_ln27_read_read_fu_104  |    0    |    0    |
|   read   | sext_ln27_1_read_read_fu_110 |    0    |    0    |
|          |  gmem0_addr_read_read_fu_116 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln46_write_fu_121   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     sext_ln27_cast_fu_138    |    0    |    0    |
|          |    sext_ln27_1_cast_fu_142   |    0    |    0    |
|   sext   |       sext_ln28_fu_301       |    0    |    0    |
|          |      sext_ln27_2_fu_324      |    0    |    0    |
|          |       sext_ln46_fu_334       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln28_fu_198      |    0    |    0    |
|          |       trunc_ln35_fu_251      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln28_fu_246       |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|      trunc_ln35_1_fu_255     |    0    |    0    |
|          |         tmp_3_fu_291         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_2_fu_305         |    0    |    0    |
|          |          tmp_fu_327          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1368  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      empty_reg_129     |   512  |
| gmem0_addr_read_reg_396|   512  |
|   gmem1_addr_reg_407   |   512  |
|    icmp_ln27_reg_377   |    1   |
|    icmp_ln28_reg_381   |    1   |
|    icmp_ln35_reg_387   |    1   |
|    icmp_ln40_reg_401   |    1   |
|    icmp_ln46_reg_391   |    1   |
| indvar_flatten_reg_360 |   19   |
|    phi_ln46_reg_346    |   497  |
|  select_ln27_1_reg_412 |   497  |
|sext_ln27_1_cast_reg_372|   64   |
| sext_ln27_cast_reg_367 |   64   |
|    shiftreg9_reg_339   |   504  |
|       xi_reg_353       |   10   |
+------------------------+--------+
|          Total         |  3196  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1368  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  3196  |    -   |
+-----------+--------+--------+
|   Total   |  3196  |  1368  |
+-----------+--------+--------+
