
FreeRTOS_STMCube_IDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ac0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08006c50  08006c50  00007c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d3c  08006d3c  00008014  2**0
                  CONTENTS
  4 .ARM          00000008  08006d3c  08006d3c  00007d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d44  08006d44  00008014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d44  08006d44  00007d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006d48  08006d48  00007d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08006d4c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008014  2**0
                  CONTENTS
 10 .bss          00012e9c  20000014  20000014  00008014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20012eb0  20012eb0  00008014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014fbd  00000000  00000000  00008044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032dd  00000000  00000000  0001d001  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012e0  00000000  00000000  000202e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000eb0  00000000  00000000  000215c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002306f  00000000  00000000  00022470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001740f  00000000  00000000  000454df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da4e9  00000000  00000000  0005c8ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00136dd7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004eb4  00000000  00000000  00136e1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  0013bcd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006c38 	.word	0x08006c38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08006c38 	.word	0x08006c38

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b086      	sub	sp, #24
 80004d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d6:	f000 fdd7 	bl	8001088 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004da:	f000 f8ad 	bl	8000638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004de:	f000 f967 	bl	80007b0 <MX_GPIO_Init>
  MX_RTC_Init();
 80004e2:	f000 f915 	bl	8000710 <MX_RTC_Init>
  MX_USART2_UART_Init();
 80004e6:	f000 f939 	bl	800075c <MX_USART2_UART_Init>
  //RTC task
  //Print task
  //Command handling task
  //2 Queues - input data queue and print queue

  status = xTaskCreate(Menu_Task_Handler, "Menu_Task", 200, NULL, 2, &Menu_Task_Handle);
 80004ea:	4b40      	ldr	r3, [pc, #256]	@ (80005ec <main+0x11c>)
 80004ec:	9301      	str	r3, [sp, #4]
 80004ee:	2302      	movs	r3, #2
 80004f0:	9300      	str	r3, [sp, #0]
 80004f2:	2300      	movs	r3, #0
 80004f4:	22c8      	movs	r2, #200	@ 0xc8
 80004f6:	493e      	ldr	r1, [pc, #248]	@ (80005f0 <main+0x120>)
 80004f8:	483e      	ldr	r0, [pc, #248]	@ (80005f4 <main+0x124>)
 80004fa:	f004 f94f 	bl	800479c <xTaskCreate>
 80004fe:	60f8      	str	r0, [r7, #12]


  if(status == pdPASS)
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	2b01      	cmp	r3, #1
 8000504:	d10a      	bne.n	800051c <main+0x4c>
  {
  	  status = xTaskCreate(LED_Task_Handler, "LED_Task", 200, NULL, 2, &LED_Task_Handle);
 8000506:	4b3c      	ldr	r3, [pc, #240]	@ (80005f8 <main+0x128>)
 8000508:	9301      	str	r3, [sp, #4]
 800050a:	2302      	movs	r3, #2
 800050c:	9300      	str	r3, [sp, #0]
 800050e:	2300      	movs	r3, #0
 8000510:	22c8      	movs	r2, #200	@ 0xc8
 8000512:	493a      	ldr	r1, [pc, #232]	@ (80005fc <main+0x12c>)
 8000514:	483a      	ldr	r0, [pc, #232]	@ (8000600 <main+0x130>)
 8000516:	f004 f941 	bl	800479c <xTaskCreate>
 800051a:	60f8      	str	r0, [r7, #12]
  }

  if(status == pdPASS)
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	2b01      	cmp	r3, #1
 8000520:	d10a      	bne.n	8000538 <main+0x68>
  {
	  status = xTaskCreate(RTC_Task_Handler, "RTC_Task", 200, NULL, 2, &RTC_Task_Handle);
 8000522:	4b38      	ldr	r3, [pc, #224]	@ (8000604 <main+0x134>)
 8000524:	9301      	str	r3, [sp, #4]
 8000526:	2302      	movs	r3, #2
 8000528:	9300      	str	r3, [sp, #0]
 800052a:	2300      	movs	r3, #0
 800052c:	22c8      	movs	r2, #200	@ 0xc8
 800052e:	4936      	ldr	r1, [pc, #216]	@ (8000608 <main+0x138>)
 8000530:	4836      	ldr	r0, [pc, #216]	@ (800060c <main+0x13c>)
 8000532:	f004 f933 	bl	800479c <xTaskCreate>
 8000536:	60f8      	str	r0, [r7, #12]
  }

  if(status == pdPASS)
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	2b01      	cmp	r3, #1
 800053c:	d10a      	bne.n	8000554 <main+0x84>
  {
	  status = xTaskCreate(Print_Task_Handler, "Print_Task", 200, NULL, 2, &Print_Task_Handle);
 800053e:	4b34      	ldr	r3, [pc, #208]	@ (8000610 <main+0x140>)
 8000540:	9301      	str	r3, [sp, #4]
 8000542:	2302      	movs	r3, #2
 8000544:	9300      	str	r3, [sp, #0]
 8000546:	2300      	movs	r3, #0
 8000548:	22c8      	movs	r2, #200	@ 0xc8
 800054a:	4932      	ldr	r1, [pc, #200]	@ (8000614 <main+0x144>)
 800054c:	4832      	ldr	r0, [pc, #200]	@ (8000618 <main+0x148>)
 800054e:	f004 f925 	bl	800479c <xTaskCreate>
 8000552:	60f8      	str	r0, [r7, #12]
  }

  if(status == pdPASS)
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	2b01      	cmp	r3, #1
 8000558:	d10a      	bne.n	8000570 <main+0xa0>
  {
	  status = xTaskCreate(Command_Task_Handler, "CMD_Task", 200, NULL, 2, &Command_Task_Handle);
 800055a:	4b30      	ldr	r3, [pc, #192]	@ (800061c <main+0x14c>)
 800055c:	9301      	str	r3, [sp, #4]
 800055e:	2302      	movs	r3, #2
 8000560:	9300      	str	r3, [sp, #0]
 8000562:	2300      	movs	r3, #0
 8000564:	22c8      	movs	r2, #200	@ 0xc8
 8000566:	492e      	ldr	r1, [pc, #184]	@ (8000620 <main+0x150>)
 8000568:	482e      	ldr	r0, [pc, #184]	@ (8000624 <main+0x154>)
 800056a:	f004 f917 	bl	800479c <xTaskCreate>
 800056e:	60f8      	str	r0, [r7, #12]
  }

  input_data_queue =  xQueueCreate(10U, sizeof(char));
 8000570:	2200      	movs	r2, #0
 8000572:	2101      	movs	r1, #1
 8000574:	200a      	movs	r0, #10
 8000576:	f003 fbbf 	bl	8003cf8 <xQueueGenericCreate>
 800057a:	4603      	mov	r3, r0
 800057c:	4a2a      	ldr	r2, [pc, #168]	@ (8000628 <main+0x158>)
 800057e:	6013      	str	r3, [r2, #0]
  configASSERT(input_data_queue != NULL);
 8000580:	4b29      	ldr	r3, [pc, #164]	@ (8000628 <main+0x158>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d10b      	bne.n	80005a0 <main+0xd0>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800058c:	f383 8811 	msr	BASEPRI, r3
 8000590:	f3bf 8f6f 	isb	sy
 8000594:	f3bf 8f4f 	dsb	sy
 8000598:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800059a:	bf00      	nop
 800059c:	bf00      	nop
 800059e:	e7fd      	b.n	800059c <main+0xcc>

  /*in this queue, we send pointer to the string or pointer to the msg*/
  /**/
  print_queue =  xQueueCreate(10U, sizeof(size_t));
 80005a0:	2200      	movs	r2, #0
 80005a2:	2104      	movs	r1, #4
 80005a4:	200a      	movs	r0, #10
 80005a6:	f003 fba7 	bl	8003cf8 <xQueueGenericCreate>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a1f      	ldr	r2, [pc, #124]	@ (800062c <main+0x15c>)
 80005ae:	6013      	str	r3, [r2, #0]
  configASSERT(print_queue != NULL);
 80005b0:	4b1e      	ldr	r3, [pc, #120]	@ (800062c <main+0x15c>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d10b      	bne.n	80005d0 <main+0x100>
        __asm volatile
 80005b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005bc:	f383 8811 	msr	BASEPRI, r3
 80005c0:	f3bf 8f6f 	isb	sy
 80005c4:	f3bf 8f4f 	dsb	sy
 80005c8:	607b      	str	r3, [r7, #4]
    }
 80005ca:	bf00      	nop
 80005cc:	bf00      	nop
 80005ce:	e7fd      	b.n	80005cc <main+0xfc>

  HAL_UART_Receive_IT(&huart2, &user_data, 1);
 80005d0:	2201      	movs	r2, #1
 80005d2:	4917      	ldr	r1, [pc, #92]	@ (8000630 <main+0x160>)
 80005d4:	4817      	ldr	r0, [pc, #92]	@ (8000634 <main+0x164>)
 80005d6:	f002 faf2 	bl	8002bbe <HAL_UART_Receive_IT>

  if(status == pdPASS)
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d102      	bne.n	80005e6 <main+0x116>
  {
  	  vTaskStartScheduler();
 80005e0:	f004 fa5a 	bl	8004a98 <vTaskStartScheduler>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005e4:	bf00      	nop
 80005e6:	bf00      	nop
 80005e8:	e7fd      	b.n	80005e6 <main+0x116>
 80005ea:	bf00      	nop
 80005ec:	20000098 	.word	0x20000098
 80005f0:	08006c50 	.word	0x08006c50
 80005f4:	08000ded 	.word	0x08000ded
 80005f8:	2000009c 	.word	0x2000009c
 80005fc:	08006c5c 	.word	0x08006c5c
 8000600:	08000ec5 	.word	0x08000ec5
 8000604:	200000a0 	.word	0x200000a0
 8000608:	08006c68 	.word	0x08006c68
 800060c:	08000ed1 	.word	0x08000ed1
 8000610:	200000a4 	.word	0x200000a4
 8000614:	08006c74 	.word	0x08006c74
 8000618:	08000edd 	.word	0x08000edd
 800061c:	200000a8 	.word	0x200000a8
 8000620:	08006c80 	.word	0x08006c80
 8000624:	08000f1d 	.word	0x08000f1d
 8000628:	200000b0 	.word	0x200000b0
 800062c:	200000b4 	.word	0x200000b4
 8000630:	200000ac 	.word	0x200000ac
 8000634:	20000050 	.word	0x20000050

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b094      	sub	sp, #80	@ 0x50
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	f107 0320 	add.w	r3, r7, #32
 8000642:	2230      	movs	r2, #48	@ 0x30
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f006 fabc 	bl	8006bc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	f107 030c 	add.w	r3, r7, #12
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800065c:	2300      	movs	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]
 8000660:	4b29      	ldr	r3, [pc, #164]	@ (8000708 <SystemClock_Config+0xd0>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000664:	4a28      	ldr	r2, [pc, #160]	@ (8000708 <SystemClock_Config+0xd0>)
 8000666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800066a:	6413      	str	r3, [r2, #64]	@ 0x40
 800066c:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <SystemClock_Config+0xd0>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	4b23      	ldr	r3, [pc, #140]	@ (800070c <SystemClock_Config+0xd4>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a22      	ldr	r2, [pc, #136]	@ (800070c <SystemClock_Config+0xd4>)
 8000682:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000686:	6013      	str	r3, [r2, #0]
 8000688:	4b20      	ldr	r3, [pc, #128]	@ (800070c <SystemClock_Config+0xd4>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000694:	230a      	movs	r3, #10
 8000696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000698:	2301      	movs	r3, #1
 800069a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069c:	2310      	movs	r3, #16
 800069e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006a0:	2301      	movs	r3, #1
 80006a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a4:	2302      	movs	r3, #2
 80006a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006a8:	2300      	movs	r3, #0
 80006aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006ac:	2308      	movs	r3, #8
 80006ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80006b0:	2332      	movs	r3, #50	@ 0x32
 80006b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006b4:	2304      	movs	r3, #4
 80006b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006b8:	2307      	movs	r3, #7
 80006ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006bc:	f107 0320 	add.w	r3, r7, #32
 80006c0:	4618      	mov	r0, r3
 80006c2:	f001 f84d 	bl	8001760 <HAL_RCC_OscConfig>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006cc:	f000 fa28 	bl	8000b20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d0:	230f      	movs	r3, #15
 80006d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d4:	2302      	movs	r3, #2
 80006d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006dc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	2100      	movs	r1, #0
 80006ee:	4618      	mov	r0, r3
 80006f0:	f001 faae 	bl	8001c50 <HAL_RCC_ClockConfig>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006fa:	f000 fa11 	bl	8000b20 <Error_Handler>
  }
}
 80006fe:	bf00      	nop
 8000700:	3750      	adds	r7, #80	@ 0x50
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	40023800 	.word	0x40023800
 800070c:	40007000 	.word	0x40007000

08000710 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000714:	4b0f      	ldr	r3, [pc, #60]	@ (8000754 <MX_RTC_Init+0x44>)
 8000716:	4a10      	ldr	r2, [pc, #64]	@ (8000758 <MX_RTC_Init+0x48>)
 8000718:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 800071a:	4b0e      	ldr	r3, [pc, #56]	@ (8000754 <MX_RTC_Init+0x44>)
 800071c:	2240      	movs	r2, #64	@ 0x40
 800071e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000720:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <MX_RTC_Init+0x44>)
 8000722:	227f      	movs	r2, #127	@ 0x7f
 8000724:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000726:	4b0b      	ldr	r3, [pc, #44]	@ (8000754 <MX_RTC_Init+0x44>)
 8000728:	22ff      	movs	r2, #255	@ 0xff
 800072a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800072c:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <MX_RTC_Init+0x44>)
 800072e:	2200      	movs	r2, #0
 8000730:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000732:	4b08      	ldr	r3, [pc, #32]	@ (8000754 <MX_RTC_Init+0x44>)
 8000734:	2200      	movs	r2, #0
 8000736:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000738:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <MX_RTC_Init+0x44>)
 800073a:	2200      	movs	r2, #0
 800073c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800073e:	4805      	ldr	r0, [pc, #20]	@ (8000754 <MX_RTC_Init+0x44>)
 8000740:	f001 fdba 	bl	80022b8 <HAL_RTC_Init>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800074a:	f000 f9e9 	bl	8000b20 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	20000030 	.word	0x20000030
 8000758:	40002800 	.word	0x40002800

0800075c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000760:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000762:	4a12      	ldr	r2, [pc, #72]	@ (80007ac <MX_USART2_UART_Init+0x50>)
 8000764:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000766:	4b10      	ldr	r3, [pc, #64]	@ (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000768:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800076c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800076e:	4b0e      	ldr	r3, [pc, #56]	@ (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000774:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000776:	2200      	movs	r2, #0
 8000778:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800077a:	4b0b      	ldr	r3, [pc, #44]	@ (80007a8 <MX_USART2_UART_Init+0x4c>)
 800077c:	2200      	movs	r2, #0
 800077e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000780:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000782:	220c      	movs	r2, #12
 8000784:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000786:	4b08      	ldr	r3, [pc, #32]	@ (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000788:	2200      	movs	r2, #0
 800078a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800078c:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <MX_USART2_UART_Init+0x4c>)
 800078e:	2200      	movs	r2, #0
 8000790:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000792:	4805      	ldr	r0, [pc, #20]	@ (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000794:	f002 f938 	bl	8002a08 <HAL_UART_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800079e:	f000 f9bf 	bl	8000b20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000050 	.word	0x20000050
 80007ac:	40004400 	.word	0x40004400

080007b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08c      	sub	sp, #48	@ 0x30
 80007b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b6:	f107 031c 	add.w	r3, r7, #28
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]
 80007c2:	60da      	str	r2, [r3, #12]
 80007c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	61bb      	str	r3, [r7, #24]
 80007ca:	4ba2      	ldr	r3, [pc, #648]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	4aa1      	ldr	r2, [pc, #644]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 80007d0:	f043 0310 	orr.w	r3, r3, #16
 80007d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d6:	4b9f      	ldr	r3, [pc, #636]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	f003 0310 	and.w	r3, r3, #16
 80007de:	61bb      	str	r3, [r7, #24]
 80007e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
 80007e6:	4b9b      	ldr	r3, [pc, #620]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4a9a      	ldr	r2, [pc, #616]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 80007ec:	f043 0304 	orr.w	r3, r3, #4
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4b98      	ldr	r3, [pc, #608]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f003 0304 	and.w	r3, r3, #4
 80007fa:	617b      	str	r3, [r7, #20]
 80007fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	4b94      	ldr	r3, [pc, #592]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a93      	ldr	r2, [pc, #588]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 8000808:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b91      	ldr	r3, [pc, #580]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000816:	613b      	str	r3, [r7, #16]
 8000818:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	4b8d      	ldr	r3, [pc, #564]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a8c      	ldr	r2, [pc, #560]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b8a      	ldr	r3, [pc, #552]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	4b86      	ldr	r3, [pc, #536]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a85      	ldr	r2, [pc, #532]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 8000840:	f043 0302 	orr.w	r3, r3, #2
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b83      	ldr	r3, [pc, #524]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0302 	and.w	r3, r3, #2
 800084e:	60bb      	str	r3, [r7, #8]
 8000850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b7f      	ldr	r3, [pc, #508]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a7e      	ldr	r2, [pc, #504]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 800085c:	f043 0308 	orr.w	r3, r3, #8
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b7c      	ldr	r3, [pc, #496]	@ (8000a54 <MX_GPIO_Init+0x2a4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0308 	and.w	r3, r3, #8
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	2108      	movs	r1, #8
 8000872:	4879      	ldr	r0, [pc, #484]	@ (8000a58 <MX_GPIO_Init+0x2a8>)
 8000874:	f000 ff5a 	bl	800172c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000878:	2201      	movs	r2, #1
 800087a:	2101      	movs	r1, #1
 800087c:	4877      	ldr	r0, [pc, #476]	@ (8000a5c <MX_GPIO_Init+0x2ac>)
 800087e:	f000 ff55 	bl	800172c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000882:	2200      	movs	r2, #0
 8000884:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000888:	4875      	ldr	r0, [pc, #468]	@ (8000a60 <MX_GPIO_Init+0x2b0>)
 800088a:	f000 ff4f 	bl	800172c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800088e:	2308      	movs	r3, #8
 8000890:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000892:	2301      	movs	r3, #1
 8000894:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	2300      	movs	r3, #0
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800089e:	f107 031c 	add.w	r3, r7, #28
 80008a2:	4619      	mov	r1, r3
 80008a4:	486c      	ldr	r0, [pc, #432]	@ (8000a58 <MX_GPIO_Init+0x2a8>)
 80008a6:	f000 fda5 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008aa:	2301      	movs	r3, #1
 80008ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ae:	2301      	movs	r3, #1
 80008b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b6:	2300      	movs	r3, #0
 80008b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008ba:	f107 031c 	add.w	r3, r7, #28
 80008be:	4619      	mov	r1, r3
 80008c0:	4866      	ldr	r0, [pc, #408]	@ (8000a5c <MX_GPIO_Init+0x2ac>)
 80008c2:	f000 fd97 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008c6:	2308      	movs	r3, #8
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ca:	2302      	movs	r3, #2
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008d6:	2305      	movs	r3, #5
 80008d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008da:	f107 031c 	add.w	r3, r7, #28
 80008de:	4619      	mov	r1, r3
 80008e0:	485e      	ldr	r0, [pc, #376]	@ (8000a5c <MX_GPIO_Init+0x2ac>)
 80008e2:	f000 fd87 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008e6:	2301      	movs	r3, #1
 80008e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008ea:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008f4:	f107 031c 	add.w	r3, r7, #28
 80008f8:	4619      	mov	r1, r3
 80008fa:	485a      	ldr	r0, [pc, #360]	@ (8000a64 <MX_GPIO_Init+0x2b4>)
 80008fc:	f000 fd7a 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000900:	2310      	movs	r3, #16
 8000902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000904:	2302      	movs	r3, #2
 8000906:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	2300      	movs	r3, #0
 800090e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000910:	2306      	movs	r3, #6
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000914:	f107 031c 	add.w	r3, r7, #28
 8000918:	4619      	mov	r1, r3
 800091a:	4852      	ldr	r0, [pc, #328]	@ (8000a64 <MX_GPIO_Init+0x2b4>)
 800091c:	f000 fd6a 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000920:	23e0      	movs	r3, #224	@ 0xe0
 8000922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000924:	2302      	movs	r3, #2
 8000926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000930:	2305      	movs	r3, #5
 8000932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000934:	f107 031c 	add.w	r3, r7, #28
 8000938:	4619      	mov	r1, r3
 800093a:	484a      	ldr	r0, [pc, #296]	@ (8000a64 <MX_GPIO_Init+0x2b4>)
 800093c:	f000 fd5a 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000940:	2304      	movs	r3, #4
 8000942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800094c:	f107 031c 	add.w	r3, r7, #28
 8000950:	4619      	mov	r1, r3
 8000952:	4845      	ldr	r0, [pc, #276]	@ (8000a68 <MX_GPIO_Init+0x2b8>)
 8000954:	f000 fd4e 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000958:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095e:	2302      	movs	r3, #2
 8000960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800096a:	2305      	movs	r3, #5
 800096c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	4619      	mov	r1, r3
 8000974:	483c      	ldr	r0, [pc, #240]	@ (8000a68 <MX_GPIO_Init+0x2b8>)
 8000976:	f000 fd3d 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800097a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800097e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000980:	2301      	movs	r3, #1
 8000982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2300      	movs	r3, #0
 800098a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	4833      	ldr	r0, [pc, #204]	@ (8000a60 <MX_GPIO_Init+0x2b0>)
 8000994:	f000 fd2e 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000998:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800099c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099e:	2302      	movs	r3, #2
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a6:	2300      	movs	r3, #0
 80009a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009aa:	2306      	movs	r3, #6
 80009ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ae:	f107 031c 	add.w	r3, r7, #28
 80009b2:	4619      	mov	r1, r3
 80009b4:	4829      	ldr	r0, [pc, #164]	@ (8000a5c <MX_GPIO_Init+0x2ac>)
 80009b6:	f000 fd1d 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80009ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c0:	2300      	movs	r3, #0
 80009c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80009c8:	f107 031c 	add.w	r3, r7, #28
 80009cc:	4619      	mov	r1, r3
 80009ce:	4825      	ldr	r0, [pc, #148]	@ (8000a64 <MX_GPIO_Init+0x2b4>)
 80009d0:	f000 fd10 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80009d4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80009d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009da:	2302      	movs	r3, #2
 80009dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e2:	2300      	movs	r3, #0
 80009e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009e6:	230a      	movs	r3, #10
 80009e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ea:	f107 031c 	add.w	r3, r7, #28
 80009ee:	4619      	mov	r1, r3
 80009f0:	481c      	ldr	r0, [pc, #112]	@ (8000a64 <MX_GPIO_Init+0x2b4>)
 80009f2:	f000 fcff 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009f6:	2320      	movs	r3, #32
 80009f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009fa:	2300      	movs	r3, #0
 80009fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fe:	2300      	movs	r3, #0
 8000a00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a02:	f107 031c 	add.w	r3, r7, #28
 8000a06:	4619      	mov	r1, r3
 8000a08:	4815      	ldr	r0, [pc, #84]	@ (8000a60 <MX_GPIO_Init+0x2b0>)
 8000a0a:	f000 fcf3 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a0e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a14:	2312      	movs	r3, #18
 8000a16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a20:	2304      	movs	r3, #4
 8000a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a24:	f107 031c 	add.w	r3, r7, #28
 8000a28:	4619      	mov	r1, r3
 8000a2a:	480f      	ldr	r0, [pc, #60]	@ (8000a68 <MX_GPIO_Init+0x2b8>)
 8000a2c:	f000 fce2 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a30:	2302      	movs	r3, #2
 8000a32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a34:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a3e:	f107 031c 	add.w	r3, r7, #28
 8000a42:	4619      	mov	r1, r3
 8000a44:	4804      	ldr	r0, [pc, #16]	@ (8000a58 <MX_GPIO_Init+0x2a8>)
 8000a46:	f000 fcd5 	bl	80013f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a4a:	bf00      	nop
 8000a4c:	3730      	adds	r7, #48	@ 0x30
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40023800 	.word	0x40023800
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	40020800 	.word	0x40020800
 8000a60:	40020c00 	.word	0x40020c00
 8000a64:	40020000 	.word	0x40020000
 8000a68:	40020400 	.word	0x40020400

08000a6c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b086      	sub	sp, #24
 8000a70:	af02      	add	r7, sp, #8
 8000a72:	6078      	str	r0, [r7, #4]
	uint8_t dummy;
	if(pdFALSE == xQueueIsQueueFullFromISR(input_data_queue))
 8000a74:	4b1d      	ldr	r3, [pc, #116]	@ (8000aec <HAL_UART_RxCpltCallback+0x80>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f003 fde3 	bl	8004644 <xQueueIsQueueFullFromISR>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d107      	bne.n	8000a94 <HAL_UART_RxCpltCallback+0x28>
	{
		/*Queue is not full */
		 xQueueSendFromISR(input_data_queue, (void *)&user_data, NULL);
 8000a84:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <HAL_UART_RxCpltCallback+0x80>)
 8000a86:	6818      	ldr	r0, [r3, #0]
 8000a88:	2300      	movs	r3, #0
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	4918      	ldr	r1, [pc, #96]	@ (8000af0 <HAL_UART_RxCpltCallback+0x84>)
 8000a8e:	f003 faa7 	bl	8003fe0 <xQueueGenericSendFromISR>
 8000a92:	e012      	b.n	8000aba <HAL_UART_RxCpltCallback+0x4e>

	}else{
		/*Queue is full */
		if(user_data == '\r')
 8000a94:	4b16      	ldr	r3, [pc, #88]	@ (8000af0 <HAL_UART_RxCpltCallback+0x84>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	2b0d      	cmp	r3, #13
 8000a9a:	d10e      	bne.n	8000aba <HAL_UART_RxCpltCallback+0x4e>
		{
			xQueueReceiveFromISR(input_data_queue, &dummy, NULL);
 8000a9c:	4b13      	ldr	r3, [pc, #76]	@ (8000aec <HAL_UART_RxCpltCallback+0x80>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f107 010f 	add.w	r1, r7, #15
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f003 fc2a 	bl	8004300 <xQueueReceiveFromISR>
			xQueueSendFromISR(input_data_queue, (void *)&user_data, NULL);
 8000aac:	4b0f      	ldr	r3, [pc, #60]	@ (8000aec <HAL_UART_RxCpltCallback+0x80>)
 8000aae:	6818      	ldr	r0, [r3, #0]
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	490e      	ldr	r1, [pc, #56]	@ (8000af0 <HAL_UART_RxCpltCallback+0x84>)
 8000ab6:	f003 fa93 	bl	8003fe0 <xQueueGenericSendFromISR>
		}
	}

	if(user_data == '\r')
 8000aba:	4b0d      	ldr	r3, [pc, #52]	@ (8000af0 <HAL_UART_RxCpltCallback+0x84>)
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	2b0d      	cmp	r3, #13
 8000ac0:	d10a      	bne.n	8000ad8 <HAL_UART_RxCpltCallback+0x6c>
	{
		xTaskNotifyFromISR(Command_Task_Handle, 0, eNoAction, NULL);
 8000ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8000af4 <HAL_UART_RxCpltCallback+0x88>)
 8000ac4:	6818      	ldr	r0, [r3, #0]
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	9301      	str	r3, [sp, #4]
 8000aca:	2300      	movs	r3, #0
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	2300      	movs	r3, #0
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	f004 ffaa 	bl	8005a2c <xTaskGenericNotifyFromISR>
	}


	HAL_UART_Receive_IT(&huart2, (uint8_t *)&user_data, 1);
 8000ad8:	2201      	movs	r2, #1
 8000ada:	4905      	ldr	r1, [pc, #20]	@ (8000af0 <HAL_UART_RxCpltCallback+0x84>)
 8000adc:	4806      	ldr	r0, [pc, #24]	@ (8000af8 <HAL_UART_RxCpltCallback+0x8c>)
 8000ade:	f002 f86e 	bl	8002bbe <HAL_UART_Receive_IT>
}
 8000ae2:	bf00      	nop
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	200000b0 	.word	0x200000b0
 8000af0:	200000ac 	.word	0x200000ac
 8000af4:	200000a8 	.word	0x200000a8
 8000af8:	20000050 	.word	0x20000050

08000afc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a04      	ldr	r2, [pc, #16]	@ (8000b1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d101      	bne.n	8000b12 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b0e:	f000 fadd 	bl	80010cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40001000 	.word	0x40001000

08000b20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b24:	b672      	cpsid	i
}
 8000b26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b28:	bf00      	nop
 8000b2a:	e7fd      	b.n	8000b28 <Error_Handler+0x8>

08000b2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	607b      	str	r3, [r7, #4]
 8000b36:	4b10      	ldr	r3, [pc, #64]	@ (8000b78 <HAL_MspInit+0x4c>)
 8000b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b78 <HAL_MspInit+0x4c>)
 8000b3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b40:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b42:	4b0d      	ldr	r3, [pc, #52]	@ (8000b78 <HAL_MspInit+0x4c>)
 8000b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	603b      	str	r3, [r7, #0]
 8000b52:	4b09      	ldr	r3, [pc, #36]	@ (8000b78 <HAL_MspInit+0x4c>)
 8000b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b56:	4a08      	ldr	r2, [pc, #32]	@ (8000b78 <HAL_MspInit+0x4c>)
 8000b58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b5e:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <HAL_MspInit+0x4c>)
 8000b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b6a:	bf00      	nop
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	40023800 	.word	0x40023800

08000b7c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b84:	f107 0308 	add.w	r3, r7, #8
 8000b88:	2200      	movs	r2, #0
 8000b8a:	601a      	str	r2, [r3, #0]
 8000b8c:	605a      	str	r2, [r3, #4]
 8000b8e:	609a      	str	r2, [r3, #8]
 8000b90:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4a0c      	ldr	r2, [pc, #48]	@ (8000bc8 <HAL_RTC_MspInit+0x4c>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d111      	bne.n	8000bc0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000ba0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ba4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ba6:	f107 0308 	add.w	r3, r7, #8
 8000baa:	4618      	mov	r0, r3
 8000bac:	f001 faa2 	bl	80020f4 <HAL_RCCEx_PeriphCLKConfig>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000bb6:	f7ff ffb3 	bl	8000b20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000bba:	4b04      	ldr	r3, [pc, #16]	@ (8000bcc <HAL_RTC_MspInit+0x50>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000bc0:	bf00      	nop
 8000bc2:	3718      	adds	r7, #24
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40002800 	.word	0x40002800
 8000bcc:	42470e3c 	.word	0x42470e3c

08000bd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b08a      	sub	sp, #40	@ 0x28
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a1d      	ldr	r2, [pc, #116]	@ (8000c64 <HAL_UART_MspInit+0x94>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d133      	bne.n	8000c5a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	613b      	str	r3, [r7, #16]
 8000bf6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c68 <HAL_UART_MspInit+0x98>)
 8000bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfa:	4a1b      	ldr	r2, [pc, #108]	@ (8000c68 <HAL_UART_MspInit+0x98>)
 8000bfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c00:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c02:	4b19      	ldr	r3, [pc, #100]	@ (8000c68 <HAL_UART_MspInit+0x98>)
 8000c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c0a:	613b      	str	r3, [r7, #16]
 8000c0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	4b15      	ldr	r3, [pc, #84]	@ (8000c68 <HAL_UART_MspInit+0x98>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	4a14      	ldr	r2, [pc, #80]	@ (8000c68 <HAL_UART_MspInit+0x98>)
 8000c18:	f043 0301 	orr.w	r3, r3, #1
 8000c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1e:	4b12      	ldr	r3, [pc, #72]	@ (8000c68 <HAL_UART_MspInit+0x98>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c2a:	230c      	movs	r3, #12
 8000c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c36:	2303      	movs	r3, #3
 8000c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c3a:	2307      	movs	r3, #7
 8000c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	4619      	mov	r1, r3
 8000c44:	4809      	ldr	r0, [pc, #36]	@ (8000c6c <HAL_UART_MspInit+0x9c>)
 8000c46:	f000 fbd5 	bl	80013f4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2107      	movs	r1, #7
 8000c4e:	2026      	movs	r0, #38	@ 0x26
 8000c50:	f000 fb14 	bl	800127c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c54:	2026      	movs	r0, #38	@ 0x26
 8000c56:	f000 fb2d 	bl	80012b4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c5a:	bf00      	nop
 8000c5c:	3728      	adds	r7, #40	@ 0x28
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40004400 	.word	0x40004400
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40020000 	.word	0x40020000

08000c70 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08e      	sub	sp, #56	@ 0x38
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	4b33      	ldr	r3, [pc, #204]	@ (8000d54 <HAL_InitTick+0xe4>)
 8000c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c88:	4a32      	ldr	r2, [pc, #200]	@ (8000d54 <HAL_InitTick+0xe4>)
 8000c8a:	f043 0310 	orr.w	r3, r3, #16
 8000c8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c90:	4b30      	ldr	r3, [pc, #192]	@ (8000d54 <HAL_InitTick+0xe4>)
 8000c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c94:	f003 0310 	and.w	r3, r3, #16
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c9c:	f107 0210 	add.w	r2, r7, #16
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4611      	mov	r1, r2
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f001 f9f2 	bl	8002090 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000cac:	6a3b      	ldr	r3, [r7, #32]
 8000cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d103      	bne.n	8000cbe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000cb6:	f001 f9c3 	bl	8002040 <HAL_RCC_GetPCLK1Freq>
 8000cba:	6378      	str	r0, [r7, #52]	@ 0x34
 8000cbc:	e004      	b.n	8000cc8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000cbe:	f001 f9bf 	bl	8002040 <HAL_RCC_GetPCLK1Freq>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	005b      	lsls	r3, r3, #1
 8000cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cca:	4a23      	ldr	r2, [pc, #140]	@ (8000d58 <HAL_InitTick+0xe8>)
 8000ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd0:	0c9b      	lsrs	r3, r3, #18
 8000cd2:	3b01      	subs	r3, #1
 8000cd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000cd6:	4b21      	ldr	r3, [pc, #132]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cd8:	4a21      	ldr	r2, [pc, #132]	@ (8000d60 <HAL_InitTick+0xf0>)
 8000cda:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cdc:	4b1f      	ldr	r3, [pc, #124]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cde:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ce2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8000d5c <HAL_InitTick+0xec>)
 8000ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ce8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cea:	4b1c      	ldr	r3, [pc, #112]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf6:	4b19      	ldr	r3, [pc, #100]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000cfc:	4817      	ldr	r0, [pc, #92]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cfe:	f001 fbe1 	bl	80024c4 <HAL_TIM_Base_Init>
 8000d02:	4603      	mov	r3, r0
 8000d04:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000d08:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d11b      	bne.n	8000d48 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d10:	4812      	ldr	r0, [pc, #72]	@ (8000d5c <HAL_InitTick+0xec>)
 8000d12:	f001 fc31 	bl	8002578 <HAL_TIM_Base_Start_IT>
 8000d16:	4603      	mov	r3, r0
 8000d18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000d1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d111      	bne.n	8000d48 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d24:	2036      	movs	r0, #54	@ 0x36
 8000d26:	f000 fac5 	bl	80012b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2b0f      	cmp	r3, #15
 8000d2e:	d808      	bhi.n	8000d42 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d30:	2200      	movs	r2, #0
 8000d32:	6879      	ldr	r1, [r7, #4]
 8000d34:	2036      	movs	r0, #54	@ 0x36
 8000d36:	f000 faa1 	bl	800127c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d64 <HAL_InitTick+0xf4>)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6013      	str	r3, [r2, #0]
 8000d40:	e002      	b.n	8000d48 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d48:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3738      	adds	r7, #56	@ 0x38
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40023800 	.word	0x40023800
 8000d58:	431bde83 	.word	0x431bde83
 8000d5c:	200000bc 	.word	0x200000bc
 8000d60:	40001000 	.word	0x40001000
 8000d64:	20000004 	.word	0x20000004

08000d68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <NMI_Handler+0x4>

08000d70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <HardFault_Handler+0x4>

08000d78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <MemManage_Handler+0x4>

08000d80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <BusFault_Handler+0x4>

08000d88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <UsageFault_Handler+0x4>

08000d90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
	...

08000da0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000da4:	4802      	ldr	r0, [pc, #8]	@ (8000db0 <USART2_IRQHandler+0x10>)
 8000da6:	f001 ff2f 	bl	8002c08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000daa:	bf00      	nop
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000050 	.word	0x20000050

08000db4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000db8:	4802      	ldr	r0, [pc, #8]	@ (8000dc4 <TIM6_DAC_IRQHandler+0x10>)
 8000dba:	f001 fc4d 	bl	8002658 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	200000bc 	.word	0x200000bc

08000dc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dcc:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <SystemInit+0x20>)
 8000dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dd2:	4a05      	ldr	r2, [pc, #20]	@ (8000de8 <SystemInit+0x20>)
 8000dd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ddc:	bf00      	nop
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <Menu_Task_Handler>:
 */

#include "main.h"

void Menu_Task_Handler(void *param)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b08a      	sub	sp, #40	@ 0x28
 8000df0:	af02      	add	r7, sp, #8
 8000df2:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	uint32_t cmd_addr;
	command_t *cmd;
	uint8_t val;
	const char *print_msg = "\n=======menu======\r\n"
 8000df4:	4b2d      	ldr	r3, [pc, #180]	@ (8000eac <Menu_Task_Handler+0xc0>)
 8000df6:	60fb      	str	r3, [r7, #12]
							"LED Effect         :0\r\n"
							"Date and Time      :1\r\n"
							"Exit               :2\r\n"
							"Enter Your Choice  :";
	const char *invalid_msg = "Invalid Input\n";
 8000df8:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb0 <Menu_Task_Handler+0xc4>)
 8000dfa:	60bb      	str	r3, [r7, #8]
	while(1)
	{
		xQueueSend(print_queue, &print_msg, 0);
 8000dfc:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb4 <Menu_Task_Handler+0xc8>)
 8000dfe:	6818      	ldr	r0, [r3, #0]
 8000e00:	f107 010c 	add.w	r1, r7, #12
 8000e04:	2300      	movs	r3, #0
 8000e06:	2200      	movs	r2, #0
 8000e08:	f002 ffe8 	bl	8003ddc <xQueueGenericSend>
		status = xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 8000e0c:	f107 0310 	add.w	r3, r7, #16
 8000e10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e14:	9200      	str	r2, [sp, #0]
 8000e16:	2200      	movs	r2, #0
 8000e18:	2100      	movs	r1, #0
 8000e1a:	2000      	movs	r0, #0
 8000e1c:	f004 fc60 	bl	80056e0 <xTaskGenericNotifyWait>
 8000e20:	61f8      	str	r0, [r7, #28]
		cmd = (command_t *)cmd_addr;
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	61bb      	str	r3, [r7, #24]
		if(status == pdTRUE)
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d1e7      	bne.n	8000dfc <Menu_Task_Handler+0x10>
		{
			if(cmd->len == 1)
 8000e2c:	69bb      	ldr	r3, [r7, #24]
 8000e2e:	7a9b      	ldrb	r3, [r3, #10]
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d130      	bne.n	8000e96 <Menu_Task_Handler+0xaa>
			{
				val = cmd->value[0] - 48;
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	3b30      	subs	r3, #48	@ 0x30
 8000e3a:	75fb      	strb	r3, [r7, #23]
				switch(val)
 8000e3c:	7dfb      	ldrb	r3, [r7, #23]
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d032      	beq.n	8000ea8 <Menu_Task_Handler+0xbc>
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	dc1e      	bgt.n	8000e84 <Menu_Task_Handler+0x98>
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d002      	beq.n	8000e50 <Menu_Task_Handler+0x64>
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d00d      	beq.n	8000e6a <Menu_Task_Handler+0x7e>
 8000e4e:	e019      	b.n	8000e84 <Menu_Task_Handler+0x98>
				{
					case 0:
						e_state = led_effect;
 8000e50:	4b19      	ldr	r3, [pc, #100]	@ (8000eb8 <Menu_Task_Handler+0xcc>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	701a      	strb	r2, [r3, #0]
						xTaskNotify(LED_Task_Handle, 0, eNoAction);
 8000e56:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <Menu_Task_Handler+0xd0>)
 8000e58:	6818      	ldr	r0, [r3, #0]
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	9300      	str	r3, [sp, #0]
 8000e5e:	2300      	movs	r3, #0
 8000e60:	2200      	movs	r2, #0
 8000e62:	2100      	movs	r1, #0
 8000e64:	f004 fcbc 	bl	80057e0 <xTaskGenericNotify>
						break;
 8000e68:	e01f      	b.n	8000eaa <Menu_Task_Handler+0xbe>
					case 1:
						e_state = rtc_report;
 8000e6a:	4b13      	ldr	r3, [pc, #76]	@ (8000eb8 <Menu_Task_Handler+0xcc>)
 8000e6c:	2205      	movs	r2, #5
 8000e6e:	701a      	strb	r2, [r3, #0]
						xTaskNotify(RTC_Task_Handle, 0, eNoAction);
 8000e70:	4b13      	ldr	r3, [pc, #76]	@ (8000ec0 <Menu_Task_Handler+0xd4>)
 8000e72:	6818      	ldr	r0, [r3, #0]
 8000e74:	2300      	movs	r3, #0
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	2300      	movs	r3, #0
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	f004 fcaf 	bl	80057e0 <xTaskGenericNotify>
						break;
 8000e82:	e012      	b.n	8000eaa <Menu_Task_Handler+0xbe>
					case 2:
						break;
					default:
						xQueueSend(print_queue,(void *)&invalid_msg, 0);
 8000e84:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb4 <Menu_Task_Handler+0xc8>)
 8000e86:	6818      	ldr	r0, [r3, #0]
 8000e88:	f107 0108 	add.w	r1, r7, #8
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f002 ffa4 	bl	8003ddc <xQueueGenericSend>
						continue;
 8000e94:	e009      	b.n	8000eaa <Menu_Task_Handler+0xbe>
				}
			}
			else
			{
				xQueueSend(print_queue,(void *)&invalid_msg, 0);
 8000e96:	4b07      	ldr	r3, [pc, #28]	@ (8000eb4 <Menu_Task_Handler+0xc8>)
 8000e98:	6818      	ldr	r0, [r3, #0]
 8000e9a:	f107 0108 	add.w	r1, r7, #8
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f002 ff9b 	bl	8003ddc <xQueueGenericSend>
 8000ea6:	e7a9      	b.n	8000dfc <Menu_Task_Handler+0x10>
						break;
 8000ea8:	bf00      	nop
		xQueueSend(print_queue, &print_msg, 0);
 8000eaa:	e7a7      	b.n	8000dfc <Menu_Task_Handler+0x10>
 8000eac:	08006c8c 	.word	0x08006c8c
 8000eb0:	08006cfc 	.word	0x08006cfc
 8000eb4:	200000b4 	.word	0x200000b4
 8000eb8:	200000b8 	.word	0x200000b8
 8000ebc:	2000009c 	.word	0x2000009c
 8000ec0:	200000a0 	.word	0x200000a0

08000ec4 <LED_Task_Handler>:
			}
		}
	}
}
void LED_Task_Handler(void *param)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	while(1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <LED_Task_Handler+0x8>

08000ed0 <RTC_Task_Handler>:
	{

	}
}
void RTC_Task_Handler(void *param)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
	while(1)
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <RTC_Task_Handler+0x8>

08000edc <Print_Task_Handler>:
	{

	}
}
void Print_Task_Handler(void *param)
{
 8000edc:	b590      	push	{r4, r7, lr}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
	uint32_t *msg;
	while(1)
	{
		xQueueReceive(print_queue, &msg, portMAX_DELAY);
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f14 <Print_Task_Handler+0x38>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f107 010c 	add.w	r1, r7, #12
 8000eec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f003 f923 	bl	800413c <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen((char *)msg), HAL_MAX_DELAY);
 8000ef6:	68fc      	ldr	r4, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff f968 	bl	80001d0 <strlen>
 8000f00:	4603      	mov	r3, r0
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f08:	4621      	mov	r1, r4
 8000f0a:	4803      	ldr	r0, [pc, #12]	@ (8000f18 <Print_Task_Handler+0x3c>)
 8000f0c:	f001 fdcc 	bl	8002aa8 <HAL_UART_Transmit>
		xQueueReceive(print_queue, &msg, portMAX_DELAY);
 8000f10:	bf00      	nop
 8000f12:	e7e7      	b.n	8000ee4 <Print_Task_Handler+0x8>
 8000f14:	200000b4 	.word	0x200000b4
 8000f18:	20000050 	.word	0x20000050

08000f1c <Command_Task_Handler>:
	}
}
void Command_Task_Handler(void *param)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af02      	add	r7, sp, #8
 8000f22:	6078      	str	r0, [r7, #4]
	command_t cmd;
	BaseType_t status;
	while(1)
	{
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000f24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2100      	movs	r1, #0
 8000f30:	2000      	movs	r0, #0
 8000f32:	f004 fbd5 	bl	80056e0 <xTaskGenericNotifyWait>
 8000f36:	6178      	str	r0, [r7, #20]
		if(status == pdTRUE)
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d1f2      	bne.n	8000f24 <Command_Task_Handler+0x8>
		{
			Process_User_Cmd(&cmd);
 8000f3e:	f107 0308 	add.w	r3, r7, #8
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 f830 	bl	8000fa8 <Process_User_Cmd>
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000f48:	e7ec      	b.n	8000f24 <Command_Task_Handler+0x8>
	...

08000f4c <Extract_Cmd>:
		}
	}
}
int Extract_Cmd(command_t *cmd_ptr)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	uint8_t item;
	uint8_t i = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	75fb      	strb	r3, [r7, #23]
	BaseType_t status;
	//check if queue is empty
	//if empty return 1 else return 0

	while(item != '\r')
 8000f58:	e012      	b.n	8000f80 <Extract_Cmd+0x34>
	{
		status = xQueueReceive(input_data_queue ,(void *)&item, 0);
 8000f5a:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <Extract_Cmd+0x58>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f107 010f 	add.w	r1, r7, #15
 8000f62:	2200      	movs	r2, #0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f003 f8e9 	bl	800413c <xQueueReceive>
 8000f6a:	6138      	str	r0, [r7, #16]
		if(status == pdTRUE)
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d106      	bne.n	8000f80 <Extract_Cmd+0x34>
		{
			cmd_ptr->value[i++] = item;
 8000f72:	7dfb      	ldrb	r3, [r7, #23]
 8000f74:	1c5a      	adds	r2, r3, #1
 8000f76:	75fa      	strb	r2, [r7, #23]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	7bf9      	ldrb	r1, [r7, #15]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	5499      	strb	r1, [r3, r2]
	while(item != '\r')
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	2b0d      	cmp	r3, #13
 8000f84:	d1e9      	bne.n	8000f5a <Extract_Cmd+0xe>
		}
	}
	cmd_ptr->value[i-1] = '\0';
 8000f86:	7dfb      	ldrb	r3, [r7, #23]
 8000f88:	3b01      	subs	r3, #1
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	54d1      	strb	r1, [r2, r3]
	cmd_ptr->len = i-1;
 8000f90:	7dfb      	ldrb	r3, [r7, #23]
 8000f92:	3b01      	subs	r3, #1
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	729a      	strb	r2, [r3, #10]
	return 0;
 8000f9a:	2300      	movs	r3, #0
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200000b0 	.word	0x200000b0

08000fa8 <Process_User_Cmd>:

void Process_User_Cmd(command_t *cmd_ptr)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af02      	add	r7, sp, #8
 8000fae:	6078      	str	r0, [r7, #4]
	Extract_Cmd(cmd_ptr);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f7ff ffcb 	bl	8000f4c <Extract_Cmd>
	switch(e_state)
 8000fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001024 <Process_User_Cmd+0x7c>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b05      	cmp	r3, #5
 8000fbc:	d82d      	bhi.n	800101a <Process_User_Cmd+0x72>
 8000fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8000fc4 <Process_User_Cmd+0x1c>)
 8000fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc4:	08000fdd 	.word	0x08000fdd
 8000fc8:	08000ff1 	.word	0x08000ff1
 8000fcc:	08001019 	.word	0x08001019
 8000fd0:	08001019 	.word	0x08001019
 8000fd4:	08001019 	.word	0x08001019
 8000fd8:	08001005 	.word	0x08001005
	{
		case main_menu:
			xTaskNotify(Menu_Task_Handle, (uint32_t)cmd_ptr, eSetValueWithOverwrite);
 8000fdc:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <Process_User_Cmd+0x80>)
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	2100      	movs	r1, #0
 8000fea:	f004 fbf9 	bl	80057e0 <xTaskGenericNotify>
			break;
 8000fee:	e014      	b.n	800101a <Process_User_Cmd+0x72>
		case led_effect:
			xTaskNotify(LED_Task_Handle, (uint32_t)cmd_ptr, eSetValueWithOverwrite);
 8000ff0:	4b0e      	ldr	r3, [pc, #56]	@ (800102c <Process_User_Cmd+0x84>)
 8000ff2:	6818      	ldr	r0, [r3, #0]
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	f004 fbef 	bl	80057e0 <xTaskGenericNotify>
			break;
 8001002:	e00a      	b.n	800101a <Process_User_Cmd+0x72>
		case rtc_time_config:
			break;
		case rtc_date_config:
			break;
		case rtc_report:
			xTaskNotify(RTC_Task_Handle, (uint32_t)cmd_ptr, eSetValueWithOverwrite);
 8001004:	4b0a      	ldr	r3, [pc, #40]	@ (8001030 <Process_User_Cmd+0x88>)
 8001006:	6818      	ldr	r0, [r3, #0]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	2300      	movs	r3, #0
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	2303      	movs	r3, #3
 8001010:	2100      	movs	r1, #0
 8001012:	f004 fbe5 	bl	80057e0 <xTaskGenericNotify>
			break;
 8001016:	e000      	b.n	800101a <Process_User_Cmd+0x72>
			break;
 8001018:	bf00      	nop
	}
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	200000b8 	.word	0x200000b8
 8001028:	20000098 	.word	0x20000098
 800102c:	2000009c 	.word	0x2000009c
 8001030:	200000a0 	.word	0x200000a0

08001034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001034:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800106c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001038:	f7ff fec6 	bl	8000dc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800103c:	480c      	ldr	r0, [pc, #48]	@ (8001070 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800103e:	490d      	ldr	r1, [pc, #52]	@ (8001074 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001040:	4a0d      	ldr	r2, [pc, #52]	@ (8001078 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001044:	e002      	b.n	800104c <LoopCopyDataInit>

08001046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104a:	3304      	adds	r3, #4

0800104c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800104c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001050:	d3f9      	bcc.n	8001046 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001052:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001054:	4c0a      	ldr	r4, [pc, #40]	@ (8001080 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001058:	e001      	b.n	800105e <LoopFillZerobss>

0800105a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800105c:	3204      	adds	r2, #4

0800105e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001060:	d3fb      	bcc.n	800105a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001062:	f005 fdb7 	bl	8006bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001066:	f7ff fa33 	bl	80004d0 <main>
  bx  lr    
 800106a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800106c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001074:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001078:	08006d4c 	.word	0x08006d4c
  ldr r2, =_sbss
 800107c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001080:	20012eb0 	.word	0x20012eb0

08001084 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001084:	e7fe      	b.n	8001084 <ADC_IRQHandler>
	...

08001088 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800108c:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <HAL_Init+0x40>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a0d      	ldr	r2, [pc, #52]	@ (80010c8 <HAL_Init+0x40>)
 8001092:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001096:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001098:	4b0b      	ldr	r3, [pc, #44]	@ (80010c8 <HAL_Init+0x40>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a0a      	ldr	r2, [pc, #40]	@ (80010c8 <HAL_Init+0x40>)
 800109e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a4:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <HAL_Init+0x40>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a07      	ldr	r2, [pc, #28]	@ (80010c8 <HAL_Init+0x40>)
 80010aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b0:	2003      	movs	r0, #3
 80010b2:	f000 f8d8 	bl	8001266 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010b6:	2000      	movs	r0, #0
 80010b8:	f7ff fdda 	bl	8000c70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010bc:	f7ff fd36 	bl	8000b2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40023c00 	.word	0x40023c00

080010cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010d0:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <HAL_IncTick+0x20>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	461a      	mov	r2, r3
 80010d6:	4b06      	ldr	r3, [pc, #24]	@ (80010f0 <HAL_IncTick+0x24>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4413      	add	r3, r2
 80010dc:	4a04      	ldr	r2, [pc, #16]	@ (80010f0 <HAL_IncTick+0x24>)
 80010de:	6013      	str	r3, [r2, #0]
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	20000008 	.word	0x20000008
 80010f0:	20000104 	.word	0x20000104

080010f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  return uwTick;
 80010f8:	4b03      	ldr	r3, [pc, #12]	@ (8001108 <HAL_GetTick+0x14>)
 80010fa:	681b      	ldr	r3, [r3, #0]
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	20000104 	.word	0x20000104

0800110c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f003 0307 	and.w	r3, r3, #7
 800111a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800111c:	4b0c      	ldr	r3, [pc, #48]	@ (8001150 <__NVIC_SetPriorityGrouping+0x44>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001122:	68ba      	ldr	r2, [r7, #8]
 8001124:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001128:	4013      	ands	r3, r2
 800112a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001134:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001138:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800113c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800113e:	4a04      	ldr	r2, [pc, #16]	@ (8001150 <__NVIC_SetPriorityGrouping+0x44>)
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	60d3      	str	r3, [r2, #12]
}
 8001144:	bf00      	nop
 8001146:	3714      	adds	r7, #20
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001158:	4b04      	ldr	r3, [pc, #16]	@ (800116c <__NVIC_GetPriorityGrouping+0x18>)
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	0a1b      	lsrs	r3, r3, #8
 800115e:	f003 0307 	and.w	r3, r3, #7
}
 8001162:	4618      	mov	r0, r3
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	2b00      	cmp	r3, #0
 8001180:	db0b      	blt.n	800119a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	f003 021f 	and.w	r2, r3, #31
 8001188:	4907      	ldr	r1, [pc, #28]	@ (80011a8 <__NVIC_EnableIRQ+0x38>)
 800118a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118e:	095b      	lsrs	r3, r3, #5
 8001190:	2001      	movs	r0, #1
 8001192:	fa00 f202 	lsl.w	r2, r0, r2
 8001196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000e100 	.word	0xe000e100

080011ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	6039      	str	r1, [r7, #0]
 80011b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	db0a      	blt.n	80011d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	490c      	ldr	r1, [pc, #48]	@ (80011f8 <__NVIC_SetPriority+0x4c>)
 80011c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ca:	0112      	lsls	r2, r2, #4
 80011cc:	b2d2      	uxtb	r2, r2
 80011ce:	440b      	add	r3, r1
 80011d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011d4:	e00a      	b.n	80011ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	b2da      	uxtb	r2, r3
 80011da:	4908      	ldr	r1, [pc, #32]	@ (80011fc <__NVIC_SetPriority+0x50>)
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	f003 030f 	and.w	r3, r3, #15
 80011e2:	3b04      	subs	r3, #4
 80011e4:	0112      	lsls	r2, r2, #4
 80011e6:	b2d2      	uxtb	r2, r2
 80011e8:	440b      	add	r3, r1
 80011ea:	761a      	strb	r2, [r3, #24]
}
 80011ec:	bf00      	nop
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	e000e100 	.word	0xe000e100
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001200:	b480      	push	{r7}
 8001202:	b089      	sub	sp, #36	@ 0x24
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	f003 0307 	and.w	r3, r3, #7
 8001212:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	f1c3 0307 	rsb	r3, r3, #7
 800121a:	2b04      	cmp	r3, #4
 800121c:	bf28      	it	cs
 800121e:	2304      	movcs	r3, #4
 8001220:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	3304      	adds	r3, #4
 8001226:	2b06      	cmp	r3, #6
 8001228:	d902      	bls.n	8001230 <NVIC_EncodePriority+0x30>
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	3b03      	subs	r3, #3
 800122e:	e000      	b.n	8001232 <NVIC_EncodePriority+0x32>
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001234:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001238:	69bb      	ldr	r3, [r7, #24]
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	43da      	mvns	r2, r3
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	401a      	ands	r2, r3
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001248:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	fa01 f303 	lsl.w	r3, r1, r3
 8001252:	43d9      	mvns	r1, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001258:	4313      	orrs	r3, r2
         );
}
 800125a:	4618      	mov	r0, r3
 800125c:	3724      	adds	r7, #36	@ 0x24
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b082      	sub	sp, #8
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff ff4c 	bl	800110c <__NVIC_SetPriorityGrouping>
}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
 8001288:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800128a:	2300      	movs	r3, #0
 800128c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800128e:	f7ff ff61 	bl	8001154 <__NVIC_GetPriorityGrouping>
 8001292:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	68b9      	ldr	r1, [r7, #8]
 8001298:	6978      	ldr	r0, [r7, #20]
 800129a:	f7ff ffb1 	bl	8001200 <NVIC_EncodePriority>
 800129e:	4602      	mov	r2, r0
 80012a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012a4:	4611      	mov	r1, r2
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff80 	bl	80011ac <__NVIC_SetPriority>
}
 80012ac:	bf00      	nop
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff ff54 	bl	8001170 <__NVIC_EnableIRQ>
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80012de:	f7ff ff09 	bl	80010f4 <HAL_GetTick>
 80012e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d008      	beq.n	8001302 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2280      	movs	r2, #128	@ 0x80
 80012f4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2200      	movs	r2, #0
 80012fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e052      	b.n	80013a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f022 0216 	bic.w	r2, r2, #22
 8001310:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	695a      	ldr	r2, [r3, #20]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001320:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001326:	2b00      	cmp	r3, #0
 8001328:	d103      	bne.n	8001332 <HAL_DMA_Abort+0x62>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800132e:	2b00      	cmp	r3, #0
 8001330:	d007      	beq.n	8001342 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f022 0208 	bic.w	r2, r2, #8
 8001340:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f022 0201 	bic.w	r2, r2, #1
 8001350:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001352:	e013      	b.n	800137c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001354:	f7ff fece 	bl	80010f4 <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	2b05      	cmp	r3, #5
 8001360:	d90c      	bls.n	800137c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2220      	movs	r2, #32
 8001366:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2203      	movs	r2, #3
 800136c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e015      	b.n	80013a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1e4      	bne.n	8001354 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800138e:	223f      	movs	r2, #63	@ 0x3f
 8001390:	409a      	lsls	r2, r3
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2201      	movs	r2, #1
 800139a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80013a6:	2300      	movs	r3, #0
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d004      	beq.n	80013ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2280      	movs	r2, #128	@ 0x80
 80013c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e00c      	b.n	80013e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2205      	movs	r2, #5
 80013d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f022 0201 	bic.w	r2, r2, #1
 80013e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b089      	sub	sp, #36	@ 0x24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001402:	2300      	movs	r3, #0
 8001404:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001406:	2300      	movs	r3, #0
 8001408:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
 800140e:	e16b      	b.n	80016e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001410:	2201      	movs	r2, #1
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	4013      	ands	r3, r2
 8001422:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001424:	693a      	ldr	r2, [r7, #16]
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	429a      	cmp	r2, r3
 800142a:	f040 815a 	bne.w	80016e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f003 0303 	and.w	r3, r3, #3
 8001436:	2b01      	cmp	r3, #1
 8001438:	d005      	beq.n	8001446 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001442:	2b02      	cmp	r3, #2
 8001444:	d130      	bne.n	80014a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	2203      	movs	r2, #3
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43db      	mvns	r3, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4013      	ands	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	68da      	ldr	r2, [r3, #12]
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4313      	orrs	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	69ba      	ldr	r2, [r7, #24]
 8001474:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800147c:	2201      	movs	r2, #1
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	43db      	mvns	r3, r3
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	4013      	ands	r3, r2
 800148a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	091b      	lsrs	r3, r3, #4
 8001492:	f003 0201 	and.w	r2, r3, #1
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	4313      	orrs	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f003 0303 	and.w	r3, r3, #3
 80014b0:	2b03      	cmp	r3, #3
 80014b2:	d017      	beq.n	80014e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	2203      	movs	r2, #3
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	43db      	mvns	r3, r3
 80014c6:	69ba      	ldr	r2, [r7, #24]
 80014c8:	4013      	ands	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	689a      	ldr	r2, [r3, #8]
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	fa02 f303 	lsl.w	r3, r2, r3
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	4313      	orrs	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 0303 	and.w	r3, r3, #3
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d123      	bne.n	8001538 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	08da      	lsrs	r2, r3, #3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3208      	adds	r2, #8
 80014f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	220f      	movs	r2, #15
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	43db      	mvns	r3, r3
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4013      	ands	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	691a      	ldr	r2, [r3, #16]
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4313      	orrs	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	08da      	lsrs	r2, r3, #3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	3208      	adds	r2, #8
 8001532:	69b9      	ldr	r1, [r7, #24]
 8001534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	2203      	movs	r2, #3
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	43db      	mvns	r3, r3
 800154a:	69ba      	ldr	r2, [r7, #24]
 800154c:	4013      	ands	r3, r2
 800154e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f003 0203 	and.w	r2, r3, #3
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	4313      	orrs	r3, r2
 8001564:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001574:	2b00      	cmp	r3, #0
 8001576:	f000 80b4 	beq.w	80016e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	4b60      	ldr	r3, [pc, #384]	@ (8001700 <HAL_GPIO_Init+0x30c>)
 8001580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001582:	4a5f      	ldr	r2, [pc, #380]	@ (8001700 <HAL_GPIO_Init+0x30c>)
 8001584:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001588:	6453      	str	r3, [r2, #68]	@ 0x44
 800158a:	4b5d      	ldr	r3, [pc, #372]	@ (8001700 <HAL_GPIO_Init+0x30c>)
 800158c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001596:	4a5b      	ldr	r2, [pc, #364]	@ (8001704 <HAL_GPIO_Init+0x310>)
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	089b      	lsrs	r3, r3, #2
 800159c:	3302      	adds	r3, #2
 800159e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	f003 0303 	and.w	r3, r3, #3
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	220f      	movs	r2, #15
 80015ae:	fa02 f303 	lsl.w	r3, r2, r3
 80015b2:	43db      	mvns	r3, r3
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	4013      	ands	r3, r2
 80015b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a52      	ldr	r2, [pc, #328]	@ (8001708 <HAL_GPIO_Init+0x314>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d02b      	beq.n	800161a <HAL_GPIO_Init+0x226>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a51      	ldr	r2, [pc, #324]	@ (800170c <HAL_GPIO_Init+0x318>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d025      	beq.n	8001616 <HAL_GPIO_Init+0x222>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a50      	ldr	r2, [pc, #320]	@ (8001710 <HAL_GPIO_Init+0x31c>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d01f      	beq.n	8001612 <HAL_GPIO_Init+0x21e>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a4f      	ldr	r2, [pc, #316]	@ (8001714 <HAL_GPIO_Init+0x320>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d019      	beq.n	800160e <HAL_GPIO_Init+0x21a>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a4e      	ldr	r2, [pc, #312]	@ (8001718 <HAL_GPIO_Init+0x324>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d013      	beq.n	800160a <HAL_GPIO_Init+0x216>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a4d      	ldr	r2, [pc, #308]	@ (800171c <HAL_GPIO_Init+0x328>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d00d      	beq.n	8001606 <HAL_GPIO_Init+0x212>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a4c      	ldr	r2, [pc, #304]	@ (8001720 <HAL_GPIO_Init+0x32c>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d007      	beq.n	8001602 <HAL_GPIO_Init+0x20e>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001724 <HAL_GPIO_Init+0x330>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d101      	bne.n	80015fe <HAL_GPIO_Init+0x20a>
 80015fa:	2307      	movs	r3, #7
 80015fc:	e00e      	b.n	800161c <HAL_GPIO_Init+0x228>
 80015fe:	2308      	movs	r3, #8
 8001600:	e00c      	b.n	800161c <HAL_GPIO_Init+0x228>
 8001602:	2306      	movs	r3, #6
 8001604:	e00a      	b.n	800161c <HAL_GPIO_Init+0x228>
 8001606:	2305      	movs	r3, #5
 8001608:	e008      	b.n	800161c <HAL_GPIO_Init+0x228>
 800160a:	2304      	movs	r3, #4
 800160c:	e006      	b.n	800161c <HAL_GPIO_Init+0x228>
 800160e:	2303      	movs	r3, #3
 8001610:	e004      	b.n	800161c <HAL_GPIO_Init+0x228>
 8001612:	2302      	movs	r3, #2
 8001614:	e002      	b.n	800161c <HAL_GPIO_Init+0x228>
 8001616:	2301      	movs	r3, #1
 8001618:	e000      	b.n	800161c <HAL_GPIO_Init+0x228>
 800161a:	2300      	movs	r3, #0
 800161c:	69fa      	ldr	r2, [r7, #28]
 800161e:	f002 0203 	and.w	r2, r2, #3
 8001622:	0092      	lsls	r2, r2, #2
 8001624:	4093      	lsls	r3, r2
 8001626:	69ba      	ldr	r2, [r7, #24]
 8001628:	4313      	orrs	r3, r2
 800162a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800162c:	4935      	ldr	r1, [pc, #212]	@ (8001704 <HAL_GPIO_Init+0x310>)
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	089b      	lsrs	r3, r3, #2
 8001632:	3302      	adds	r3, #2
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800163a:	4b3b      	ldr	r3, [pc, #236]	@ (8001728 <HAL_GPIO_Init+0x334>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	43db      	mvns	r3, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4013      	ands	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d003      	beq.n	800165e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	4313      	orrs	r3, r2
 800165c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800165e:	4a32      	ldr	r2, [pc, #200]	@ (8001728 <HAL_GPIO_Init+0x334>)
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001664:	4b30      	ldr	r3, [pc, #192]	@ (8001728 <HAL_GPIO_Init+0x334>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	43db      	mvns	r3, r3
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	4013      	ands	r3, r2
 8001672:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d003      	beq.n	8001688 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	4313      	orrs	r3, r2
 8001686:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001688:	4a27      	ldr	r2, [pc, #156]	@ (8001728 <HAL_GPIO_Init+0x334>)
 800168a:	69bb      	ldr	r3, [r7, #24]
 800168c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800168e:	4b26      	ldr	r3, [pc, #152]	@ (8001728 <HAL_GPIO_Init+0x334>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	43db      	mvns	r3, r3
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	4013      	ands	r3, r2
 800169c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d003      	beq.n	80016b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80016aa:	69ba      	ldr	r2, [r7, #24]
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001728 <HAL_GPIO_Init+0x334>)
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001728 <HAL_GPIO_Init+0x334>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	43db      	mvns	r3, r3
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	4013      	ands	r3, r2
 80016c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d003      	beq.n	80016dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	4313      	orrs	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016dc:	4a12      	ldr	r2, [pc, #72]	@ (8001728 <HAL_GPIO_Init+0x334>)
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	3301      	adds	r3, #1
 80016e6:	61fb      	str	r3, [r7, #28]
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	2b0f      	cmp	r3, #15
 80016ec:	f67f ae90 	bls.w	8001410 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016f0:	bf00      	nop
 80016f2:	bf00      	nop
 80016f4:	3724      	adds	r7, #36	@ 0x24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40023800 	.word	0x40023800
 8001704:	40013800 	.word	0x40013800
 8001708:	40020000 	.word	0x40020000
 800170c:	40020400 	.word	0x40020400
 8001710:	40020800 	.word	0x40020800
 8001714:	40020c00 	.word	0x40020c00
 8001718:	40021000 	.word	0x40021000
 800171c:	40021400 	.word	0x40021400
 8001720:	40021800 	.word	0x40021800
 8001724:	40021c00 	.word	0x40021c00
 8001728:	40013c00 	.word	0x40013c00

0800172c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	460b      	mov	r3, r1
 8001736:	807b      	strh	r3, [r7, #2]
 8001738:	4613      	mov	r3, r2
 800173a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800173c:	787b      	ldrb	r3, [r7, #1]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001742:	887a      	ldrh	r2, [r7, #2]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001748:	e003      	b.n	8001752 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800174a:	887b      	ldrh	r3, [r7, #2]
 800174c:	041a      	lsls	r2, r3, #16
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	619a      	str	r2, [r3, #24]
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
	...

08001760 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e267      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	2b00      	cmp	r3, #0
 800177c:	d075      	beq.n	800186a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800177e:	4b88      	ldr	r3, [pc, #544]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f003 030c 	and.w	r3, r3, #12
 8001786:	2b04      	cmp	r3, #4
 8001788:	d00c      	beq.n	80017a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800178a:	4b85      	ldr	r3, [pc, #532]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001792:	2b08      	cmp	r3, #8
 8001794:	d112      	bne.n	80017bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001796:	4b82      	ldr	r3, [pc, #520]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800179e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017a2:	d10b      	bne.n	80017bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a4:	4b7e      	ldr	r3, [pc, #504]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d05b      	beq.n	8001868 <HAL_RCC_OscConfig+0x108>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d157      	bne.n	8001868 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e242      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017c4:	d106      	bne.n	80017d4 <HAL_RCC_OscConfig+0x74>
 80017c6:	4b76      	ldr	r3, [pc, #472]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a75      	ldr	r2, [pc, #468]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80017cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d0:	6013      	str	r3, [r2, #0]
 80017d2:	e01d      	b.n	8001810 <HAL_RCC_OscConfig+0xb0>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017dc:	d10c      	bne.n	80017f8 <HAL_RCC_OscConfig+0x98>
 80017de:	4b70      	ldr	r3, [pc, #448]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a6f      	ldr	r2, [pc, #444]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80017e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	4b6d      	ldr	r3, [pc, #436]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a6c      	ldr	r2, [pc, #432]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80017f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	e00b      	b.n	8001810 <HAL_RCC_OscConfig+0xb0>
 80017f8:	4b69      	ldr	r3, [pc, #420]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a68      	ldr	r2, [pc, #416]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80017fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001802:	6013      	str	r3, [r2, #0]
 8001804:	4b66      	ldr	r3, [pc, #408]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a65      	ldr	r2, [pc, #404]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 800180a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800180e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d013      	beq.n	8001840 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001818:	f7ff fc6c 	bl	80010f4 <HAL_GetTick>
 800181c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181e:	e008      	b.n	8001832 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001820:	f7ff fc68 	bl	80010f4 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b64      	cmp	r3, #100	@ 0x64
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e207      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001832:	4b5b      	ldr	r3, [pc, #364]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0f0      	beq.n	8001820 <HAL_RCC_OscConfig+0xc0>
 800183e:	e014      	b.n	800186a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001840:	f7ff fc58 	bl	80010f4 <HAL_GetTick>
 8001844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001846:	e008      	b.n	800185a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001848:	f7ff fc54 	bl	80010f4 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b64      	cmp	r3, #100	@ 0x64
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e1f3      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800185a:	4b51      	ldr	r3, [pc, #324]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1f0      	bne.n	8001848 <HAL_RCC_OscConfig+0xe8>
 8001866:	e000      	b.n	800186a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001868:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d063      	beq.n	800193e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001876:	4b4a      	ldr	r3, [pc, #296]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f003 030c 	and.w	r3, r3, #12
 800187e:	2b00      	cmp	r3, #0
 8001880:	d00b      	beq.n	800189a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001882:	4b47      	ldr	r3, [pc, #284]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800188a:	2b08      	cmp	r3, #8
 800188c:	d11c      	bne.n	80018c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800188e:	4b44      	ldr	r3, [pc, #272]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d116      	bne.n	80018c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800189a:	4b41      	ldr	r3, [pc, #260]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d005      	beq.n	80018b2 <HAL_RCC_OscConfig+0x152>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d001      	beq.n	80018b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e1c7      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b2:	4b3b      	ldr	r3, [pc, #236]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	691b      	ldr	r3, [r3, #16]
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	4937      	ldr	r1, [pc, #220]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018c6:	e03a      	b.n	800193e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d020      	beq.n	8001912 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018d0:	4b34      	ldr	r3, [pc, #208]	@ (80019a4 <HAL_RCC_OscConfig+0x244>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d6:	f7ff fc0d 	bl	80010f4 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018de:	f7ff fc09 	bl	80010f4 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e1a8      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f0:	4b2b      	ldr	r3, [pc, #172]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0f0      	beq.n	80018de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018fc:	4b28      	ldr	r3, [pc, #160]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	691b      	ldr	r3, [r3, #16]
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	4925      	ldr	r1, [pc, #148]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 800190c:	4313      	orrs	r3, r2
 800190e:	600b      	str	r3, [r1, #0]
 8001910:	e015      	b.n	800193e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001912:	4b24      	ldr	r3, [pc, #144]	@ (80019a4 <HAL_RCC_OscConfig+0x244>)
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001918:	f7ff fbec 	bl	80010f4 <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001920:	f7ff fbe8 	bl	80010f4 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e187      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001932:	4b1b      	ldr	r3, [pc, #108]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1f0      	bne.n	8001920 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0308 	and.w	r3, r3, #8
 8001946:	2b00      	cmp	r3, #0
 8001948:	d036      	beq.n	80019b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d016      	beq.n	8001980 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001952:	4b15      	ldr	r3, [pc, #84]	@ (80019a8 <HAL_RCC_OscConfig+0x248>)
 8001954:	2201      	movs	r2, #1
 8001956:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001958:	f7ff fbcc 	bl	80010f4 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001960:	f7ff fbc8 	bl	80010f4 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e167      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001972:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <HAL_RCC_OscConfig+0x240>)
 8001974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d0f0      	beq.n	8001960 <HAL_RCC_OscConfig+0x200>
 800197e:	e01b      	b.n	80019b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001980:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <HAL_RCC_OscConfig+0x248>)
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001986:	f7ff fbb5 	bl	80010f4 <HAL_GetTick>
 800198a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800198c:	e00e      	b.n	80019ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800198e:	f7ff fbb1 	bl	80010f4 <HAL_GetTick>
 8001992:	4602      	mov	r2, r0
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d907      	bls.n	80019ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e150      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
 80019a0:	40023800 	.word	0x40023800
 80019a4:	42470000 	.word	0x42470000
 80019a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019ac:	4b88      	ldr	r3, [pc, #544]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 80019ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1ea      	bne.n	800198e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	f000 8097 	beq.w	8001af4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019c6:	2300      	movs	r3, #0
 80019c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ca:	4b81      	ldr	r3, [pc, #516]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d10f      	bne.n	80019f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]
 80019da:	4b7d      	ldr	r3, [pc, #500]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 80019dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019de:	4a7c      	ldr	r2, [pc, #496]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 80019e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e6:	4b7a      	ldr	r3, [pc, #488]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019f2:	2301      	movs	r3, #1
 80019f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f6:	4b77      	ldr	r3, [pc, #476]	@ (8001bd4 <HAL_RCC_OscConfig+0x474>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d118      	bne.n	8001a34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a02:	4b74      	ldr	r3, [pc, #464]	@ (8001bd4 <HAL_RCC_OscConfig+0x474>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a73      	ldr	r2, [pc, #460]	@ (8001bd4 <HAL_RCC_OscConfig+0x474>)
 8001a08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a0e:	f7ff fb71 	bl	80010f4 <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a16:	f7ff fb6d 	bl	80010f4 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e10c      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a28:	4b6a      	ldr	r3, [pc, #424]	@ (8001bd4 <HAL_RCC_OscConfig+0x474>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d0f0      	beq.n	8001a16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d106      	bne.n	8001a4a <HAL_RCC_OscConfig+0x2ea>
 8001a3c:	4b64      	ldr	r3, [pc, #400]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a40:	4a63      	ldr	r2, [pc, #396]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001a42:	f043 0301 	orr.w	r3, r3, #1
 8001a46:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a48:	e01c      	b.n	8001a84 <HAL_RCC_OscConfig+0x324>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2b05      	cmp	r3, #5
 8001a50:	d10c      	bne.n	8001a6c <HAL_RCC_OscConfig+0x30c>
 8001a52:	4b5f      	ldr	r3, [pc, #380]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a56:	4a5e      	ldr	r2, [pc, #376]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001a58:	f043 0304 	orr.w	r3, r3, #4
 8001a5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a5e:	4b5c      	ldr	r3, [pc, #368]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a62:	4a5b      	ldr	r2, [pc, #364]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a6a:	e00b      	b.n	8001a84 <HAL_RCC_OscConfig+0x324>
 8001a6c:	4b58      	ldr	r3, [pc, #352]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001a6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a70:	4a57      	ldr	r2, [pc, #348]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001a72:	f023 0301 	bic.w	r3, r3, #1
 8001a76:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a78:	4b55      	ldr	r3, [pc, #340]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a7c:	4a54      	ldr	r2, [pc, #336]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001a7e:	f023 0304 	bic.w	r3, r3, #4
 8001a82:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d015      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a8c:	f7ff fb32 	bl	80010f4 <HAL_GetTick>
 8001a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a92:	e00a      	b.n	8001aaa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a94:	f7ff fb2e 	bl	80010f4 <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e0cb      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aaa:	4b49      	ldr	r3, [pc, #292]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d0ee      	beq.n	8001a94 <HAL_RCC_OscConfig+0x334>
 8001ab6:	e014      	b.n	8001ae2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab8:	f7ff fb1c 	bl	80010f4 <HAL_GetTick>
 8001abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001abe:	e00a      	b.n	8001ad6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac0:	f7ff fb18 	bl	80010f4 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e0b5      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ad6:	4b3e      	ldr	r3, [pc, #248]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1ee      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d105      	bne.n	8001af4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ae8:	4b39      	ldr	r3, [pc, #228]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aec:	4a38      	ldr	r2, [pc, #224]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001aee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001af2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	699b      	ldr	r3, [r3, #24]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f000 80a1 	beq.w	8001c40 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001afe:	4b34      	ldr	r3, [pc, #208]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 030c 	and.w	r3, r3, #12
 8001b06:	2b08      	cmp	r3, #8
 8001b08:	d05c      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d141      	bne.n	8001b96 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b12:	4b31      	ldr	r3, [pc, #196]	@ (8001bd8 <HAL_RCC_OscConfig+0x478>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b18:	f7ff faec 	bl	80010f4 <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b1e:	e008      	b.n	8001b32 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b20:	f7ff fae8 	bl	80010f4 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d901      	bls.n	8001b32 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e087      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b32:	4b27      	ldr	r3, [pc, #156]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1f0      	bne.n	8001b20 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69da      	ldr	r2, [r3, #28]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a1b      	ldr	r3, [r3, #32]
 8001b46:	431a      	orrs	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4c:	019b      	lsls	r3, r3, #6
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b54:	085b      	lsrs	r3, r3, #1
 8001b56:	3b01      	subs	r3, #1
 8001b58:	041b      	lsls	r3, r3, #16
 8001b5a:	431a      	orrs	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b60:	061b      	lsls	r3, r3, #24
 8001b62:	491b      	ldr	r1, [pc, #108]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b68:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd8 <HAL_RCC_OscConfig+0x478>)
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b6e:	f7ff fac1 	bl	80010f4 <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b74:	e008      	b.n	8001b88 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b76:	f7ff fabd 	bl	80010f4 <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e05c      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b88:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0f0      	beq.n	8001b76 <HAL_RCC_OscConfig+0x416>
 8001b94:	e054      	b.n	8001c40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b96:	4b10      	ldr	r3, [pc, #64]	@ (8001bd8 <HAL_RCC_OscConfig+0x478>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9c:	f7ff faaa 	bl	80010f4 <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba4:	f7ff faa6 	bl	80010f4 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e045      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bb6:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <HAL_RCC_OscConfig+0x470>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x444>
 8001bc2:	e03d      	b.n	8001c40 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d107      	bne.n	8001bdc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e038      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40007000 	.word	0x40007000
 8001bd8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c4c <HAL_RCC_OscConfig+0x4ec>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d028      	beq.n	8001c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d121      	bne.n	8001c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d11a      	bne.n	8001c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c06:	68fa      	ldr	r2, [r7, #12]
 8001c08:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d111      	bne.n	8001c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c22:	085b      	lsrs	r3, r3, #1
 8001c24:	3b01      	subs	r3, #1
 8001c26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d107      	bne.n	8001c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d001      	beq.n	8001c40 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e000      	b.n	8001c42 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3718      	adds	r7, #24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40023800 	.word	0x40023800

08001c50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d101      	bne.n	8001c64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e0cc      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c64:	4b68      	ldr	r3, [pc, #416]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0307 	and.w	r3, r3, #7
 8001c6c:	683a      	ldr	r2, [r7, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d90c      	bls.n	8001c8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c72:	4b65      	ldr	r3, [pc, #404]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7a:	4b63      	ldr	r3, [pc, #396]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d001      	beq.n	8001c8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e0b8      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d020      	beq.n	8001cda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d005      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ca4:	4b59      	ldr	r3, [pc, #356]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	4a58      	ldr	r2, [pc, #352]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001caa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001cae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d005      	beq.n	8001cc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cbc:	4b53      	ldr	r3, [pc, #332]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	4a52      	ldr	r2, [pc, #328]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001cc2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001cc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cc8:	4b50      	ldr	r3, [pc, #320]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	494d      	ldr	r1, [pc, #308]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d044      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d107      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cee:	4b47      	ldr	r3, [pc, #284]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d119      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e07f      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d003      	beq.n	8001d0e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d0a:	2b03      	cmp	r3, #3
 8001d0c:	d107      	bne.n	8001d1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d0e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d109      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e06f      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d1e:	4b3b      	ldr	r3, [pc, #236]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e067      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d2e:	4b37      	ldr	r3, [pc, #220]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f023 0203 	bic.w	r2, r3, #3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	4934      	ldr	r1, [pc, #208]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d40:	f7ff f9d8 	bl	80010f4 <HAL_GetTick>
 8001d44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d46:	e00a      	b.n	8001d5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d48:	f7ff f9d4 	bl	80010f4 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e04f      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 020c 	and.w	r2, r3, #12
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d1eb      	bne.n	8001d48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d70:	4b25      	ldr	r3, [pc, #148]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0307 	and.w	r3, r3, #7
 8001d78:	683a      	ldr	r2, [r7, #0]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d20c      	bcs.n	8001d98 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d7e:	4b22      	ldr	r3, [pc, #136]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d86:	4b20      	ldr	r3, [pc, #128]	@ (8001e08 <HAL_RCC_ClockConfig+0x1b8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0307 	and.w	r3, r3, #7
 8001d8e:	683a      	ldr	r2, [r7, #0]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d001      	beq.n	8001d98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e032      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d008      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001da4:	4b19      	ldr	r3, [pc, #100]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	4916      	ldr	r1, [pc, #88]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0308 	and.w	r3, r3, #8
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d009      	beq.n	8001dd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dc2:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	00db      	lsls	r3, r3, #3
 8001dd0:	490e      	ldr	r1, [pc, #56]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dd6:	f000 f821 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <HAL_RCC_ClockConfig+0x1bc>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	091b      	lsrs	r3, r3, #4
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	490a      	ldr	r1, [pc, #40]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c0>)
 8001de8:	5ccb      	ldrb	r3, [r1, r3]
 8001dea:	fa22 f303 	lsr.w	r3, r2, r3
 8001dee:	4a09      	ldr	r2, [pc, #36]	@ (8001e14 <HAL_RCC_ClockConfig+0x1c4>)
 8001df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001df2:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <HAL_RCC_ClockConfig+0x1c8>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7fe ff3a 	bl	8000c70 <HAL_InitTick>

  return HAL_OK;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40023c00 	.word	0x40023c00
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	08006d24 	.word	0x08006d24
 8001e14:	20000000 	.word	0x20000000
 8001e18:	20000004 	.word	0x20000004

08001e1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e20:	b094      	sub	sp, #80	@ 0x50
 8001e22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e24:	2300      	movs	r3, #0
 8001e26:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001e30:	2300      	movs	r3, #0
 8001e32:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e34:	4b79      	ldr	r3, [pc, #484]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 030c 	and.w	r3, r3, #12
 8001e3c:	2b08      	cmp	r3, #8
 8001e3e:	d00d      	beq.n	8001e5c <HAL_RCC_GetSysClockFreq+0x40>
 8001e40:	2b08      	cmp	r3, #8
 8001e42:	f200 80e1 	bhi.w	8002008 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <HAL_RCC_GetSysClockFreq+0x34>
 8001e4a:	2b04      	cmp	r3, #4
 8001e4c:	d003      	beq.n	8001e56 <HAL_RCC_GetSysClockFreq+0x3a>
 8001e4e:	e0db      	b.n	8002008 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e50:	4b73      	ldr	r3, [pc, #460]	@ (8002020 <HAL_RCC_GetSysClockFreq+0x204>)
 8001e52:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e54:	e0db      	b.n	800200e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e56:	4b73      	ldr	r3, [pc, #460]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x208>)
 8001e58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e5a:	e0d8      	b.n	800200e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e5c:	4b6f      	ldr	r3, [pc, #444]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e64:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e66:	4b6d      	ldr	r3, [pc, #436]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d063      	beq.n	8001f3a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e72:	4b6a      	ldr	r3, [pc, #424]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	099b      	lsrs	r3, r3, #6
 8001e78:	2200      	movs	r2, #0
 8001e7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e84:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e86:	2300      	movs	r3, #0
 8001e88:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e8a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001e8e:	4622      	mov	r2, r4
 8001e90:	462b      	mov	r3, r5
 8001e92:	f04f 0000 	mov.w	r0, #0
 8001e96:	f04f 0100 	mov.w	r1, #0
 8001e9a:	0159      	lsls	r1, r3, #5
 8001e9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ea0:	0150      	lsls	r0, r2, #5
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	1a51      	subs	r1, r2, r1
 8001eaa:	6139      	str	r1, [r7, #16]
 8001eac:	4629      	mov	r1, r5
 8001eae:	eb63 0301 	sbc.w	r3, r3, r1
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	f04f 0200 	mov.w	r2, #0
 8001eb8:	f04f 0300 	mov.w	r3, #0
 8001ebc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ec0:	4659      	mov	r1, fp
 8001ec2:	018b      	lsls	r3, r1, #6
 8001ec4:	4651      	mov	r1, sl
 8001ec6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eca:	4651      	mov	r1, sl
 8001ecc:	018a      	lsls	r2, r1, #6
 8001ece:	4651      	mov	r1, sl
 8001ed0:	ebb2 0801 	subs.w	r8, r2, r1
 8001ed4:	4659      	mov	r1, fp
 8001ed6:	eb63 0901 	sbc.w	r9, r3, r1
 8001eda:	f04f 0200 	mov.w	r2, #0
 8001ede:	f04f 0300 	mov.w	r3, #0
 8001ee2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ee6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001eea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001eee:	4690      	mov	r8, r2
 8001ef0:	4699      	mov	r9, r3
 8001ef2:	4623      	mov	r3, r4
 8001ef4:	eb18 0303 	adds.w	r3, r8, r3
 8001ef8:	60bb      	str	r3, [r7, #8]
 8001efa:	462b      	mov	r3, r5
 8001efc:	eb49 0303 	adc.w	r3, r9, r3
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	f04f 0300 	mov.w	r3, #0
 8001f0a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001f0e:	4629      	mov	r1, r5
 8001f10:	024b      	lsls	r3, r1, #9
 8001f12:	4621      	mov	r1, r4
 8001f14:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f18:	4621      	mov	r1, r4
 8001f1a:	024a      	lsls	r2, r1, #9
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f22:	2200      	movs	r2, #0
 8001f24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f2c:	f7fe f958 	bl	80001e0 <__aeabi_uldivmod>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4613      	mov	r3, r2
 8001f36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f38:	e058      	b.n	8001fec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f3a:	4b38      	ldr	r3, [pc, #224]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	099b      	lsrs	r3, r3, #6
 8001f40:	2200      	movs	r2, #0
 8001f42:	4618      	mov	r0, r3
 8001f44:	4611      	mov	r1, r2
 8001f46:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001f4a:	623b      	str	r3, [r7, #32]
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001f54:	4642      	mov	r2, r8
 8001f56:	464b      	mov	r3, r9
 8001f58:	f04f 0000 	mov.w	r0, #0
 8001f5c:	f04f 0100 	mov.w	r1, #0
 8001f60:	0159      	lsls	r1, r3, #5
 8001f62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f66:	0150      	lsls	r0, r2, #5
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4641      	mov	r1, r8
 8001f6e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001f72:	4649      	mov	r1, r9
 8001f74:	eb63 0b01 	sbc.w	fp, r3, r1
 8001f78:	f04f 0200 	mov.w	r2, #0
 8001f7c:	f04f 0300 	mov.w	r3, #0
 8001f80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001f84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001f88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001f8c:	ebb2 040a 	subs.w	r4, r2, sl
 8001f90:	eb63 050b 	sbc.w	r5, r3, fp
 8001f94:	f04f 0200 	mov.w	r2, #0
 8001f98:	f04f 0300 	mov.w	r3, #0
 8001f9c:	00eb      	lsls	r3, r5, #3
 8001f9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fa2:	00e2      	lsls	r2, r4, #3
 8001fa4:	4614      	mov	r4, r2
 8001fa6:	461d      	mov	r5, r3
 8001fa8:	4643      	mov	r3, r8
 8001faa:	18e3      	adds	r3, r4, r3
 8001fac:	603b      	str	r3, [r7, #0]
 8001fae:	464b      	mov	r3, r9
 8001fb0:	eb45 0303 	adc.w	r3, r5, r3
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	f04f 0300 	mov.w	r3, #0
 8001fbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fc2:	4629      	mov	r1, r5
 8001fc4:	028b      	lsls	r3, r1, #10
 8001fc6:	4621      	mov	r1, r4
 8001fc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fcc:	4621      	mov	r1, r4
 8001fce:	028a      	lsls	r2, r1, #10
 8001fd0:	4610      	mov	r0, r2
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	61bb      	str	r3, [r7, #24]
 8001fda:	61fa      	str	r2, [r7, #28]
 8001fdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fe0:	f7fe f8fe 	bl	80001e0 <__aeabi_uldivmod>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	4613      	mov	r3, r2
 8001fea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001fec:	4b0b      	ldr	r3, [pc, #44]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	0c1b      	lsrs	r3, r3, #16
 8001ff2:	f003 0303 	and.w	r3, r3, #3
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001ffc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002000:	fbb2 f3f3 	udiv	r3, r2, r3
 8002004:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002006:	e002      	b.n	800200e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002008:	4b05      	ldr	r3, [pc, #20]	@ (8002020 <HAL_RCC_GetSysClockFreq+0x204>)
 800200a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800200c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800200e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002010:	4618      	mov	r0, r3
 8002012:	3750      	adds	r7, #80	@ 0x50
 8002014:	46bd      	mov	sp, r7
 8002016:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800201a:	bf00      	nop
 800201c:	40023800 	.word	0x40023800
 8002020:	00f42400 	.word	0x00f42400
 8002024:	007a1200 	.word	0x007a1200

08002028 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800202c:	4b03      	ldr	r3, [pc, #12]	@ (800203c <HAL_RCC_GetHCLKFreq+0x14>)
 800202e:	681b      	ldr	r3, [r3, #0]
}
 8002030:	4618      	mov	r0, r3
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	20000000 	.word	0x20000000

08002040 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002044:	f7ff fff0 	bl	8002028 <HAL_RCC_GetHCLKFreq>
 8002048:	4602      	mov	r2, r0
 800204a:	4b05      	ldr	r3, [pc, #20]	@ (8002060 <HAL_RCC_GetPCLK1Freq+0x20>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	0a9b      	lsrs	r3, r3, #10
 8002050:	f003 0307 	and.w	r3, r3, #7
 8002054:	4903      	ldr	r1, [pc, #12]	@ (8002064 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002056:	5ccb      	ldrb	r3, [r1, r3]
 8002058:	fa22 f303 	lsr.w	r3, r2, r3
}
 800205c:	4618      	mov	r0, r3
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40023800 	.word	0x40023800
 8002064:	08006d34 	.word	0x08006d34

08002068 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800206c:	f7ff ffdc 	bl	8002028 <HAL_RCC_GetHCLKFreq>
 8002070:	4602      	mov	r2, r0
 8002072:	4b05      	ldr	r3, [pc, #20]	@ (8002088 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	0b5b      	lsrs	r3, r3, #13
 8002078:	f003 0307 	and.w	r3, r3, #7
 800207c:	4903      	ldr	r1, [pc, #12]	@ (800208c <HAL_RCC_GetPCLK2Freq+0x24>)
 800207e:	5ccb      	ldrb	r3, [r1, r3]
 8002080:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002084:	4618      	mov	r0, r3
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40023800 	.word	0x40023800
 800208c:	08006d34 	.word	0x08006d34

08002090 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	220f      	movs	r2, #15
 800209e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80020a0:	4b12      	ldr	r3, [pc, #72]	@ (80020ec <HAL_RCC_GetClockConfig+0x5c>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f003 0203 	and.w	r2, r3, #3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80020ac:	4b0f      	ldr	r3, [pc, #60]	@ (80020ec <HAL_RCC_GetClockConfig+0x5c>)
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80020b8:	4b0c      	ldr	r3, [pc, #48]	@ (80020ec <HAL_RCC_GetClockConfig+0x5c>)
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80020c4:	4b09      	ldr	r3, [pc, #36]	@ (80020ec <HAL_RCC_GetClockConfig+0x5c>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	08db      	lsrs	r3, r3, #3
 80020ca:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80020d2:	4b07      	ldr	r3, [pc, #28]	@ (80020f0 <HAL_RCC_GetClockConfig+0x60>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0207 	and.w	r2, r3, #7
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	601a      	str	r2, [r3, #0]
}
 80020de:	bf00      	nop
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40023c00 	.word	0x40023c00

080020f4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002100:	2300      	movs	r3, #0
 8002102:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	2b00      	cmp	r3, #0
 800210e:	d105      	bne.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002118:	2b00      	cmp	r3, #0
 800211a:	d035      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800211c:	4b62      	ldr	r3, [pc, #392]	@ (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002122:	f7fe ffe7 	bl	80010f4 <HAL_GetTick>
 8002126:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002128:	e008      	b.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800212a:	f7fe ffe3 	bl	80010f4 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d901      	bls.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e0b0      	b.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800213c:	4b5b      	ldr	r3, [pc, #364]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1f0      	bne.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	019a      	lsls	r2, r3, #6
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	071b      	lsls	r3, r3, #28
 8002154:	4955      	ldr	r1, [pc, #340]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002156:	4313      	orrs	r3, r2
 8002158:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800215c:	4b52      	ldr	r3, [pc, #328]	@ (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800215e:	2201      	movs	r2, #1
 8002160:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002162:	f7fe ffc7 	bl	80010f4 <HAL_GetTick>
 8002166:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002168:	e008      	b.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800216a:	f7fe ffc3 	bl	80010f4 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d901      	bls.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e090      	b.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800217c:	4b4b      	ldr	r3, [pc, #300]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d0f0      	beq.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b00      	cmp	r3, #0
 8002192:	f000 8083 	beq.w	800229c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]
 800219a:	4b44      	ldr	r3, [pc, #272]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800219c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219e:	4a43      	ldr	r2, [pc, #268]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80021a6:	4b41      	ldr	r3, [pc, #260]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80021b2:	4b3f      	ldr	r3, [pc, #252]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a3e      	ldr	r2, [pc, #248]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021bc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80021be:	f7fe ff99 	bl	80010f4 <HAL_GetTick>
 80021c2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80021c4:	e008      	b.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021c6:	f7fe ff95 	bl	80010f4 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e062      	b.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80021d8:	4b35      	ldr	r3, [pc, #212]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0f0      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80021e4:	4b31      	ldr	r3, [pc, #196]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021ec:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d02f      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d028      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002202:	4b2a      	ldr	r3, [pc, #168]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800220a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800220c:	4b29      	ldr	r3, [pc, #164]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800220e:	2201      	movs	r2, #1
 8002210:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002212:	4b28      	ldr	r3, [pc, #160]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002218:	4a24      	ldr	r2, [pc, #144]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800221e:	4b23      	ldr	r3, [pc, #140]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	2b01      	cmp	r3, #1
 8002228:	d114      	bne.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800222a:	f7fe ff63 	bl	80010f4 <HAL_GetTick>
 800222e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002230:	e00a      	b.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002232:	f7fe ff5f 	bl	80010f4 <HAL_GetTick>
 8002236:	4602      	mov	r2, r0
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002240:	4293      	cmp	r3, r2
 8002242:	d901      	bls.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e02a      	b.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002248:	4b18      	ldr	r3, [pc, #96]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800224a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0ee      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800225c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002260:	d10d      	bne.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002262:	4b12      	ldr	r3, [pc, #72]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68db      	ldr	r3, [r3, #12]
 800226e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002272:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002276:	490d      	ldr	r1, [pc, #52]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002278:	4313      	orrs	r3, r2
 800227a:	608b      	str	r3, [r1, #8]
 800227c:	e005      	b.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800227e:	4b0b      	ldr	r3, [pc, #44]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	4a0a      	ldr	r2, [pc, #40]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002284:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002288:	6093      	str	r3, [r2, #8]
 800228a:	4b08      	ldr	r3, [pc, #32]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800228c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002296:	4905      	ldr	r1, [pc, #20]	@ (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002298:	4313      	orrs	r3, r2
 800229a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	42470068 	.word	0x42470068
 80022ac:	40023800 	.word	0x40023800
 80022b0:	40007000 	.word	0x40007000
 80022b4:	42470e40 	.word	0x42470e40

080022b8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e073      	b.n	80023b6 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	7f5b      	ldrb	r3, [r3, #29]
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d105      	bne.n	80022e4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7fe fc4c 	bl	8000b7c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2202      	movs	r2, #2
 80022e8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f003 0310 	and.w	r3, r3, #16
 80022f4:	2b10      	cmp	r3, #16
 80022f6:	d055      	beq.n	80023a4 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	22ca      	movs	r2, #202	@ 0xca
 80022fe:	625a      	str	r2, [r3, #36]	@ 0x24
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2253      	movs	r2, #83	@ 0x53
 8002306:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 f87f 	bl	800240c <RTC_EnterInitMode>
 800230e:	4603      	mov	r3, r0
 8002310:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8002312:	7bfb      	ldrb	r3, [r7, #15]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d12c      	bne.n	8002372 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	6812      	ldr	r2, [r2, #0]
 8002322:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8002326:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800232a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6899      	ldr	r1, [r3, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	431a      	orrs	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	430a      	orrs	r2, r1
 8002348:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	68d2      	ldr	r2, [r2, #12]
 8002352:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6919      	ldr	r1, [r3, #16]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	041a      	lsls	r2, r3, #16
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 f886 	bl	800247a <RTC_ExitInitMode>
 800236e:	4603      	mov	r3, r0
 8002370:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002372:	7bfb      	ldrb	r3, [r7, #15]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d110      	bne.n	800239a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002386:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	699a      	ldr	r2, [r3, #24]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	22ff      	movs	r2, #255	@ 0xff
 80023a0:	625a      	str	r2, [r3, #36]	@ 0x24
 80023a2:	e001      	b.n	80023a8 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80023a4:	2300      	movs	r3, #0
 80023a6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80023a8:	7bfb      	ldrb	r3, [r7, #15]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d102      	bne.n	80023b4 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2201      	movs	r2, #1
 80023b2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002408 <HAL_RTC_WaitForSynchro+0x48>)
 80023d2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023d4:	f7fe fe8e 	bl	80010f4 <HAL_GetTick>
 80023d8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80023da:	e009      	b.n	80023f0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80023dc:	f7fe fe8a 	bl	80010f4 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023ea:	d901      	bls.n	80023f0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e007      	b.n	8002400 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	f003 0320 	and.w	r3, r3, #32
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d0ee      	beq.n	80023dc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	00017f5f 	.word	0x00017f5f

0800240c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002414:	2300      	movs	r3, #0
 8002416:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002418:	2300      	movs	r3, #0
 800241a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002426:	2b00      	cmp	r3, #0
 8002428:	d122      	bne.n	8002470 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68da      	ldr	r2, [r3, #12]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002438:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800243a:	f7fe fe5b 	bl	80010f4 <HAL_GetTick>
 800243e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002440:	e00c      	b.n	800245c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002442:	f7fe fe57 	bl	80010f4 <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002450:	d904      	bls.n	800245c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2204      	movs	r2, #4
 8002456:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002466:	2b00      	cmp	r3, #0
 8002468:	d102      	bne.n	8002470 <RTC_EnterInitMode+0x64>
 800246a:	7bfb      	ldrb	r3, [r7, #15]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d1e8      	bne.n	8002442 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002470:	7bfb      	ldrb	r3, [r7, #15]
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b084      	sub	sp, #16
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002482:	2300      	movs	r3, #0
 8002484:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	68da      	ldr	r2, [r3, #12]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002494:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f003 0320 	and.w	r3, r3, #32
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10a      	bne.n	80024ba <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f7ff ff8b 	bl	80023c0 <HAL_RTC_WaitForSynchro>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d004      	beq.n	80024ba <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2204      	movs	r2, #4
 80024b4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80024ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e041      	b.n	800255a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d106      	bne.n	80024f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f839 	bl	8002562 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	3304      	adds	r3, #4
 8002500:	4619      	mov	r1, r3
 8002502:	4610      	mov	r0, r2
 8002504:	f000 f9c0 	bl	8002888 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}

08002562 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002562:	b480      	push	{r7}
 8002564:	b083      	sub	sp, #12
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
	...

08002578 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002586:	b2db      	uxtb	r3, r3
 8002588:	2b01      	cmp	r3, #1
 800258a:	d001      	beq.n	8002590 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e04e      	b.n	800262e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2202      	movs	r2, #2
 8002594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68da      	ldr	r2, [r3, #12]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f042 0201 	orr.w	r2, r2, #1
 80025a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a23      	ldr	r2, [pc, #140]	@ (800263c <HAL_TIM_Base_Start_IT+0xc4>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d022      	beq.n	80025f8 <HAL_TIM_Base_Start_IT+0x80>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025ba:	d01d      	beq.n	80025f8 <HAL_TIM_Base_Start_IT+0x80>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a1f      	ldr	r2, [pc, #124]	@ (8002640 <HAL_TIM_Base_Start_IT+0xc8>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d018      	beq.n	80025f8 <HAL_TIM_Base_Start_IT+0x80>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a1e      	ldr	r2, [pc, #120]	@ (8002644 <HAL_TIM_Base_Start_IT+0xcc>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d013      	beq.n	80025f8 <HAL_TIM_Base_Start_IT+0x80>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a1c      	ldr	r2, [pc, #112]	@ (8002648 <HAL_TIM_Base_Start_IT+0xd0>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d00e      	beq.n	80025f8 <HAL_TIM_Base_Start_IT+0x80>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a1b      	ldr	r2, [pc, #108]	@ (800264c <HAL_TIM_Base_Start_IT+0xd4>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d009      	beq.n	80025f8 <HAL_TIM_Base_Start_IT+0x80>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a19      	ldr	r2, [pc, #100]	@ (8002650 <HAL_TIM_Base_Start_IT+0xd8>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d004      	beq.n	80025f8 <HAL_TIM_Base_Start_IT+0x80>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a18      	ldr	r2, [pc, #96]	@ (8002654 <HAL_TIM_Base_Start_IT+0xdc>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d111      	bne.n	800261c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f003 0307 	and.w	r3, r3, #7
 8002602:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b06      	cmp	r3, #6
 8002608:	d010      	beq.n	800262c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f042 0201 	orr.w	r2, r2, #1
 8002618:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800261a:	e007      	b.n	800262c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f042 0201 	orr.w	r2, r2, #1
 800262a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	40010000 	.word	0x40010000
 8002640:	40000400 	.word	0x40000400
 8002644:	40000800 	.word	0x40000800
 8002648:	40000c00 	.word	0x40000c00
 800264c:	40010400 	.word	0x40010400
 8002650:	40014000 	.word	0x40014000
 8002654:	40001800 	.word	0x40001800

08002658 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d020      	beq.n	80026bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d01b      	beq.n	80026bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f06f 0202 	mvn.w	r2, #2
 800268c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2201      	movs	r2, #1
 8002692:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f000 f8d2 	bl	800284c <HAL_TIM_IC_CaptureCallback>
 80026a8:	e005      	b.n	80026b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f8c4 	bl	8002838 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 f8d5 	bl	8002860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d020      	beq.n	8002708 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f003 0304 	and.w	r3, r3, #4
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d01b      	beq.n	8002708 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f06f 0204 	mvn.w	r2, #4
 80026d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2202      	movs	r2, #2
 80026de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d003      	beq.n	80026f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 f8ac 	bl	800284c <HAL_TIM_IC_CaptureCallback>
 80026f4:	e005      	b.n	8002702 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f89e 	bl	8002838 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 f8af 	bl	8002860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	f003 0308 	and.w	r3, r3, #8
 800270e:	2b00      	cmp	r3, #0
 8002710:	d020      	beq.n	8002754 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f003 0308 	and.w	r3, r3, #8
 8002718:	2b00      	cmp	r3, #0
 800271a:	d01b      	beq.n	8002754 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f06f 0208 	mvn.w	r2, #8
 8002724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2204      	movs	r2, #4
 800272a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	f003 0303 	and.w	r3, r3, #3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d003      	beq.n	8002742 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f000 f886 	bl	800284c <HAL_TIM_IC_CaptureCallback>
 8002740:	e005      	b.n	800274e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 f878 	bl	8002838 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f000 f889 	bl	8002860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f003 0310 	and.w	r3, r3, #16
 800275a:	2b00      	cmp	r3, #0
 800275c:	d020      	beq.n	80027a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f003 0310 	and.w	r3, r3, #16
 8002764:	2b00      	cmp	r3, #0
 8002766:	d01b      	beq.n	80027a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f06f 0210 	mvn.w	r2, #16
 8002770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2208      	movs	r2, #8
 8002776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	69db      	ldr	r3, [r3, #28]
 800277e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002782:	2b00      	cmp	r3, #0
 8002784:	d003      	beq.n	800278e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f000 f860 	bl	800284c <HAL_TIM_IC_CaptureCallback>
 800278c:	e005      	b.n	800279a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f000 f852 	bl	8002838 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f000 f863 	bl	8002860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00c      	beq.n	80027c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d007      	beq.n	80027c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f06f 0201 	mvn.w	r2, #1
 80027bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f7fe f99c 	bl	8000afc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d00c      	beq.n	80027e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d007      	beq.n	80027e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80027e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f906 	bl	80029f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00c      	beq.n	800280c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d007      	beq.n	800280c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 f834 	bl	8002874 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	f003 0320 	and.w	r3, r3, #32
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00c      	beq.n	8002830 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f003 0320 	and.w	r3, r3, #32
 800281c:	2b00      	cmp	r3, #0
 800281e:	d007      	beq.n	8002830 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f06f 0220 	mvn.w	r2, #32
 8002828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f8d8 	bl	80029e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002830:	bf00      	nop
 8002832:	3710      	adds	r7, #16
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002840:	bf00      	nop
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a46      	ldr	r2, [pc, #280]	@ (80029b4 <TIM_Base_SetConfig+0x12c>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d013      	beq.n	80028c8 <TIM_Base_SetConfig+0x40>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028a6:	d00f      	beq.n	80028c8 <TIM_Base_SetConfig+0x40>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a43      	ldr	r2, [pc, #268]	@ (80029b8 <TIM_Base_SetConfig+0x130>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d00b      	beq.n	80028c8 <TIM_Base_SetConfig+0x40>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a42      	ldr	r2, [pc, #264]	@ (80029bc <TIM_Base_SetConfig+0x134>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d007      	beq.n	80028c8 <TIM_Base_SetConfig+0x40>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a41      	ldr	r2, [pc, #260]	@ (80029c0 <TIM_Base_SetConfig+0x138>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d003      	beq.n	80028c8 <TIM_Base_SetConfig+0x40>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a40      	ldr	r2, [pc, #256]	@ (80029c4 <TIM_Base_SetConfig+0x13c>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d108      	bne.n	80028da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a35      	ldr	r2, [pc, #212]	@ (80029b4 <TIM_Base_SetConfig+0x12c>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d02b      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028e8:	d027      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a32      	ldr	r2, [pc, #200]	@ (80029b8 <TIM_Base_SetConfig+0x130>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d023      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a31      	ldr	r2, [pc, #196]	@ (80029bc <TIM_Base_SetConfig+0x134>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d01f      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a30      	ldr	r2, [pc, #192]	@ (80029c0 <TIM_Base_SetConfig+0x138>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d01b      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a2f      	ldr	r2, [pc, #188]	@ (80029c4 <TIM_Base_SetConfig+0x13c>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d017      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a2e      	ldr	r2, [pc, #184]	@ (80029c8 <TIM_Base_SetConfig+0x140>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d013      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a2d      	ldr	r2, [pc, #180]	@ (80029cc <TIM_Base_SetConfig+0x144>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d00f      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a2c      	ldr	r2, [pc, #176]	@ (80029d0 <TIM_Base_SetConfig+0x148>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d00b      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a2b      	ldr	r2, [pc, #172]	@ (80029d4 <TIM_Base_SetConfig+0x14c>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d007      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a2a      	ldr	r2, [pc, #168]	@ (80029d8 <TIM_Base_SetConfig+0x150>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d003      	beq.n	800293a <TIM_Base_SetConfig+0xb2>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a29      	ldr	r2, [pc, #164]	@ (80029dc <TIM_Base_SetConfig+0x154>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d108      	bne.n	800294c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002940:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	4313      	orrs	r3, r2
 800294a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	4313      	orrs	r3, r2
 8002958:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4a10      	ldr	r2, [pc, #64]	@ (80029b4 <TIM_Base_SetConfig+0x12c>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d003      	beq.n	8002980 <TIM_Base_SetConfig+0xf8>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4a12      	ldr	r2, [pc, #72]	@ (80029c4 <TIM_Base_SetConfig+0x13c>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d103      	bne.n	8002988 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	691a      	ldr	r2, [r3, #16]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	2b01      	cmp	r3, #1
 8002998:	d105      	bne.n	80029a6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	f023 0201 	bic.w	r2, r3, #1
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	611a      	str	r2, [r3, #16]
  }
}
 80029a6:	bf00      	nop
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	40010000 	.word	0x40010000
 80029b8:	40000400 	.word	0x40000400
 80029bc:	40000800 	.word	0x40000800
 80029c0:	40000c00 	.word	0x40000c00
 80029c4:	40010400 	.word	0x40010400
 80029c8:	40014000 	.word	0x40014000
 80029cc:	40014400 	.word	0x40014400
 80029d0:	40014800 	.word	0x40014800
 80029d4:	40001800 	.word	0x40001800
 80029d8:	40001c00 	.word	0x40001c00
 80029dc:	40002000 	.word	0x40002000

080029e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029fc:	bf00      	nop
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e042      	b.n	8002aa0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d106      	bne.n	8002a34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7fe f8ce 	bl	8000bd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2224      	movs	r2, #36	@ 0x24
 8002a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68da      	ldr	r2, [r3, #12]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 fdbd 	bl	80035cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	691a      	ldr	r2, [r3, #16]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	695a      	ldr	r2, [r3, #20]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68da      	ldr	r2, [r3, #12]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2220      	movs	r2, #32
 8002a94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3708      	adds	r7, #8
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08a      	sub	sp, #40	@ 0x28
 8002aac:	af02      	add	r7, sp, #8
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	603b      	str	r3, [r7, #0]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2b20      	cmp	r3, #32
 8002ac6:	d175      	bne.n	8002bb4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d002      	beq.n	8002ad4 <HAL_UART_Transmit+0x2c>
 8002ace:	88fb      	ldrh	r3, [r7, #6]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e06e      	b.n	8002bb6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2221      	movs	r2, #33	@ 0x21
 8002ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ae6:	f7fe fb05 	bl	80010f4 <HAL_GetTick>
 8002aea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	88fa      	ldrh	r2, [r7, #6]
 8002af0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	88fa      	ldrh	r2, [r7, #6]
 8002af6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b00:	d108      	bne.n	8002b14 <HAL_UART_Transmit+0x6c>
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d104      	bne.n	8002b14 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	61bb      	str	r3, [r7, #24]
 8002b12:	e003      	b.n	8002b1c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b1c:	e02e      	b.n	8002b7c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	2200      	movs	r2, #0
 8002b26:	2180      	movs	r1, #128	@ 0x80
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f000 fb1f 	bl	800316c <UART_WaitOnFlagUntilTimeout>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d005      	beq.n	8002b40 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2220      	movs	r2, #32
 8002b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e03a      	b.n	8002bb6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d10b      	bne.n	8002b5e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	881b      	ldrh	r3, [r3, #0]
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	3302      	adds	r3, #2
 8002b5a:	61bb      	str	r3, [r7, #24]
 8002b5c:	e007      	b.n	8002b6e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	781a      	ldrb	r2, [r3, #0]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	3b01      	subs	r3, #1
 8002b76:	b29a      	uxth	r2, r3
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1cb      	bne.n	8002b1e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	2140      	movs	r1, #64	@ 0x40
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f000 faeb 	bl	800316c <UART_WaitOnFlagUntilTimeout>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d005      	beq.n	8002ba8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e006      	b.n	8002bb6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2220      	movs	r2, #32
 8002bac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	e000      	b.n	8002bb6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002bb4:	2302      	movs	r3, #2
  }
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3720      	adds	r7, #32
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b084      	sub	sp, #16
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	60f8      	str	r0, [r7, #12]
 8002bc6:	60b9      	str	r1, [r7, #8]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b20      	cmp	r3, #32
 8002bd6:	d112      	bne.n	8002bfe <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d002      	beq.n	8002be4 <HAL_UART_Receive_IT+0x26>
 8002bde:	88fb      	ldrh	r3, [r7, #6]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e00b      	b.n	8002c00 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002bee:	88fb      	ldrh	r3, [r7, #6]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	68b9      	ldr	r1, [r7, #8]
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 fb12 	bl	800321e <UART_Start_Receive_IT>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	e000      	b.n	8002c00 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002bfe:	2302      	movs	r3, #2
  }
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b0ba      	sub	sp, #232	@ 0xe8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c3e:	f003 030f 	and.w	r3, r3, #15
 8002c42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002c46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d10f      	bne.n	8002c6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c52:	f003 0320 	and.w	r3, r3, #32
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d009      	beq.n	8002c6e <HAL_UART_IRQHandler+0x66>
 8002c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c5e:	f003 0320 	and.w	r3, r3, #32
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d003      	beq.n	8002c6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 fbf2 	bl	8003450 <UART_Receive_IT>
      return;
 8002c6c:	e25b      	b.n	8003126 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002c6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 80de 	beq.w	8002e34 <HAL_UART_IRQHandler+0x22c>
 8002c78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c7c:	f003 0301 	and.w	r3, r3, #1
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d106      	bne.n	8002c92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c88:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 80d1 	beq.w	8002e34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00b      	beq.n	8002cb6 <HAL_UART_IRQHandler+0xae>
 8002c9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d005      	beq.n	8002cb6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cae:	f043 0201 	orr.w	r2, r3, #1
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cba:	f003 0304 	and.w	r3, r3, #4
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00b      	beq.n	8002cda <HAL_UART_IRQHandler+0xd2>
 8002cc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d005      	beq.n	8002cda <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd2:	f043 0202 	orr.w	r2, r3, #2
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00b      	beq.n	8002cfe <HAL_UART_IRQHandler+0xf6>
 8002ce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d005      	beq.n	8002cfe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf6:	f043 0204 	orr.w	r2, r3, #4
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d02:	f003 0308 	and.w	r3, r3, #8
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d011      	beq.n	8002d2e <HAL_UART_IRQHandler+0x126>
 8002d0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d0e:	f003 0320 	and.w	r3, r3, #32
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d105      	bne.n	8002d22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d26:	f043 0208 	orr.w	r2, r3, #8
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	f000 81f2 	beq.w	800311c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d3c:	f003 0320 	and.w	r3, r3, #32
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d008      	beq.n	8002d56 <HAL_UART_IRQHandler+0x14e>
 8002d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d48:	f003 0320 	and.w	r3, r3, #32
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d002      	beq.n	8002d56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f000 fb7d 	bl	8003450 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d60:	2b40      	cmp	r3, #64	@ 0x40
 8002d62:	bf0c      	ite	eq
 8002d64:	2301      	moveq	r3, #1
 8002d66:	2300      	movne	r3, #0
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d72:	f003 0308 	and.w	r3, r3, #8
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d103      	bne.n	8002d82 <HAL_UART_IRQHandler+0x17a>
 8002d7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d04f      	beq.n	8002e22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 fa85 	bl	8003292 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d92:	2b40      	cmp	r3, #64	@ 0x40
 8002d94:	d141      	bne.n	8002e1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	3314      	adds	r3, #20
 8002d9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002da0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002da4:	e853 3f00 	ldrex	r3, [r3]
 8002da8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002dac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002db0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002db4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	3314      	adds	r3, #20
 8002dbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002dc2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002dc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002dce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002dd2:	e841 2300 	strex	r3, r2, [r1]
 8002dd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002dda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1d9      	bne.n	8002d96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d013      	beq.n	8002e12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dee:	4a7e      	ldr	r2, [pc, #504]	@ (8002fe8 <HAL_UART_IRQHandler+0x3e0>)
 8002df0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7fe fada 	bl	80013b0 <HAL_DMA_Abort_IT>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d016      	beq.n	8002e30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e0c:	4610      	mov	r0, r2
 8002e0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e10:	e00e      	b.n	8002e30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 f994 	bl	8003140 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e18:	e00a      	b.n	8002e30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 f990 	bl	8003140 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e20:	e006      	b.n	8002e30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 f98c 	bl	8003140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002e2e:	e175      	b.n	800311c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e30:	bf00      	nop
    return;
 8002e32:	e173      	b.n	800311c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	f040 814f 	bne.w	80030dc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e42:	f003 0310 	and.w	r3, r3, #16
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	f000 8148 	beq.w	80030dc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e50:	f003 0310 	and.w	r3, r3, #16
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f000 8141 	beq.w	80030dc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	60bb      	str	r3, [r7, #8]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	60bb      	str	r3, [r7, #8]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e7a:	2b40      	cmp	r3, #64	@ 0x40
 8002e7c:	f040 80b6 	bne.w	8002fec <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002e8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f000 8145 	beq.w	8003120 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	f080 813e 	bcs.w	8003120 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002eaa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002eb6:	f000 8088 	beq.w	8002fca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	330c      	adds	r3, #12
 8002ec0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ec8:	e853 3f00 	ldrex	r3, [r3]
 8002ecc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002ed0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ed4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ed8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002ee6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002eea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002ef2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002ef6:	e841 2300 	strex	r3, r2, [r1]
 8002efa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002efe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1d9      	bne.n	8002eba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	3314      	adds	r3, #20
 8002f0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f10:	e853 3f00 	ldrex	r3, [r3]
 8002f14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002f16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f18:	f023 0301 	bic.w	r3, r3, #1
 8002f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	3314      	adds	r3, #20
 8002f26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002f2a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002f2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002f32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002f36:	e841 2300 	strex	r3, r2, [r1]
 8002f3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002f3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1e1      	bne.n	8002f06 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	3314      	adds	r3, #20
 8002f48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f4c:	e853 3f00 	ldrex	r3, [r3]
 8002f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002f52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	3314      	adds	r3, #20
 8002f62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002f66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002f68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002f6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f6e:	e841 2300 	strex	r3, r2, [r1]
 8002f72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002f74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1e3      	bne.n	8002f42 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	330c      	adds	r3, #12
 8002f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f92:	e853 3f00 	ldrex	r3, [r3]
 8002f96:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002f98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f9a:	f023 0310 	bic.w	r3, r3, #16
 8002f9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	330c      	adds	r3, #12
 8002fa8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002fac:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002fae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002fb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002fb4:	e841 2300 	strex	r3, r2, [r1]
 8002fb8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002fba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d1e3      	bne.n	8002f88 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7fe f983 	bl	80012d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2202      	movs	r2, #2
 8002fce:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	4619      	mov	r1, r3
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 f8b7 	bl	8003154 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002fe6:	e09b      	b.n	8003120 <HAL_UART_IRQHandler+0x518>
 8002fe8:	08003359 	.word	0x08003359
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003000:	b29b      	uxth	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 808e 	beq.w	8003124 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003008:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 8089 	beq.w	8003124 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	330c      	adds	r3, #12
 8003018:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800301a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800301c:	e853 3f00 	ldrex	r3, [r3]
 8003020:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003024:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003028:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	330c      	adds	r3, #12
 8003032:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003036:	647a      	str	r2, [r7, #68]	@ 0x44
 8003038:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800303a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800303c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800303e:	e841 2300 	strex	r3, r2, [r1]
 8003042:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003044:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1e3      	bne.n	8003012 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	3314      	adds	r3, #20
 8003050:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003054:	e853 3f00 	ldrex	r3, [r3]
 8003058:	623b      	str	r3, [r7, #32]
   return(result);
 800305a:	6a3b      	ldr	r3, [r7, #32]
 800305c:	f023 0301 	bic.w	r3, r3, #1
 8003060:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	3314      	adds	r3, #20
 800306a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800306e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003070:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003072:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003074:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003076:	e841 2300 	strex	r3, r2, [r1]
 800307a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800307c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1e3      	bne.n	800304a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2220      	movs	r2, #32
 8003086:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	330c      	adds	r3, #12
 8003096:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	e853 3f00 	ldrex	r3, [r3]
 800309e:	60fb      	str	r3, [r7, #12]
   return(result);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f023 0310 	bic.w	r3, r3, #16
 80030a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	330c      	adds	r3, #12
 80030b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80030b4:	61fa      	str	r2, [r7, #28]
 80030b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030b8:	69b9      	ldr	r1, [r7, #24]
 80030ba:	69fa      	ldr	r2, [r7, #28]
 80030bc:	e841 2300 	strex	r3, r2, [r1]
 80030c0:	617b      	str	r3, [r7, #20]
   return(result);
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1e3      	bne.n	8003090 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2202      	movs	r2, #2
 80030cc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80030ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80030d2:	4619      	mov	r1, r3
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 f83d 	bl	8003154 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80030da:	e023      	b.n	8003124 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80030dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d009      	beq.n	80030fc <HAL_UART_IRQHandler+0x4f4>
 80030e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d003      	beq.n	80030fc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f000 f943 	bl	8003380 <UART_Transmit_IT>
    return;
 80030fa:	e014      	b.n	8003126 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80030fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00e      	beq.n	8003126 <HAL_UART_IRQHandler+0x51e>
 8003108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800310c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003110:	2b00      	cmp	r3, #0
 8003112:	d008      	beq.n	8003126 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f000 f983 	bl	8003420 <UART_EndTransmit_IT>
    return;
 800311a:	e004      	b.n	8003126 <HAL_UART_IRQHandler+0x51e>
    return;
 800311c:	bf00      	nop
 800311e:	e002      	b.n	8003126 <HAL_UART_IRQHandler+0x51e>
      return;
 8003120:	bf00      	nop
 8003122:	e000      	b.n	8003126 <HAL_UART_IRQHandler+0x51e>
      return;
 8003124:	bf00      	nop
  }
}
 8003126:	37e8      	adds	r7, #232	@ 0xe8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	460b      	mov	r3, r1
 800315e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	603b      	str	r3, [r7, #0]
 8003178:	4613      	mov	r3, r2
 800317a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800317c:	e03b      	b.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800317e:	6a3b      	ldr	r3, [r7, #32]
 8003180:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003184:	d037      	beq.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003186:	f7fd ffb5 	bl	80010f4 <HAL_GetTick>
 800318a:	4602      	mov	r2, r0
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	6a3a      	ldr	r2, [r7, #32]
 8003192:	429a      	cmp	r2, r3
 8003194:	d302      	bcc.n	800319c <UART_WaitOnFlagUntilTimeout+0x30>
 8003196:	6a3b      	ldr	r3, [r7, #32]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d101      	bne.n	80031a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e03a      	b.n	8003216 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f003 0304 	and.w	r3, r3, #4
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d023      	beq.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	2b80      	cmp	r3, #128	@ 0x80
 80031b2:	d020      	beq.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	2b40      	cmp	r3, #64	@ 0x40
 80031b8:	d01d      	beq.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0308 	and.w	r3, r3, #8
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	d116      	bne.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80031c8:	2300      	movs	r3, #0
 80031ca:	617b      	str	r3, [r7, #20]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	617b      	str	r3, [r7, #20]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f000 f857 	bl	8003292 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2208      	movs	r2, #8
 80031e8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e00f      	b.n	8003216 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	4013      	ands	r3, r2
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	429a      	cmp	r2, r3
 8003204:	bf0c      	ite	eq
 8003206:	2301      	moveq	r3, #1
 8003208:	2300      	movne	r3, #0
 800320a:	b2db      	uxtb	r3, r3
 800320c:	461a      	mov	r2, r3
 800320e:	79fb      	ldrb	r3, [r7, #7]
 8003210:	429a      	cmp	r2, r3
 8003212:	d0b4      	beq.n	800317e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800321e:	b480      	push	{r7}
 8003220:	b085      	sub	sp, #20
 8003222:	af00      	add	r7, sp, #0
 8003224:	60f8      	str	r0, [r7, #12]
 8003226:	60b9      	str	r1, [r7, #8]
 8003228:	4613      	mov	r3, r2
 800322a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	68ba      	ldr	r2, [r7, #8]
 8003230:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	88fa      	ldrh	r2, [r7, #6]
 8003236:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	88fa      	ldrh	r2, [r7, #6]
 800323c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2200      	movs	r2, #0
 8003242:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2222      	movs	r2, #34	@ 0x22
 8003248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d007      	beq.n	8003264 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68da      	ldr	r2, [r3, #12]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003262:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	695a      	ldr	r2, [r3, #20]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 0201 	orr.w	r2, r2, #1
 8003272:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f042 0220 	orr.w	r2, r2, #32
 8003282:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3714      	adds	r7, #20
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003292:	b480      	push	{r7}
 8003294:	b095      	sub	sp, #84	@ 0x54
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	330c      	adds	r3, #12
 80032a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032a4:	e853 3f00 	ldrex	r3, [r3]
 80032a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80032aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	330c      	adds	r3, #12
 80032b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032ba:	643a      	str	r2, [r7, #64]	@ 0x40
 80032bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80032c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80032c2:	e841 2300 	strex	r3, r2, [r1]
 80032c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80032c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1e5      	bne.n	800329a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	3314      	adds	r3, #20
 80032d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	e853 3f00 	ldrex	r3, [r3]
 80032dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	f023 0301 	bic.w	r3, r3, #1
 80032e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	3314      	adds	r3, #20
 80032ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80032ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032f6:	e841 2300 	strex	r3, r2, [r1]
 80032fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80032fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1e5      	bne.n	80032ce <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003306:	2b01      	cmp	r3, #1
 8003308:	d119      	bne.n	800333e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	330c      	adds	r3, #12
 8003310:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	e853 3f00 	ldrex	r3, [r3]
 8003318:	60bb      	str	r3, [r7, #8]
   return(result);
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f023 0310 	bic.w	r3, r3, #16
 8003320:	647b      	str	r3, [r7, #68]	@ 0x44
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	330c      	adds	r3, #12
 8003328:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800332a:	61ba      	str	r2, [r7, #24]
 800332c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800332e:	6979      	ldr	r1, [r7, #20]
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	e841 2300 	strex	r3, r2, [r1]
 8003336:	613b      	str	r3, [r7, #16]
   return(result);
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1e5      	bne.n	800330a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2220      	movs	r2, #32
 8003342:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800334c:	bf00      	nop
 800334e:	3754      	adds	r7, #84	@ 0x54
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003364:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f7ff fee4 	bl	8003140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003378:	bf00      	nop
 800337a:	3710      	adds	r7, #16
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b21      	cmp	r3, #33	@ 0x21
 8003392:	d13e      	bne.n	8003412 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800339c:	d114      	bne.n	80033c8 <UART_Transmit_IT+0x48>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d110      	bne.n	80033c8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	881b      	ldrh	r3, [r3, #0]
 80033b0:	461a      	mov	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033ba:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	1c9a      	adds	r2, r3, #2
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	621a      	str	r2, [r3, #32]
 80033c6:	e008      	b.n	80033da <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	1c59      	adds	r1, r3, #1
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	6211      	str	r1, [r2, #32]
 80033d2:	781a      	ldrb	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033de:	b29b      	uxth	r3, r3
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	4619      	mov	r1, r3
 80033e8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10f      	bne.n	800340e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68da      	ldr	r2, [r3, #12]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033fc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68da      	ldr	r2, [r3, #12]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800340c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800340e:	2300      	movs	r3, #0
 8003410:	e000      	b.n	8003414 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003412:	2302      	movs	r3, #2
  }
}
 8003414:	4618      	mov	r0, r3
 8003416:	3714      	adds	r7, #20
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68da      	ldr	r2, [r3, #12]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003436:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2220      	movs	r2, #32
 800343c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f7ff fe73 	bl	800312c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	3708      	adds	r7, #8
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b08c      	sub	sp, #48	@ 0x30
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b22      	cmp	r3, #34	@ 0x22
 8003462:	f040 80ae 	bne.w	80035c2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800346e:	d117      	bne.n	80034a0 <UART_Receive_IT+0x50>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	691b      	ldr	r3, [r3, #16]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d113      	bne.n	80034a0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003478:	2300      	movs	r3, #0
 800347a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003480:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	b29b      	uxth	r3, r3
 800348a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800348e:	b29a      	uxth	r2, r3
 8003490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003492:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003498:	1c9a      	adds	r2, r3, #2
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	629a      	str	r2, [r3, #40]	@ 0x28
 800349e:	e026      	b.n	80034ee <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80034a6:	2300      	movs	r3, #0
 80034a8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034b2:	d007      	beq.n	80034c4 <UART_Receive_IT+0x74>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10a      	bne.n	80034d2 <UART_Receive_IT+0x82>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	691b      	ldr	r3, [r3, #16]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d106      	bne.n	80034d2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ce:	701a      	strb	r2, [r3, #0]
 80034d0:	e008      	b.n	80034e4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034de:	b2da      	uxtb	r2, r3
 80034e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034e2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e8:	1c5a      	adds	r2, r3, #1
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	4619      	mov	r1, r3
 80034fc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d15d      	bne.n	80035be <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68da      	ldr	r2, [r3, #12]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 0220 	bic.w	r2, r2, #32
 8003510:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68da      	ldr	r2, [r3, #12]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003520:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	695a      	ldr	r2, [r3, #20]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f022 0201 	bic.w	r2, r2, #1
 8003530:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2220      	movs	r2, #32
 8003536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003544:	2b01      	cmp	r3, #1
 8003546:	d135      	bne.n	80035b4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	330c      	adds	r3, #12
 8003554:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	e853 3f00 	ldrex	r3, [r3]
 800355c:	613b      	str	r3, [r7, #16]
   return(result);
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f023 0310 	bic.w	r3, r3, #16
 8003564:	627b      	str	r3, [r7, #36]	@ 0x24
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	330c      	adds	r3, #12
 800356c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800356e:	623a      	str	r2, [r7, #32]
 8003570:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003572:	69f9      	ldr	r1, [r7, #28]
 8003574:	6a3a      	ldr	r2, [r7, #32]
 8003576:	e841 2300 	strex	r3, r2, [r1]
 800357a:	61bb      	str	r3, [r7, #24]
   return(result);
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1e5      	bne.n	800354e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0310 	and.w	r3, r3, #16
 800358c:	2b10      	cmp	r3, #16
 800358e:	d10a      	bne.n	80035a6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003590:	2300      	movs	r3, #0
 8003592:	60fb      	str	r3, [r7, #12]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	60fb      	str	r3, [r7, #12]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	60fb      	str	r3, [r7, #12]
 80035a4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80035aa:	4619      	mov	r1, r3
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f7ff fdd1 	bl	8003154 <HAL_UARTEx_RxEventCallback>
 80035b2:	e002      	b.n	80035ba <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f7fd fa59 	bl	8000a6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80035ba:	2300      	movs	r3, #0
 80035bc:	e002      	b.n	80035c4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80035be:	2300      	movs	r3, #0
 80035c0:	e000      	b.n	80035c4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80035c2:	2302      	movs	r3, #2
  }
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3730      	adds	r7, #48	@ 0x30
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035d0:	b0c0      	sub	sp, #256	@ 0x100
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	691b      	ldr	r3, [r3, #16]
 80035e0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80035e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e8:	68d9      	ldr	r1, [r3, #12]
 80035ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	ea40 0301 	orr.w	r3, r0, r1
 80035f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80035f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	431a      	orrs	r2, r3
 8003604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	431a      	orrs	r2, r3
 800360c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	4313      	orrs	r3, r2
 8003614:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003624:	f021 010c 	bic.w	r1, r1, #12
 8003628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003632:	430b      	orrs	r3, r1
 8003634:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003646:	6999      	ldr	r1, [r3, #24]
 8003648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	ea40 0301 	orr.w	r3, r0, r1
 8003652:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	4b8f      	ldr	r3, [pc, #572]	@ (8003898 <UART_SetConfig+0x2cc>)
 800365c:	429a      	cmp	r2, r3
 800365e:	d005      	beq.n	800366c <UART_SetConfig+0xa0>
 8003660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	4b8d      	ldr	r3, [pc, #564]	@ (800389c <UART_SetConfig+0x2d0>)
 8003668:	429a      	cmp	r2, r3
 800366a:	d104      	bne.n	8003676 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800366c:	f7fe fcfc 	bl	8002068 <HAL_RCC_GetPCLK2Freq>
 8003670:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003674:	e003      	b.n	800367e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003676:	f7fe fce3 	bl	8002040 <HAL_RCC_GetPCLK1Freq>
 800367a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800367e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003682:	69db      	ldr	r3, [r3, #28]
 8003684:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003688:	f040 810c 	bne.w	80038a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800368c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003690:	2200      	movs	r2, #0
 8003692:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003696:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800369a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800369e:	4622      	mov	r2, r4
 80036a0:	462b      	mov	r3, r5
 80036a2:	1891      	adds	r1, r2, r2
 80036a4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80036a6:	415b      	adcs	r3, r3
 80036a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80036aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80036ae:	4621      	mov	r1, r4
 80036b0:	eb12 0801 	adds.w	r8, r2, r1
 80036b4:	4629      	mov	r1, r5
 80036b6:	eb43 0901 	adc.w	r9, r3, r1
 80036ba:	f04f 0200 	mov.w	r2, #0
 80036be:	f04f 0300 	mov.w	r3, #0
 80036c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036ce:	4690      	mov	r8, r2
 80036d0:	4699      	mov	r9, r3
 80036d2:	4623      	mov	r3, r4
 80036d4:	eb18 0303 	adds.w	r3, r8, r3
 80036d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80036dc:	462b      	mov	r3, r5
 80036de:	eb49 0303 	adc.w	r3, r9, r3
 80036e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80036e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80036f2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80036f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80036fa:	460b      	mov	r3, r1
 80036fc:	18db      	adds	r3, r3, r3
 80036fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8003700:	4613      	mov	r3, r2
 8003702:	eb42 0303 	adc.w	r3, r2, r3
 8003706:	657b      	str	r3, [r7, #84]	@ 0x54
 8003708:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800370c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003710:	f7fc fd66 	bl	80001e0 <__aeabi_uldivmod>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	4b61      	ldr	r3, [pc, #388]	@ (80038a0 <UART_SetConfig+0x2d4>)
 800371a:	fba3 2302 	umull	r2, r3, r3, r2
 800371e:	095b      	lsrs	r3, r3, #5
 8003720:	011c      	lsls	r4, r3, #4
 8003722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003726:	2200      	movs	r2, #0
 8003728:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800372c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003730:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003734:	4642      	mov	r2, r8
 8003736:	464b      	mov	r3, r9
 8003738:	1891      	adds	r1, r2, r2
 800373a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800373c:	415b      	adcs	r3, r3
 800373e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003740:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003744:	4641      	mov	r1, r8
 8003746:	eb12 0a01 	adds.w	sl, r2, r1
 800374a:	4649      	mov	r1, r9
 800374c:	eb43 0b01 	adc.w	fp, r3, r1
 8003750:	f04f 0200 	mov.w	r2, #0
 8003754:	f04f 0300 	mov.w	r3, #0
 8003758:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800375c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003760:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003764:	4692      	mov	sl, r2
 8003766:	469b      	mov	fp, r3
 8003768:	4643      	mov	r3, r8
 800376a:	eb1a 0303 	adds.w	r3, sl, r3
 800376e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003772:	464b      	mov	r3, r9
 8003774:	eb4b 0303 	adc.w	r3, fp, r3
 8003778:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800377c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003788:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800378c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003790:	460b      	mov	r3, r1
 8003792:	18db      	adds	r3, r3, r3
 8003794:	643b      	str	r3, [r7, #64]	@ 0x40
 8003796:	4613      	mov	r3, r2
 8003798:	eb42 0303 	adc.w	r3, r2, r3
 800379c:	647b      	str	r3, [r7, #68]	@ 0x44
 800379e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80037a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80037a6:	f7fc fd1b 	bl	80001e0 <__aeabi_uldivmod>
 80037aa:	4602      	mov	r2, r0
 80037ac:	460b      	mov	r3, r1
 80037ae:	4611      	mov	r1, r2
 80037b0:	4b3b      	ldr	r3, [pc, #236]	@ (80038a0 <UART_SetConfig+0x2d4>)
 80037b2:	fba3 2301 	umull	r2, r3, r3, r1
 80037b6:	095b      	lsrs	r3, r3, #5
 80037b8:	2264      	movs	r2, #100	@ 0x64
 80037ba:	fb02 f303 	mul.w	r3, r2, r3
 80037be:	1acb      	subs	r3, r1, r3
 80037c0:	00db      	lsls	r3, r3, #3
 80037c2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80037c6:	4b36      	ldr	r3, [pc, #216]	@ (80038a0 <UART_SetConfig+0x2d4>)
 80037c8:	fba3 2302 	umull	r2, r3, r3, r2
 80037cc:	095b      	lsrs	r3, r3, #5
 80037ce:	005b      	lsls	r3, r3, #1
 80037d0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80037d4:	441c      	add	r4, r3
 80037d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037da:	2200      	movs	r2, #0
 80037dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80037e0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80037e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80037e8:	4642      	mov	r2, r8
 80037ea:	464b      	mov	r3, r9
 80037ec:	1891      	adds	r1, r2, r2
 80037ee:	63b9      	str	r1, [r7, #56]	@ 0x38
 80037f0:	415b      	adcs	r3, r3
 80037f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80037f8:	4641      	mov	r1, r8
 80037fa:	1851      	adds	r1, r2, r1
 80037fc:	6339      	str	r1, [r7, #48]	@ 0x30
 80037fe:	4649      	mov	r1, r9
 8003800:	414b      	adcs	r3, r1
 8003802:	637b      	str	r3, [r7, #52]	@ 0x34
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003810:	4659      	mov	r1, fp
 8003812:	00cb      	lsls	r3, r1, #3
 8003814:	4651      	mov	r1, sl
 8003816:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800381a:	4651      	mov	r1, sl
 800381c:	00ca      	lsls	r2, r1, #3
 800381e:	4610      	mov	r0, r2
 8003820:	4619      	mov	r1, r3
 8003822:	4603      	mov	r3, r0
 8003824:	4642      	mov	r2, r8
 8003826:	189b      	adds	r3, r3, r2
 8003828:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800382c:	464b      	mov	r3, r9
 800382e:	460a      	mov	r2, r1
 8003830:	eb42 0303 	adc.w	r3, r2, r3
 8003834:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003844:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003848:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800384c:	460b      	mov	r3, r1
 800384e:	18db      	adds	r3, r3, r3
 8003850:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003852:	4613      	mov	r3, r2
 8003854:	eb42 0303 	adc.w	r3, r2, r3
 8003858:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800385a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800385e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003862:	f7fc fcbd 	bl	80001e0 <__aeabi_uldivmod>
 8003866:	4602      	mov	r2, r0
 8003868:	460b      	mov	r3, r1
 800386a:	4b0d      	ldr	r3, [pc, #52]	@ (80038a0 <UART_SetConfig+0x2d4>)
 800386c:	fba3 1302 	umull	r1, r3, r3, r2
 8003870:	095b      	lsrs	r3, r3, #5
 8003872:	2164      	movs	r1, #100	@ 0x64
 8003874:	fb01 f303 	mul.w	r3, r1, r3
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	00db      	lsls	r3, r3, #3
 800387c:	3332      	adds	r3, #50	@ 0x32
 800387e:	4a08      	ldr	r2, [pc, #32]	@ (80038a0 <UART_SetConfig+0x2d4>)
 8003880:	fba2 2303 	umull	r2, r3, r2, r3
 8003884:	095b      	lsrs	r3, r3, #5
 8003886:	f003 0207 	and.w	r2, r3, #7
 800388a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4422      	add	r2, r4
 8003892:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003894:	e106      	b.n	8003aa4 <UART_SetConfig+0x4d8>
 8003896:	bf00      	nop
 8003898:	40011000 	.word	0x40011000
 800389c:	40011400 	.word	0x40011400
 80038a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038a8:	2200      	movs	r2, #0
 80038aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80038ae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80038b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80038b6:	4642      	mov	r2, r8
 80038b8:	464b      	mov	r3, r9
 80038ba:	1891      	adds	r1, r2, r2
 80038bc:	6239      	str	r1, [r7, #32]
 80038be:	415b      	adcs	r3, r3
 80038c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80038c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80038c6:	4641      	mov	r1, r8
 80038c8:	1854      	adds	r4, r2, r1
 80038ca:	4649      	mov	r1, r9
 80038cc:	eb43 0501 	adc.w	r5, r3, r1
 80038d0:	f04f 0200 	mov.w	r2, #0
 80038d4:	f04f 0300 	mov.w	r3, #0
 80038d8:	00eb      	lsls	r3, r5, #3
 80038da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038de:	00e2      	lsls	r2, r4, #3
 80038e0:	4614      	mov	r4, r2
 80038e2:	461d      	mov	r5, r3
 80038e4:	4643      	mov	r3, r8
 80038e6:	18e3      	adds	r3, r4, r3
 80038e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80038ec:	464b      	mov	r3, r9
 80038ee:	eb45 0303 	adc.w	r3, r5, r3
 80038f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80038f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003902:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003906:	f04f 0200 	mov.w	r2, #0
 800390a:	f04f 0300 	mov.w	r3, #0
 800390e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003912:	4629      	mov	r1, r5
 8003914:	008b      	lsls	r3, r1, #2
 8003916:	4621      	mov	r1, r4
 8003918:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800391c:	4621      	mov	r1, r4
 800391e:	008a      	lsls	r2, r1, #2
 8003920:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003924:	f7fc fc5c 	bl	80001e0 <__aeabi_uldivmod>
 8003928:	4602      	mov	r2, r0
 800392a:	460b      	mov	r3, r1
 800392c:	4b60      	ldr	r3, [pc, #384]	@ (8003ab0 <UART_SetConfig+0x4e4>)
 800392e:	fba3 2302 	umull	r2, r3, r3, r2
 8003932:	095b      	lsrs	r3, r3, #5
 8003934:	011c      	lsls	r4, r3, #4
 8003936:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800393a:	2200      	movs	r2, #0
 800393c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003940:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003944:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003948:	4642      	mov	r2, r8
 800394a:	464b      	mov	r3, r9
 800394c:	1891      	adds	r1, r2, r2
 800394e:	61b9      	str	r1, [r7, #24]
 8003950:	415b      	adcs	r3, r3
 8003952:	61fb      	str	r3, [r7, #28]
 8003954:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003958:	4641      	mov	r1, r8
 800395a:	1851      	adds	r1, r2, r1
 800395c:	6139      	str	r1, [r7, #16]
 800395e:	4649      	mov	r1, r9
 8003960:	414b      	adcs	r3, r1
 8003962:	617b      	str	r3, [r7, #20]
 8003964:	f04f 0200 	mov.w	r2, #0
 8003968:	f04f 0300 	mov.w	r3, #0
 800396c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003970:	4659      	mov	r1, fp
 8003972:	00cb      	lsls	r3, r1, #3
 8003974:	4651      	mov	r1, sl
 8003976:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800397a:	4651      	mov	r1, sl
 800397c:	00ca      	lsls	r2, r1, #3
 800397e:	4610      	mov	r0, r2
 8003980:	4619      	mov	r1, r3
 8003982:	4603      	mov	r3, r0
 8003984:	4642      	mov	r2, r8
 8003986:	189b      	adds	r3, r3, r2
 8003988:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800398c:	464b      	mov	r3, r9
 800398e:	460a      	mov	r2, r1
 8003990:	eb42 0303 	adc.w	r3, r2, r3
 8003994:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80039a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80039a4:	f04f 0200 	mov.w	r2, #0
 80039a8:	f04f 0300 	mov.w	r3, #0
 80039ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80039b0:	4649      	mov	r1, r9
 80039b2:	008b      	lsls	r3, r1, #2
 80039b4:	4641      	mov	r1, r8
 80039b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039ba:	4641      	mov	r1, r8
 80039bc:	008a      	lsls	r2, r1, #2
 80039be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80039c2:	f7fc fc0d 	bl	80001e0 <__aeabi_uldivmod>
 80039c6:	4602      	mov	r2, r0
 80039c8:	460b      	mov	r3, r1
 80039ca:	4611      	mov	r1, r2
 80039cc:	4b38      	ldr	r3, [pc, #224]	@ (8003ab0 <UART_SetConfig+0x4e4>)
 80039ce:	fba3 2301 	umull	r2, r3, r3, r1
 80039d2:	095b      	lsrs	r3, r3, #5
 80039d4:	2264      	movs	r2, #100	@ 0x64
 80039d6:	fb02 f303 	mul.w	r3, r2, r3
 80039da:	1acb      	subs	r3, r1, r3
 80039dc:	011b      	lsls	r3, r3, #4
 80039de:	3332      	adds	r3, #50	@ 0x32
 80039e0:	4a33      	ldr	r2, [pc, #204]	@ (8003ab0 <UART_SetConfig+0x4e4>)
 80039e2:	fba2 2303 	umull	r2, r3, r2, r3
 80039e6:	095b      	lsrs	r3, r3, #5
 80039e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039ec:	441c      	add	r4, r3
 80039ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039f2:	2200      	movs	r2, #0
 80039f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80039f6:	677a      	str	r2, [r7, #116]	@ 0x74
 80039f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80039fc:	4642      	mov	r2, r8
 80039fe:	464b      	mov	r3, r9
 8003a00:	1891      	adds	r1, r2, r2
 8003a02:	60b9      	str	r1, [r7, #8]
 8003a04:	415b      	adcs	r3, r3
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a0c:	4641      	mov	r1, r8
 8003a0e:	1851      	adds	r1, r2, r1
 8003a10:	6039      	str	r1, [r7, #0]
 8003a12:	4649      	mov	r1, r9
 8003a14:	414b      	adcs	r3, r1
 8003a16:	607b      	str	r3, [r7, #4]
 8003a18:	f04f 0200 	mov.w	r2, #0
 8003a1c:	f04f 0300 	mov.w	r3, #0
 8003a20:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a24:	4659      	mov	r1, fp
 8003a26:	00cb      	lsls	r3, r1, #3
 8003a28:	4651      	mov	r1, sl
 8003a2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a2e:	4651      	mov	r1, sl
 8003a30:	00ca      	lsls	r2, r1, #3
 8003a32:	4610      	mov	r0, r2
 8003a34:	4619      	mov	r1, r3
 8003a36:	4603      	mov	r3, r0
 8003a38:	4642      	mov	r2, r8
 8003a3a:	189b      	adds	r3, r3, r2
 8003a3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a3e:	464b      	mov	r3, r9
 8003a40:	460a      	mov	r2, r1
 8003a42:	eb42 0303 	adc.w	r3, r2, r3
 8003a46:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a52:	667a      	str	r2, [r7, #100]	@ 0x64
 8003a54:	f04f 0200 	mov.w	r2, #0
 8003a58:	f04f 0300 	mov.w	r3, #0
 8003a5c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003a60:	4649      	mov	r1, r9
 8003a62:	008b      	lsls	r3, r1, #2
 8003a64:	4641      	mov	r1, r8
 8003a66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a6a:	4641      	mov	r1, r8
 8003a6c:	008a      	lsls	r2, r1, #2
 8003a6e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003a72:	f7fc fbb5 	bl	80001e0 <__aeabi_uldivmod>
 8003a76:	4602      	mov	r2, r0
 8003a78:	460b      	mov	r3, r1
 8003a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab0 <UART_SetConfig+0x4e4>)
 8003a7c:	fba3 1302 	umull	r1, r3, r3, r2
 8003a80:	095b      	lsrs	r3, r3, #5
 8003a82:	2164      	movs	r1, #100	@ 0x64
 8003a84:	fb01 f303 	mul.w	r3, r1, r3
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	3332      	adds	r3, #50	@ 0x32
 8003a8e:	4a08      	ldr	r2, [pc, #32]	@ (8003ab0 <UART_SetConfig+0x4e4>)
 8003a90:	fba2 2303 	umull	r2, r3, r2, r3
 8003a94:	095b      	lsrs	r3, r3, #5
 8003a96:	f003 020f 	and.w	r2, r3, #15
 8003a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4422      	add	r2, r4
 8003aa2:	609a      	str	r2, [r3, #8]
}
 8003aa4:	bf00      	nop
 8003aa6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ab0:	51eb851f 	.word	0x51eb851f

08003ab4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f103 0208 	add.w	r2, r3, #8
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003acc:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f103 0208 	add.w	r2, r3, #8
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f103 0208 	add.w	r2, r3, #8
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ae8:	bf00      	nop
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003b02:	bf00      	nop
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr

08003b0e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003b0e:	b480      	push	{r7}
 8003b10:	b085      	sub	sp, #20
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
 8003b16:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b24:	d103      	bne.n	8003b2e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	60fb      	str	r3, [r7, #12]
 8003b2c:	e00c      	b.n	8003b48 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	3308      	adds	r3, #8
 8003b32:	60fb      	str	r3, [r7, #12]
 8003b34:	e002      	b.n	8003b3c <vListInsert+0x2e>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	60fb      	str	r3, [r7, #12]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	68ba      	ldr	r2, [r7, #8]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d2f6      	bcs.n	8003b36 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	683a      	ldr	r2, [r7, #0]
 8003b62:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	1c5a      	adds	r2, r3, #1
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	601a      	str	r2, [r3, #0]
}
 8003b74:	bf00      	nop
 8003b76:	3714      	adds	r7, #20
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6892      	ldr	r2, [r2, #8]
 8003b96:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6852      	ldr	r2, [r2, #4]
 8003ba0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d103      	bne.n	8003bb4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	689a      	ldr	r2, [r3, #8]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	1e5a      	subs	r2, r3, #1
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3714      	adds	r7, #20
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b086      	sub	sp, #24
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8003bde:	2301      	movs	r3, #1
 8003be0:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10b      	bne.n	8003c04 <xQueueGenericReset+0x30>
        __asm volatile
 8003bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf0:	f383 8811 	msr	BASEPRI, r3
 8003bf4:	f3bf 8f6f 	isb	sy
 8003bf8:	f3bf 8f4f 	dsb	sy
 8003bfc:	60fb      	str	r3, [r7, #12]
    }
 8003bfe:	bf00      	nop
 8003c00:	bf00      	nop
 8003c02:	e7fd      	b.n	8003c00 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d05d      	beq.n	8003cc6 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d059      	beq.n	8003cc6 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	fba3 2302 	umull	r2, r3, r3, r2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d000      	beq.n	8003c26 <xQueueGenericReset+0x52>
 8003c24:	2101      	movs	r1, #1
 8003c26:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d14c      	bne.n	8003cc6 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8003c2c:	f002 fc9e 	bl	800656c <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c38:	6939      	ldr	r1, [r7, #16]
 8003c3a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003c3c:	fb01 f303 	mul.w	r3, r1, r3
 8003c40:	441a      	add	r2, r3
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	6939      	ldr	r1, [r7, #16]
 8003c60:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003c62:	fb01 f303 	mul.w	r3, r1, r3
 8003c66:	441a      	add	r2, r3
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	22ff      	movs	r2, #255	@ 0xff
 8003c70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	22ff      	movs	r2, #255	@ 0xff
 8003c78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d114      	bne.n	8003cac <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d01a      	beq.n	8003cc0 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	3310      	adds	r3, #16
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f001 fa4e 	bl	8005130 <xTaskRemoveFromEventList>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d012      	beq.n	8003cc0 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003c9a:	4b16      	ldr	r3, [pc, #88]	@ (8003cf4 <xQueueGenericReset+0x120>)
 8003c9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ca0:	601a      	str	r2, [r3, #0]
 8003ca2:	f3bf 8f4f 	dsb	sy
 8003ca6:	f3bf 8f6f 	isb	sy
 8003caa:	e009      	b.n	8003cc0 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	3310      	adds	r3, #16
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7ff feff 	bl	8003ab4 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	3324      	adds	r3, #36	@ 0x24
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7ff fefa 	bl	8003ab4 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8003cc0:	f002 fc86 	bl	80065d0 <vPortExitCritical>
 8003cc4:	e001      	b.n	8003cca <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d10b      	bne.n	8003ce8 <xQueueGenericReset+0x114>
        __asm volatile
 8003cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cd4:	f383 8811 	msr	BASEPRI, r3
 8003cd8:	f3bf 8f6f 	isb	sy
 8003cdc:	f3bf 8f4f 	dsb	sy
 8003ce0:	60bb      	str	r3, [r7, #8]
    }
 8003ce2:	bf00      	nop
 8003ce4:	bf00      	nop
 8003ce6:	e7fd      	b.n	8003ce4 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8003ce8:	697b      	ldr	r3, [r7, #20]
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	e000ed04 	.word	0xe000ed04

08003cf8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b08a      	sub	sp, #40	@ 0x28
 8003cfc:	af02      	add	r7, sp, #8
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	4613      	mov	r3, r2
 8003d04:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8003d06:	2300      	movs	r3, #0
 8003d08:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d02e      	beq.n	8003d6e <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003d10:	2100      	movs	r1, #0
 8003d12:	68ba      	ldr	r2, [r7, #8]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	fba3 2302 	umull	r2, r3, r3, r2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d000      	beq.n	8003d20 <xQueueGenericCreate+0x28>
 8003d1e:	2101      	movs	r1, #1
 8003d20:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d123      	bne.n	8003d6e <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	68ba      	ldr	r2, [r7, #8]
 8003d2a:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003d2e:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8003d32:	d81c      	bhi.n	8003d6e <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	68ba      	ldr	r2, [r7, #8]
 8003d38:	fb02 f303 	mul.w	r3, r2, r3
 8003d3c:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	3350      	adds	r3, #80	@ 0x50
 8003d42:	4618      	mov	r0, r3
 8003d44:	f002 fd3c 	bl	80067c0 <pvPortMalloc>
 8003d48:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d01d      	beq.n	8003d8c <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	3350      	adds	r3, #80	@ 0x50
 8003d58:	617b      	str	r3, [r7, #20]
                         * deleted. */
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
                    }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003d5a:	79fa      	ldrb	r2, [r7, #7]
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	9300      	str	r3, [sp, #0]
 8003d60:	4613      	mov	r3, r2
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	68b9      	ldr	r1, [r7, #8]
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 f815 	bl	8003d96 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003d6c:	e00e      	b.n	8003d8c <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d10b      	bne.n	8003d8c <xQueueGenericCreate+0x94>
        __asm volatile
 8003d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d78:	f383 8811 	msr	BASEPRI, r3
 8003d7c:	f3bf 8f6f 	isb	sy
 8003d80:	f3bf 8f4f 	dsb	sy
 8003d84:	613b      	str	r3, [r7, #16]
    }
 8003d86:	bf00      	nop
 8003d88:	bf00      	nop
 8003d8a:	e7fd      	b.n	8003d88 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8003d8c:	69fb      	ldr	r3, [r7, #28]
    }
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3720      	adds	r7, #32
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	b084      	sub	sp, #16
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	60f8      	str	r0, [r7, #12]
 8003d9e:	60b9      	str	r1, [r7, #8]
 8003da0:	607a      	str	r2, [r7, #4]
 8003da2:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d103      	bne.n	8003db2 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	601a      	str	r2, [r3, #0]
 8003db0:	e002      	b.n	8003db8 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	69b8      	ldr	r0, [r7, #24]
 8003dc8:	f7ff ff04 	bl	8003bd4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	78fa      	ldrb	r2, [r7, #3]
 8003dd0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003dd4:	bf00      	nop
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b08e      	sub	sp, #56	@ 0x38
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
 8003de8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003dea:	2300      	movs	r3, #0
 8003dec:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 8003df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10b      	bne.n	8003e10 <xQueueGenericSend+0x34>
        __asm volatile
 8003df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dfc:	f383 8811 	msr	BASEPRI, r3
 8003e00:	f3bf 8f6f 	isb	sy
 8003e04:	f3bf 8f4f 	dsb	sy
 8003e08:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8003e0a:	bf00      	nop
 8003e0c:	bf00      	nop
 8003e0e:	e7fd      	b.n	8003e0c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d103      	bne.n	8003e1e <xQueueGenericSend+0x42>
 8003e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <xQueueGenericSend+0x46>
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e000      	b.n	8003e24 <xQueueGenericSend+0x48>
 8003e22:	2300      	movs	r3, #0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10b      	bne.n	8003e40 <xQueueGenericSend+0x64>
        __asm volatile
 8003e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e2c:	f383 8811 	msr	BASEPRI, r3
 8003e30:	f3bf 8f6f 	isb	sy
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8003e3a:	bf00      	nop
 8003e3c:	bf00      	nop
 8003e3e:	e7fd      	b.n	8003e3c <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d103      	bne.n	8003e4e <xQueueGenericSend+0x72>
 8003e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d101      	bne.n	8003e52 <xQueueGenericSend+0x76>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e000      	b.n	8003e54 <xQueueGenericSend+0x78>
 8003e52:	2300      	movs	r3, #0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d10b      	bne.n	8003e70 <xQueueGenericSend+0x94>
        __asm volatile
 8003e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e5c:	f383 8811 	msr	BASEPRI, r3
 8003e60:	f3bf 8f6f 	isb	sy
 8003e64:	f3bf 8f4f 	dsb	sy
 8003e68:	623b      	str	r3, [r7, #32]
    }
 8003e6a:	bf00      	nop
 8003e6c:	bf00      	nop
 8003e6e:	e7fd      	b.n	8003e6c <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003e70:	f001 fb72 	bl	8005558 <xTaskGetSchedulerState>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d102      	bne.n	8003e80 <xQueueGenericSend+0xa4>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <xQueueGenericSend+0xa8>
 8003e80:	2301      	movs	r3, #1
 8003e82:	e000      	b.n	8003e86 <xQueueGenericSend+0xaa>
 8003e84:	2300      	movs	r3, #0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d10b      	bne.n	8003ea2 <xQueueGenericSend+0xc6>
        __asm volatile
 8003e8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e8e:	f383 8811 	msr	BASEPRI, r3
 8003e92:	f3bf 8f6f 	isb	sy
 8003e96:	f3bf 8f4f 	dsb	sy
 8003e9a:	61fb      	str	r3, [r7, #28]
    }
 8003e9c:	bf00      	nop
 8003e9e:	bf00      	nop
 8003ea0:	e7fd      	b.n	8003e9e <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003ea2:	f002 fb63 	bl	800656c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d302      	bcc.n	8003eb8 <xQueueGenericSend+0xdc>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d129      	bne.n	8003f0c <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	68b9      	ldr	r1, [r7, #8]
 8003ebc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ebe:	f000 fab1 	bl	8004424 <prvCopyDataToQueue>
 8003ec2:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d010      	beq.n	8003eee <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ece:	3324      	adds	r3, #36	@ 0x24
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f001 f92d 	bl	8005130 <xTaskRemoveFromEventList>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d013      	beq.n	8003f04 <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8003edc:	4b3f      	ldr	r3, [pc, #252]	@ (8003fdc <xQueueGenericSend+0x200>)
 8003ede:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	f3bf 8f4f 	dsb	sy
 8003ee8:	f3bf 8f6f 	isb	sy
 8003eec:	e00a      	b.n	8003f04 <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8003eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d007      	beq.n	8003f04 <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8003ef4:	4b39      	ldr	r3, [pc, #228]	@ (8003fdc <xQueueGenericSend+0x200>)
 8003ef6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003efa:	601a      	str	r2, [r3, #0]
 8003efc:	f3bf 8f4f 	dsb	sy
 8003f00:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003f04:	f002 fb64 	bl	80065d0 <vPortExitCritical>
                return pdPASS;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e063      	b.n	8003fd4 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d103      	bne.n	8003f1a <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003f12:	f002 fb5d 	bl	80065d0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8003f16:	2300      	movs	r3, #0
 8003f18:	e05c      	b.n	8003fd4 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d106      	bne.n	8003f2e <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003f20:	f107 0314 	add.w	r3, r7, #20
 8003f24:	4618      	mov	r0, r3
 8003f26:	f001 f9db 	bl	80052e0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003f2e:	f002 fb4f 	bl	80065d0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003f32:	f000 fe03 	bl	8004b3c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003f36:	f002 fb19 	bl	800656c <vPortEnterCritical>
 8003f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f3c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f40:	b25b      	sxtb	r3, r3
 8003f42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f46:	d103      	bne.n	8003f50 <xQueueGenericSend+0x174>
 8003f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f56:	b25b      	sxtb	r3, r3
 8003f58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f5c:	d103      	bne.n	8003f66 <xQueueGenericSend+0x18a>
 8003f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f66:	f002 fb33 	bl	80065d0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003f6a:	1d3a      	adds	r2, r7, #4
 8003f6c:	f107 0314 	add.w	r3, r7, #20
 8003f70:	4611      	mov	r1, r2
 8003f72:	4618      	mov	r0, r3
 8003f74:	f001 f9ca 	bl	800530c <xTaskCheckForTimeOut>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d124      	bne.n	8003fc8 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003f7e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f80:	f000 fb48 	bl	8004614 <prvIsQueueFull>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d018      	beq.n	8003fbc <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f8c:	3310      	adds	r3, #16
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	4611      	mov	r1, r2
 8003f92:	4618      	mov	r0, r3
 8003f94:	f001 f860 	bl	8005058 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003f98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f9a:	f000 fad3 	bl	8004544 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003f9e:	f000 fddb 	bl	8004b58 <xTaskResumeAll>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f47f af7c 	bne.w	8003ea2 <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8003faa:	4b0c      	ldr	r3, [pc, #48]	@ (8003fdc <xQueueGenericSend+0x200>)
 8003fac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fb0:	601a      	str	r2, [r3, #0]
 8003fb2:	f3bf 8f4f 	dsb	sy
 8003fb6:	f3bf 8f6f 	isb	sy
 8003fba:	e772      	b.n	8003ea2 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003fbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003fbe:	f000 fac1 	bl	8004544 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003fc2:	f000 fdc9 	bl	8004b58 <xTaskResumeAll>
 8003fc6:	e76c      	b.n	8003ea2 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003fc8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003fca:	f000 fabb 	bl	8004544 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003fce:	f000 fdc3 	bl	8004b58 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8003fd2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3738      	adds	r7, #56	@ 0x38
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	e000ed04 	.word	0xe000ed04

08003fe0 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b090      	sub	sp, #64	@ 0x40
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
 8003fec:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 8003ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10b      	bne.n	8004010 <xQueueGenericSendFromISR+0x30>
        __asm volatile
 8003ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ffc:	f383 8811 	msr	BASEPRI, r3
 8004000:	f3bf 8f6f 	isb	sy
 8004004:	f3bf 8f4f 	dsb	sy
 8004008:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 800400a:	bf00      	nop
 800400c:	bf00      	nop
 800400e:	e7fd      	b.n	800400c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d103      	bne.n	800401e <xQueueGenericSendFromISR+0x3e>
 8004016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401a:	2b00      	cmp	r3, #0
 800401c:	d101      	bne.n	8004022 <xQueueGenericSendFromISR+0x42>
 800401e:	2301      	movs	r3, #1
 8004020:	e000      	b.n	8004024 <xQueueGenericSendFromISR+0x44>
 8004022:	2300      	movs	r3, #0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d10b      	bne.n	8004040 <xQueueGenericSendFromISR+0x60>
        __asm volatile
 8004028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800402c:	f383 8811 	msr	BASEPRI, r3
 8004030:	f3bf 8f6f 	isb	sy
 8004034:	f3bf 8f4f 	dsb	sy
 8004038:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800403a:	bf00      	nop
 800403c:	bf00      	nop
 800403e:	e7fd      	b.n	800403c <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	2b02      	cmp	r3, #2
 8004044:	d103      	bne.n	800404e <xQueueGenericSendFromISR+0x6e>
 8004046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004048:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404a:	2b01      	cmp	r3, #1
 800404c:	d101      	bne.n	8004052 <xQueueGenericSendFromISR+0x72>
 800404e:	2301      	movs	r3, #1
 8004050:	e000      	b.n	8004054 <xQueueGenericSendFromISR+0x74>
 8004052:	2300      	movs	r3, #0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10b      	bne.n	8004070 <xQueueGenericSendFromISR+0x90>
        __asm volatile
 8004058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800405c:	f383 8811 	msr	BASEPRI, r3
 8004060:	f3bf 8f6f 	isb	sy
 8004064:	f3bf 8f4f 	dsb	sy
 8004068:	623b      	str	r3, [r7, #32]
    }
 800406a:	bf00      	nop
 800406c:	bf00      	nop
 800406e:	e7fd      	b.n	800406c <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004070:	f002 fb64 	bl	800673c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8004074:	f3ef 8211 	mrs	r2, BASEPRI
 8004078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800407c:	f383 8811 	msr	BASEPRI, r3
 8004080:	f3bf 8f6f 	isb	sy
 8004084:	f3bf 8f4f 	dsb	sy
 8004088:	61fa      	str	r2, [r7, #28]
 800408a:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800408c:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800408e:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004092:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004098:	429a      	cmp	r2, r3
 800409a:	d302      	bcc.n	80040a2 <xQueueGenericSendFromISR+0xc2>
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d13f      	bne.n	8004122 <xQueueGenericSendFromISR+0x142>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80040a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80040ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	68b9      	ldr	r1, [r7, #8]
 80040b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80040b8:	f000 f9b4 	bl	8004424 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80040bc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80040c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040c4:	d112      	bne.n	80040ec <xQueueGenericSendFromISR+0x10c>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80040c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d026      	beq.n	800411c <xQueueGenericSendFromISR+0x13c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80040ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d0:	3324      	adds	r3, #36	@ 0x24
 80040d2:	4618      	mov	r0, r3
 80040d4:	f001 f82c 	bl	8005130 <xTaskRemoveFromEventList>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d01e      	beq.n	800411c <xQueueGenericSendFromISR+0x13c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d01b      	beq.n	800411c <xQueueGenericSendFromISR+0x13c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	e017      	b.n	800411c <xQueueGenericSendFromISR+0x13c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80040ec:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80040f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80040f2:	d10b      	bne.n	800410c <xQueueGenericSendFromISR+0x12c>
        __asm volatile
 80040f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f8:	f383 8811 	msr	BASEPRI, r3
 80040fc:	f3bf 8f6f 	isb	sy
 8004100:	f3bf 8f4f 	dsb	sy
 8004104:	617b      	str	r3, [r7, #20]
    }
 8004106:	bf00      	nop
 8004108:	bf00      	nop
 800410a:	e7fd      	b.n	8004108 <xQueueGenericSendFromISR+0x128>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800410c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004110:	3301      	adds	r3, #1
 8004112:	b2db      	uxtb	r3, r3
 8004114:	b25a      	sxtb	r2, r3
 8004116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004118:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 800411c:	2301      	movs	r3, #1
 800411e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 8004120:	e001      	b.n	8004126 <xQueueGenericSendFromISR+0x146>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8004122:	2300      	movs	r3, #0
 8004124:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004128:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8004130:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8004132:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004134:	4618      	mov	r0, r3
 8004136:	3740      	adds	r7, #64	@ 0x40
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b08c      	sub	sp, #48	@ 0x30
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004148:	2300      	movs	r3, #0
 800414a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8004150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10b      	bne.n	800416e <xQueueReceive+0x32>
        __asm volatile
 8004156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800415a:	f383 8811 	msr	BASEPRI, r3
 800415e:	f3bf 8f6f 	isb	sy
 8004162:	f3bf 8f4f 	dsb	sy
 8004166:	623b      	str	r3, [r7, #32]
    }
 8004168:	bf00      	nop
 800416a:	bf00      	nop
 800416c:	e7fd      	b.n	800416a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d103      	bne.n	800417c <xQueueReceive+0x40>
 8004174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <xQueueReceive+0x44>
 800417c:	2301      	movs	r3, #1
 800417e:	e000      	b.n	8004182 <xQueueReceive+0x46>
 8004180:	2300      	movs	r3, #0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10b      	bne.n	800419e <xQueueReceive+0x62>
        __asm volatile
 8004186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800418a:	f383 8811 	msr	BASEPRI, r3
 800418e:	f3bf 8f6f 	isb	sy
 8004192:	f3bf 8f4f 	dsb	sy
 8004196:	61fb      	str	r3, [r7, #28]
    }
 8004198:	bf00      	nop
 800419a:	bf00      	nop
 800419c:	e7fd      	b.n	800419a <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800419e:	f001 f9db 	bl	8005558 <xTaskGetSchedulerState>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d102      	bne.n	80041ae <xQueueReceive+0x72>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <xQueueReceive+0x76>
 80041ae:	2301      	movs	r3, #1
 80041b0:	e000      	b.n	80041b4 <xQueueReceive+0x78>
 80041b2:	2300      	movs	r3, #0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10b      	bne.n	80041d0 <xQueueReceive+0x94>
        __asm volatile
 80041b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041bc:	f383 8811 	msr	BASEPRI, r3
 80041c0:	f3bf 8f6f 	isb	sy
 80041c4:	f3bf 8f4f 	dsb	sy
 80041c8:	61bb      	str	r3, [r7, #24]
    }
 80041ca:	bf00      	nop
 80041cc:	bf00      	nop
 80041ce:	e7fd      	b.n	80041cc <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80041d0:	f002 f9cc 	bl	800656c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d01f      	beq.n	8004220 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80041e0:	68b9      	ldr	r1, [r7, #8]
 80041e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80041e4:	f000 f988 	bl	80044f8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80041e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ea:	1e5a      	subs	r2, r3, #1
 80041ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ee:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00f      	beq.n	8004218 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fa:	3310      	adds	r3, #16
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 ff97 	bl	8005130 <xTaskRemoveFromEventList>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d007      	beq.n	8004218 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004208:	4b3c      	ldr	r3, [pc, #240]	@ (80042fc <xQueueReceive+0x1c0>)
 800420a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	f3bf 8f4f 	dsb	sy
 8004214:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004218:	f002 f9da 	bl	80065d0 <vPortExitCritical>
                return pdPASS;
 800421c:	2301      	movs	r3, #1
 800421e:	e069      	b.n	80042f4 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d103      	bne.n	800422e <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004226:	f002 f9d3 	bl	80065d0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800422a:	2300      	movs	r3, #0
 800422c:	e062      	b.n	80042f4 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800422e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004230:	2b00      	cmp	r3, #0
 8004232:	d106      	bne.n	8004242 <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004234:	f107 0310 	add.w	r3, r7, #16
 8004238:	4618      	mov	r0, r3
 800423a:	f001 f851 	bl	80052e0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800423e:	2301      	movs	r3, #1
 8004240:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004242:	f002 f9c5 	bl	80065d0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004246:	f000 fc79 	bl	8004b3c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800424a:	f002 f98f 	bl	800656c <vPortEnterCritical>
 800424e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004250:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004254:	b25b      	sxtb	r3, r3
 8004256:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800425a:	d103      	bne.n	8004264 <xQueueReceive+0x128>
 800425c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425e:	2200      	movs	r2, #0
 8004260:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004266:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800426a:	b25b      	sxtb	r3, r3
 800426c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004270:	d103      	bne.n	800427a <xQueueReceive+0x13e>
 8004272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800427a:	f002 f9a9 	bl	80065d0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800427e:	1d3a      	adds	r2, r7, #4
 8004280:	f107 0310 	add.w	r3, r7, #16
 8004284:	4611      	mov	r1, r2
 8004286:	4618      	mov	r0, r3
 8004288:	f001 f840 	bl	800530c <xTaskCheckForTimeOut>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d123      	bne.n	80042da <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004292:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004294:	f000 f9a8 	bl	80045e8 <prvIsQueueEmpty>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d017      	beq.n	80042ce <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800429e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a0:	3324      	adds	r3, #36	@ 0x24
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	4611      	mov	r1, r2
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 fed6 	bl	8005058 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80042ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042ae:	f000 f949 	bl	8004544 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80042b2:	f000 fc51 	bl	8004b58 <xTaskResumeAll>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d189      	bne.n	80041d0 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 80042bc:	4b0f      	ldr	r3, [pc, #60]	@ (80042fc <xQueueReceive+0x1c0>)
 80042be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042c2:	601a      	str	r2, [r3, #0]
 80042c4:	f3bf 8f4f 	dsb	sy
 80042c8:	f3bf 8f6f 	isb	sy
 80042cc:	e780      	b.n	80041d0 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80042ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042d0:	f000 f938 	bl	8004544 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80042d4:	f000 fc40 	bl	8004b58 <xTaskResumeAll>
 80042d8:	e77a      	b.n	80041d0 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80042da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042dc:	f000 f932 	bl	8004544 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80042e0:	f000 fc3a 	bl	8004b58 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042e6:	f000 f97f 	bl	80045e8 <prvIsQueueEmpty>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f43f af6f 	beq.w	80041d0 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80042f2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3730      	adds	r7, #48	@ 0x30
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	e000ed04 	.word	0xe000ed04

08004300 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b090      	sub	sp, #64	@ 0x40
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 8004310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004312:	2b00      	cmp	r3, #0
 8004314:	d10b      	bne.n	800432e <xQueueReceiveFromISR+0x2e>
        __asm volatile
 8004316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800431a:	f383 8811 	msr	BASEPRI, r3
 800431e:	f3bf 8f6f 	isb	sy
 8004322:	f3bf 8f4f 	dsb	sy
 8004326:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8004328:	bf00      	nop
 800432a:	bf00      	nop
 800432c:	e7fd      	b.n	800432a <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d103      	bne.n	800433c <xQueueReceiveFromISR+0x3c>
 8004334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004338:	2b00      	cmp	r3, #0
 800433a:	d101      	bne.n	8004340 <xQueueReceiveFromISR+0x40>
 800433c:	2301      	movs	r3, #1
 800433e:	e000      	b.n	8004342 <xQueueReceiveFromISR+0x42>
 8004340:	2300      	movs	r3, #0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d10b      	bne.n	800435e <xQueueReceiveFromISR+0x5e>
        __asm volatile
 8004346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800434a:	f383 8811 	msr	BASEPRI, r3
 800434e:	f3bf 8f6f 	isb	sy
 8004352:	f3bf 8f4f 	dsb	sy
 8004356:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8004358:	bf00      	nop
 800435a:	bf00      	nop
 800435c:	e7fd      	b.n	800435a <xQueueReceiveFromISR+0x5a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800435e:	f002 f9ed 	bl	800673c <vPortValidateInterruptPriority>
        __asm volatile
 8004362:	f3ef 8211 	mrs	r2, BASEPRI
 8004366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800436a:	f383 8811 	msr	BASEPRI, r3
 800436e:	f3bf 8f6f 	isb	sy
 8004372:	f3bf 8f4f 	dsb	sy
 8004376:	623a      	str	r2, [r7, #32]
 8004378:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 800437a:	6a3b      	ldr	r3, [r7, #32]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800437c:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800437e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004382:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004386:	2b00      	cmp	r3, #0
 8004388:	d03f      	beq.n	800440a <xQueueReceiveFromISR+0x10a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 800438a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800438c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004390:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004394:	68b9      	ldr	r1, [r7, #8]
 8004396:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004398:	f000 f8ae 	bl	80044f8 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800439c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800439e:	1e5a      	subs	r2, r3, #1
 80043a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043a2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 80043a4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80043a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043ac:	d112      	bne.n	80043d4 <xQueueReceiveFromISR+0xd4>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80043ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d026      	beq.n	8004404 <xQueueReceiveFromISR+0x104>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80043b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043b8:	3310      	adds	r3, #16
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 feb8 	bl	8005130 <xTaskRemoveFromEventList>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d01e      	beq.n	8004404 <xQueueReceiveFromISR+0x104>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d01b      	beq.n	8004404 <xQueueReceiveFromISR+0x104>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	601a      	str	r2, [r3, #0]
 80043d2:	e017      	b.n	8004404 <xQueueReceiveFromISR+0x104>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                configASSERT( cRxLock != queueINT8_MAX );
 80043d4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80043d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80043da:	d10b      	bne.n	80043f4 <xQueueReceiveFromISR+0xf4>
        __asm volatile
 80043dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043e0:	f383 8811 	msr	BASEPRI, r3
 80043e4:	f3bf 8f6f 	isb	sy
 80043e8:	f3bf 8f4f 	dsb	sy
 80043ec:	61bb      	str	r3, [r7, #24]
    }
 80043ee:	bf00      	nop
 80043f0:	bf00      	nop
 80043f2:	e7fd      	b.n	80043f0 <xQueueReceiveFromISR+0xf0>

                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80043f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043f8:	3301      	adds	r3, #1
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	b25a      	sxtb	r2, r3
 80043fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004400:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 8004404:	2301      	movs	r3, #1
 8004406:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004408:	e001      	b.n	800440e <xQueueReceiveFromISR+0x10e>
        }
        else
        {
            xReturn = pdFAIL;
 800440a:	2300      	movs	r3, #0
 800440c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800440e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004410:	617b      	str	r3, [r7, #20]
        __asm volatile
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f383 8811 	msr	BASEPRI, r3
    }
 8004418:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800441a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800441c:	4618      	mov	r0, r3
 800441e:	3740      	adds	r7, #64	@ 0x40
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8004430:	2300      	movs	r3, #0
 8004432:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004438:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10d      	bne.n	800445e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d14d      	bne.n	80044e6 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	4618      	mov	r0, r3
 8004450:	f001 f8a0 	bl	8005594 <xTaskPriorityDisinherit>
 8004454:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	609a      	str	r2, [r3, #8]
 800445c:	e043      	b.n	80044e6 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d119      	bne.n	8004498 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6858      	ldr	r0, [r3, #4]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446c:	461a      	mov	r2, r3
 800446e:	68b9      	ldr	r1, [r7, #8]
 8004470:	f002 fbd4 	bl	8006c1c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447c:	441a      	add	r2, r3
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	429a      	cmp	r2, r3
 800448c:	d32b      	bcc.n	80044e6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	605a      	str	r2, [r3, #4]
 8004496:	e026      	b.n	80044e6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	68d8      	ldr	r0, [r3, #12]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a0:	461a      	mov	r2, r3
 80044a2:	68b9      	ldr	r1, [r7, #8]
 80044a4:	f002 fbba 	bl	8006c1c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	68da      	ldr	r2, [r3, #12]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b0:	425b      	negs	r3, r3
 80044b2:	441a      	add	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	68da      	ldr	r2, [r3, #12]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d207      	bcs.n	80044d4 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	689a      	ldr	r2, [r3, #8]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044cc:	425b      	negs	r3, r3
 80044ce:	441a      	add	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d105      	bne.n	80044e6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	3b01      	subs	r3, #1
 80044e4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	1c5a      	adds	r2, r3, #1
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80044ee:	697b      	ldr	r3, [r7, #20]
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3718      	adds	r7, #24
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004506:	2b00      	cmp	r3, #0
 8004508:	d018      	beq.n	800453c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68da      	ldr	r2, [r3, #12]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004512:	441a      	add	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68da      	ldr	r2, [r3, #12]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	429a      	cmp	r2, r3
 8004522:	d303      	bcc.n	800452c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	68d9      	ldr	r1, [r3, #12]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004534:	461a      	mov	r2, r3
 8004536:	6838      	ldr	r0, [r7, #0]
 8004538:	f002 fb70 	bl	8006c1c <memcpy>
    }
}
 800453c:	bf00      	nop
 800453e:	3708      	adds	r7, #8
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b084      	sub	sp, #16
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800454c:	f002 f80e 	bl	800656c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004556:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004558:	e011      	b.n	800457e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	2b00      	cmp	r3, #0
 8004560:	d012      	beq.n	8004588 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	3324      	adds	r3, #36	@ 0x24
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fde2 	bl	8005130 <xTaskRemoveFromEventList>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d001      	beq.n	8004576 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8004572:	f000 ff33 	bl	80053dc <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004576:	7bfb      	ldrb	r3, [r7, #15]
 8004578:	3b01      	subs	r3, #1
 800457a:	b2db      	uxtb	r3, r3
 800457c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800457e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004582:	2b00      	cmp	r3, #0
 8004584:	dce9      	bgt.n	800455a <prvUnlockQueue+0x16>
 8004586:	e000      	b.n	800458a <prvUnlockQueue+0x46>
                        break;
 8004588:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	22ff      	movs	r2, #255	@ 0xff
 800458e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8004592:	f002 f81d 	bl	80065d0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004596:	f001 ffe9 	bl	800656c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045a0:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80045a2:	e011      	b.n	80045c8 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d012      	beq.n	80045d2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	3310      	adds	r3, #16
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 fdbd 	bl	8005130 <xTaskRemoveFromEventList>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d001      	beq.n	80045c0 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80045bc:	f000 ff0e 	bl	80053dc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80045c0:	7bbb      	ldrb	r3, [r7, #14]
 80045c2:	3b01      	subs	r3, #1
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80045c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	dce9      	bgt.n	80045a4 <prvUnlockQueue+0x60>
 80045d0:	e000      	b.n	80045d4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80045d2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	22ff      	movs	r2, #255	@ 0xff
 80045d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80045dc:	f001 fff8 	bl	80065d0 <vPortExitCritical>
}
 80045e0:	bf00      	nop
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80045f0:	f001 ffbc 	bl	800656c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d102      	bne.n	8004602 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80045fc:	2301      	movs	r3, #1
 80045fe:	60fb      	str	r3, [r7, #12]
 8004600:	e001      	b.n	8004606 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8004602:	2300      	movs	r3, #0
 8004604:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004606:	f001 ffe3 	bl	80065d0 <vPortExitCritical>

    return xReturn;
 800460a:	68fb      	ldr	r3, [r7, #12]
}
 800460c:	4618      	mov	r0, r3
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800461c:	f001 ffa6 	bl	800656c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004628:	429a      	cmp	r2, r3
 800462a:	d102      	bne.n	8004632 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800462c:	2301      	movs	r3, #1
 800462e:	60fb      	str	r3, [r7, #12]
 8004630:	e001      	b.n	8004636 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8004632:	2300      	movs	r3, #0
 8004634:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004636:	f001 ffcb 	bl	80065d0 <vPortExitCritical>

    return xReturn;
 800463a:	68fb      	ldr	r3, [r7, #12]
}
 800463c:	4618      	mov	r0, r3
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8004644:	b480      	push	{r7}
 8004646:	b087      	sub	sp, #28
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d10b      	bne.n	800466e <xQueueIsQueueFullFromISR+0x2a>
        __asm volatile
 8004656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800465a:	f383 8811 	msr	BASEPRI, r3
 800465e:	f3bf 8f6f 	isb	sy
 8004662:	f3bf 8f4f 	dsb	sy
 8004666:	60fb      	str	r3, [r7, #12]
    }
 8004668:	bf00      	nop
 800466a:	bf00      	nop
 800466c:	e7fd      	b.n	800466a <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004676:	429a      	cmp	r2, r3
 8004678:	d102      	bne.n	8004680 <xQueueIsQueueFullFromISR+0x3c>
    {
        xReturn = pdTRUE;
 800467a:	2301      	movs	r3, #1
 800467c:	617b      	str	r3, [r7, #20]
 800467e:	e001      	b.n	8004684 <xQueueIsQueueFullFromISR+0x40>
    }
    else
    {
        xReturn = pdFALSE;
 8004680:	2300      	movs	r3, #0
 8004682:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8004684:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004686:	4618      	mov	r0, r3
 8004688:	371c      	adds	r7, #28
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
	...

08004694 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8004694:	b480      	push	{r7}
 8004696:	b087      	sub	sp, #28
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        configASSERT( xQueue );
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d10b      	bne.n	80046bc <vQueueAddToRegistry+0x28>
        __asm volatile
 80046a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a8:	f383 8811 	msr	BASEPRI, r3
 80046ac:	f3bf 8f6f 	isb	sy
 80046b0:	f3bf 8f4f 	dsb	sy
 80046b4:	60fb      	str	r3, [r7, #12]
    }
 80046b6:	bf00      	nop
 80046b8:	bf00      	nop
 80046ba:	e7fd      	b.n	80046b8 <vQueueAddToRegistry+0x24>

        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80046bc:	2300      	movs	r3, #0
 80046be:	613b      	str	r3, [r7, #16]

        if( pcQueueName != NULL )
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d024      	beq.n	8004710 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046c6:	2300      	movs	r3, #0
 80046c8:	617b      	str	r3, [r7, #20]
 80046ca:	e01e      	b.n	800470a <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80046cc:	4a18      	ldr	r2, [pc, #96]	@ (8004730 <vQueueAddToRegistry+0x9c>)
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	00db      	lsls	r3, r3, #3
 80046d2:	4413      	add	r3, r2
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d105      	bne.n	80046e8 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	00db      	lsls	r3, r3, #3
 80046e0:	4a13      	ldr	r2, [pc, #76]	@ (8004730 <vQueueAddToRegistry+0x9c>)
 80046e2:	4413      	add	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]
                    break;
 80046e6:	e013      	b.n	8004710 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10a      	bne.n	8004704 <vQueueAddToRegistry+0x70>
 80046ee:	4a10      	ldr	r2, [pc, #64]	@ (8004730 <vQueueAddToRegistry+0x9c>)
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d104      	bne.n	8004704 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	00db      	lsls	r3, r3, #3
 80046fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004730 <vQueueAddToRegistry+0x9c>)
 8004700:	4413      	add	r3, r2
 8004702:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	3301      	adds	r3, #1
 8004708:	617b      	str	r3, [r7, #20]
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2b07      	cmp	r3, #7
 800470e:	d9dd      	bls.n	80046cc <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d005      	beq.n	8004722 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	683a      	ldr	r2, [r7, #0]
 800471a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8004722:	bf00      	nop
 8004724:	371c      	adds	r7, #28
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	20000108 	.word	0x20000108

08004734 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004744:	f001 ff12 	bl	800656c <vPortEnterCritical>
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800474e:	b25b      	sxtb	r3, r3
 8004750:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004754:	d103      	bne.n	800475e <vQueueWaitForMessageRestricted+0x2a>
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004764:	b25b      	sxtb	r3, r3
 8004766:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800476a:	d103      	bne.n	8004774 <vQueueWaitForMessageRestricted+0x40>
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004774:	f001 ff2c 	bl	80065d0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800477c:	2b00      	cmp	r3, #0
 800477e:	d106      	bne.n	800478e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	3324      	adds	r3, #36	@ 0x24
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	68b9      	ldr	r1, [r7, #8]
 8004788:	4618      	mov	r0, r3
 800478a:	f000 fc8b 	bl	80050a4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800478e:	6978      	ldr	r0, [r7, #20]
 8004790:	f7ff fed8 	bl	8004544 <prvUnlockQueue>
    }
 8004794:	bf00      	nop
 8004796:	3718      	adds	r7, #24
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800479c:	b580      	push	{r7, lr}
 800479e:	b08c      	sub	sp, #48	@ 0x30
 80047a0:	af04      	add	r7, sp, #16
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	603b      	str	r3, [r7, #0]
 80047a8:	4613      	mov	r3, r2
 80047aa:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80047ac:	88fb      	ldrh	r3, [r7, #6]
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	4618      	mov	r0, r3
 80047b2:	f002 f805 	bl	80067c0 <pvPortMalloc>
 80047b6:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00e      	beq.n	80047dc <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80047be:	2058      	movs	r0, #88	@ 0x58
 80047c0:	f001 fffe 	bl	80067c0 <pvPortMalloc>
 80047c4:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80047d2:	e005      	b.n	80047e0 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 80047d4:	6978      	ldr	r0, [r7, #20]
 80047d6:	f002 f8d5 	bl	8006984 <vPortFree>
 80047da:	e001      	b.n	80047e0 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80047dc:	2300      	movs	r3, #0
 80047de:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d013      	beq.n	800480e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80047e6:	88fa      	ldrh	r2, [r7, #6]
 80047e8:	2300      	movs	r3, #0
 80047ea:	9303      	str	r3, [sp, #12]
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	9302      	str	r3, [sp, #8]
 80047f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f2:	9301      	str	r3, [sp, #4]
 80047f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f6:	9300      	str	r3, [sp, #0]
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	68b9      	ldr	r1, [r7, #8]
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f000 f80e 	bl	800481e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8004802:	69f8      	ldr	r0, [r7, #28]
 8004804:	f000 f8b2 	bl	800496c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004808:	2301      	movs	r3, #1
 800480a:	61bb      	str	r3, [r7, #24]
 800480c:	e002      	b.n	8004814 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800480e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004812:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8004814:	69bb      	ldr	r3, [r7, #24]
    }
 8004816:	4618      	mov	r0, r3
 8004818:	3720      	adds	r7, #32
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b088      	sub	sp, #32
 8004822:	af00      	add	r7, sp, #0
 8004824:	60f8      	str	r0, [r7, #12]
 8004826:	60b9      	str	r1, [r7, #8]
 8004828:	607a      	str	r2, [r7, #4]
 800482a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800482c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800482e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	461a      	mov	r2, r3
 8004836:	21a5      	movs	r1, #165	@ 0xa5
 8004838:	f002 f9c4 	bl	8006bc4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800483c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004846:	3b01      	subs	r3, #1
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	4413      	add	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	f023 0307 	bic.w	r3, r3, #7
 8004854:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	f003 0307 	and.w	r3, r3, #7
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00b      	beq.n	8004878 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8004860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004864:	f383 8811 	msr	BASEPRI, r3
 8004868:	f3bf 8f6f 	isb	sy
 800486c:	f3bf 8f4f 	dsb	sy
 8004870:	617b      	str	r3, [r7, #20]
    }
 8004872:	bf00      	nop
 8004874:	bf00      	nop
 8004876:	e7fd      	b.n	8004874 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d01f      	beq.n	80048be <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800487e:	2300      	movs	r3, #0
 8004880:	61fb      	str	r3, [r7, #28]
 8004882:	e012      	b.n	80048aa <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004884:	68ba      	ldr	r2, [r7, #8]
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	4413      	add	r3, r2
 800488a:	7819      	ldrb	r1, [r3, #0]
 800488c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	4413      	add	r3, r2
 8004892:	3334      	adds	r3, #52	@ 0x34
 8004894:	460a      	mov	r2, r1
 8004896:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004898:	68ba      	ldr	r2, [r7, #8]
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	4413      	add	r3, r2
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d006      	beq.n	80048b2 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	3301      	adds	r3, #1
 80048a8:	61fb      	str	r3, [r7, #28]
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	2b09      	cmp	r3, #9
 80048ae:	d9e9      	bls.n	8004884 <prvInitialiseNewTask+0x66>
 80048b0:	e000      	b.n	80048b4 <prvInitialiseNewTask+0x96>
            {
                break;
 80048b2:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80048b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b6:	2200      	movs	r2, #0
 80048b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80048bc:	e003      	b.n	80048c6 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80048be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80048c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c8:	2b04      	cmp	r3, #4
 80048ca:	d90b      	bls.n	80048e4 <prvInitialiseNewTask+0xc6>
        __asm volatile
 80048cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d0:	f383 8811 	msr	BASEPRI, r3
 80048d4:	f3bf 8f6f 	isb	sy
 80048d8:	f3bf 8f4f 	dsb	sy
 80048dc:	613b      	str	r3, [r7, #16]
    }
 80048de:	bf00      	nop
 80048e0:	bf00      	nop
 80048e2:	e7fd      	b.n	80048e0 <prvInitialiseNewTask+0xc2>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80048e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d901      	bls.n	80048ee <prvInitialiseNewTask+0xd0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80048ea:	2304      	movs	r3, #4
 80048ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80048ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80048f2:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80048f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80048f8:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80048fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048fc:	2200      	movs	r2, #0
 80048fe:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004902:	3304      	adds	r3, #4
 8004904:	4618      	mov	r0, r3
 8004906:	f7ff f8f5 	bl	8003af4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800490a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800490c:	3318      	adds	r3, #24
 800490e:	4618      	mov	r0, r3
 8004910:	f7ff f8f0 	bl	8003af4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004916:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004918:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800491a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800491c:	f1c3 0205 	rsb	r2, r3, #5
 8004920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004922:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004926:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004928:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800492a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492c:	3350      	adds	r3, #80	@ 0x50
 800492e:	2204      	movs	r2, #4
 8004930:	2100      	movs	r1, #0
 8004932:	4618      	mov	r0, r3
 8004934:	f002 f946 	bl	8006bc4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8004938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493a:	3354      	adds	r3, #84	@ 0x54
 800493c:	2201      	movs	r2, #1
 800493e:	2100      	movs	r1, #0
 8004940:	4618      	mov	r0, r3
 8004942:	f002 f93f 	bl	8006bc4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004946:	683a      	ldr	r2, [r7, #0]
 8004948:	68f9      	ldr	r1, [r7, #12]
 800494a:	69b8      	ldr	r0, [r7, #24]
 800494c:	f001 fcda 	bl	8006304 <pxPortInitialiseStack>
 8004950:	4602      	mov	r2, r0
 8004952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004954:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004958:	2b00      	cmp	r3, #0
 800495a:	d002      	beq.n	8004962 <prvInitialiseNewTask+0x144>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800495c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800495e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004960:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004962:	bf00      	nop
 8004964:	3720      	adds	r7, #32
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
	...

0800496c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8004974:	f001 fdfa 	bl	800656c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004978:	4b40      	ldr	r3, [pc, #256]	@ (8004a7c <prvAddNewTaskToReadyList+0x110>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	3301      	adds	r3, #1
 800497e:	4a3f      	ldr	r2, [pc, #252]	@ (8004a7c <prvAddNewTaskToReadyList+0x110>)
 8004980:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8004982:	4b3f      	ldr	r3, [pc, #252]	@ (8004a80 <prvAddNewTaskToReadyList+0x114>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d109      	bne.n	800499e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800498a:	4a3d      	ldr	r2, [pc, #244]	@ (8004a80 <prvAddNewTaskToReadyList+0x114>)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004990:	4b3a      	ldr	r3, [pc, #232]	@ (8004a7c <prvAddNewTaskToReadyList+0x110>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d110      	bne.n	80049ba <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004998:	f000 fd44 	bl	8005424 <prvInitialiseTaskLists>
 800499c:	e00d      	b.n	80049ba <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800499e:	4b39      	ldr	r3, [pc, #228]	@ (8004a84 <prvAddNewTaskToReadyList+0x118>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d109      	bne.n	80049ba <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80049a6:	4b36      	ldr	r3, [pc, #216]	@ (8004a80 <prvAddNewTaskToReadyList+0x114>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d802      	bhi.n	80049ba <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80049b4:	4a32      	ldr	r2, [pc, #200]	@ (8004a80 <prvAddNewTaskToReadyList+0x114>)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80049ba:	4b33      	ldr	r3, [pc, #204]	@ (8004a88 <prvAddNewTaskToReadyList+0x11c>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	3301      	adds	r3, #1
 80049c0:	4a31      	ldr	r2, [pc, #196]	@ (8004a88 <prvAddNewTaskToReadyList+0x11c>)
 80049c2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80049c4:	4b30      	ldr	r3, [pc, #192]	@ (8004a88 <prvAddNewTaskToReadyList+0x11c>)
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d0:	2201      	movs	r2, #1
 80049d2:	409a      	lsls	r2, r3
 80049d4:	4b2d      	ldr	r3, [pc, #180]	@ (8004a8c <prvAddNewTaskToReadyList+0x120>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4313      	orrs	r3, r2
 80049da:	4a2c      	ldr	r2, [pc, #176]	@ (8004a8c <prvAddNewTaskToReadyList+0x120>)
 80049dc:	6013      	str	r3, [r2, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049e2:	492b      	ldr	r1, [pc, #172]	@ (8004a90 <prvAddNewTaskToReadyList+0x124>)
 80049e4:	4613      	mov	r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	4413      	add	r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	440b      	add	r3, r1
 80049ee:	3304      	adds	r3, #4
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	60fb      	str	r3, [r7, #12]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	609a      	str	r2, [r3, #8]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	60da      	str	r2, [r3, #12]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	3204      	adds	r2, #4
 8004a0a:	605a      	str	r2, [r3, #4]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	1d1a      	adds	r2, r3, #4
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	609a      	str	r2, [r3, #8]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a18:	4613      	mov	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4413      	add	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	4a1b      	ldr	r2, [pc, #108]	@ (8004a90 <prvAddNewTaskToReadyList+0x124>)
 8004a22:	441a      	add	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	615a      	str	r2, [r3, #20]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a2c:	4918      	ldr	r1, [pc, #96]	@ (8004a90 <prvAddNewTaskToReadyList+0x124>)
 8004a2e:	4613      	mov	r3, r2
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	4413      	add	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	440b      	add	r3, r1
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	1c59      	adds	r1, r3, #1
 8004a3c:	4814      	ldr	r0, [pc, #80]	@ (8004a90 <prvAddNewTaskToReadyList+0x124>)
 8004a3e:	4613      	mov	r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	4413      	add	r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	4403      	add	r3, r0
 8004a48:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8004a4a:	f001 fdc1 	bl	80065d0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8004a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a84 <prvAddNewTaskToReadyList+0x118>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00e      	beq.n	8004a74 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004a56:	4b0a      	ldr	r3, [pc, #40]	@ (8004a80 <prvAddNewTaskToReadyList+0x114>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d207      	bcs.n	8004a74 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8004a64:	4b0b      	ldr	r3, [pc, #44]	@ (8004a94 <prvAddNewTaskToReadyList+0x128>)
 8004a66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a6a:	601a      	str	r2, [r3, #0]
 8004a6c:	f3bf 8f4f 	dsb	sy
 8004a70:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004a74:	bf00      	nop
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	20000220 	.word	0x20000220
 8004a80:	20000148 	.word	0x20000148
 8004a84:	2000022c 	.word	0x2000022c
 8004a88:	2000023c 	.word	0x2000023c
 8004a8c:	20000228 	.word	0x20000228
 8004a90:	2000014c 	.word	0x2000014c
 8004a94:	e000ed04 	.word	0xe000ed04

08004a98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b086      	sub	sp, #24
 8004a9c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8004a9e:	4b20      	ldr	r3, [pc, #128]	@ (8004b20 <vTaskStartScheduler+0x88>)
 8004aa0:	9301      	str	r3, [sp, #4]
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	2282      	movs	r2, #130	@ 0x82
 8004aaa:	491e      	ldr	r1, [pc, #120]	@ (8004b24 <vTaskStartScheduler+0x8c>)
 8004aac:	481e      	ldr	r0, [pc, #120]	@ (8004b28 <vTaskStartScheduler+0x90>)
 8004aae:	f7ff fe75 	bl	800479c <xTaskCreate>
 8004ab2:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d102      	bne.n	8004ac0 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8004aba:	f001 f997 	bl	8005dec <xTimerCreateTimerTask>
 8004abe:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d116      	bne.n	8004af4 <vTaskStartScheduler+0x5c>
        __asm volatile
 8004ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aca:	f383 8811 	msr	BASEPRI, r3
 8004ace:	f3bf 8f6f 	isb	sy
 8004ad2:	f3bf 8f4f 	dsb	sy
 8004ad6:	60bb      	str	r3, [r7, #8]
    }
 8004ad8:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8004ada:	4b14      	ldr	r3, [pc, #80]	@ (8004b2c <vTaskStartScheduler+0x94>)
 8004adc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ae0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004ae2:	4b13      	ldr	r3, [pc, #76]	@ (8004b30 <vTaskStartScheduler+0x98>)
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004ae8:	4b12      	ldr	r3, [pc, #72]	@ (8004b34 <vTaskStartScheduler+0x9c>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8004aee:	f001 fc99 	bl	8006424 <xPortStartScheduler>
 8004af2:	e00f      	b.n	8004b14 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004afa:	d10b      	bne.n	8004b14 <vTaskStartScheduler+0x7c>
        __asm volatile
 8004afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b00:	f383 8811 	msr	BASEPRI, r3
 8004b04:	f3bf 8f6f 	isb	sy
 8004b08:	f3bf 8f4f 	dsb	sy
 8004b0c:	607b      	str	r3, [r7, #4]
    }
 8004b0e:	bf00      	nop
 8004b10:	bf00      	nop
 8004b12:	e7fd      	b.n	8004b10 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004b14:	4b08      	ldr	r3, [pc, #32]	@ (8004b38 <vTaskStartScheduler+0xa0>)
 8004b16:	681b      	ldr	r3, [r3, #0]
}
 8004b18:	bf00      	nop
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	20000244 	.word	0x20000244
 8004b24:	08006d0c 	.word	0x08006d0c
 8004b28:	080053f5 	.word	0x080053f5
 8004b2c:	20000240 	.word	0x20000240
 8004b30:	2000022c 	.word	0x2000022c
 8004b34:	20000224 	.word	0x20000224
 8004b38:	2000000c 	.word	0x2000000c

08004b3c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8004b40:	4b04      	ldr	r3, [pc, #16]	@ (8004b54 <vTaskSuspendAll+0x18>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	3301      	adds	r3, #1
 8004b46:	4a03      	ldr	r2, [pc, #12]	@ (8004b54 <vTaskSuspendAll+0x18>)
 8004b48:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8004b4a:	bf00      	nop
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr
 8004b54:	20000248 	.word	0x20000248

08004b58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b088      	sub	sp, #32
 8004b5c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004b62:	2300      	movs	r3, #0
 8004b64:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8004b66:	4b71      	ldr	r3, [pc, #452]	@ (8004d2c <xTaskResumeAll+0x1d4>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10b      	bne.n	8004b86 <xTaskResumeAll+0x2e>
        __asm volatile
 8004b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b72:	f383 8811 	msr	BASEPRI, r3
 8004b76:	f3bf 8f6f 	isb	sy
 8004b7a:	f3bf 8f4f 	dsb	sy
 8004b7e:	607b      	str	r3, [r7, #4]
    }
 8004b80:	bf00      	nop
 8004b82:	bf00      	nop
 8004b84:	e7fd      	b.n	8004b82 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8004b86:	f001 fcf1 	bl	800656c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8004b8a:	4b68      	ldr	r3, [pc, #416]	@ (8004d2c <xTaskResumeAll+0x1d4>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	4a66      	ldr	r2, [pc, #408]	@ (8004d2c <xTaskResumeAll+0x1d4>)
 8004b92:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b94:	4b65      	ldr	r3, [pc, #404]	@ (8004d2c <xTaskResumeAll+0x1d4>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f040 80c0 	bne.w	8004d1e <xTaskResumeAll+0x1c6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004b9e:	4b64      	ldr	r3, [pc, #400]	@ (8004d30 <xTaskResumeAll+0x1d8>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f000 80bb 	beq.w	8004d1e <xTaskResumeAll+0x1c6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ba8:	e08a      	b.n	8004cc0 <xTaskResumeAll+0x168>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004baa:	4b62      	ldr	r3, [pc, #392]	@ (8004d34 <xTaskResumeAll+0x1dc>)
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb6:	613b      	str	r3, [r7, #16]
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	69db      	ldr	r3, [r3, #28]
 8004bbc:	69fa      	ldr	r2, [r7, #28]
 8004bbe:	6a12      	ldr	r2, [r2, #32]
 8004bc0:	609a      	str	r2, [r3, #8]
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	69fa      	ldr	r2, [r7, #28]
 8004bc8:	69d2      	ldr	r2, [r2, #28]
 8004bca:	605a      	str	r2, [r3, #4]
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	685a      	ldr	r2, [r3, #4]
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	3318      	adds	r3, #24
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d103      	bne.n	8004be0 <xTaskResumeAll+0x88>
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	6a1a      	ldr	r2, [r3, #32]
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	605a      	str	r2, [r3, #4]
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	2200      	movs	r2, #0
 8004be4:	629a      	str	r2, [r3, #40]	@ 0x28
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	1e5a      	subs	r2, r3, #1
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	60fb      	str	r3, [r7, #12]
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	69fa      	ldr	r2, [r7, #28]
 8004bfc:	68d2      	ldr	r2, [r2, #12]
 8004bfe:	609a      	str	r2, [r3, #8]
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	69fa      	ldr	r2, [r7, #28]
 8004c06:	6892      	ldr	r2, [r2, #8]
 8004c08:	605a      	str	r2, [r3, #4]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	3304      	adds	r3, #4
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d103      	bne.n	8004c1e <xTaskResumeAll+0xc6>
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	68da      	ldr	r2, [r3, #12]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	605a      	str	r2, [r3, #4]
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	2200      	movs	r2, #0
 8004c22:	615a      	str	r2, [r3, #20]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	1e5a      	subs	r2, r3, #1
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c32:	2201      	movs	r2, #1
 8004c34:	409a      	lsls	r2, r3
 8004c36:	4b40      	ldr	r3, [pc, #256]	@ (8004d38 <xTaskResumeAll+0x1e0>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	4a3e      	ldr	r2, [pc, #248]	@ (8004d38 <xTaskResumeAll+0x1e0>)
 8004c3e:	6013      	str	r3, [r2, #0]
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c44:	493d      	ldr	r1, [pc, #244]	@ (8004d3c <xTaskResumeAll+0x1e4>)
 8004c46:	4613      	mov	r3, r2
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	4413      	add	r3, r2
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	440b      	add	r3, r1
 8004c50:	3304      	adds	r3, #4
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	60bb      	str	r3, [r7, #8]
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	609a      	str	r2, [r3, #8]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	60da      	str	r2, [r3, #12]
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	69fa      	ldr	r2, [r7, #28]
 8004c6a:	3204      	adds	r2, #4
 8004c6c:	605a      	str	r2, [r3, #4]
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	1d1a      	adds	r2, r3, #4
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	609a      	str	r2, [r3, #8]
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	4413      	add	r3, r2
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	4a2e      	ldr	r2, [pc, #184]	@ (8004d3c <xTaskResumeAll+0x1e4>)
 8004c84:	441a      	add	r2, r3
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	615a      	str	r2, [r3, #20]
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c8e:	492b      	ldr	r1, [pc, #172]	@ (8004d3c <xTaskResumeAll+0x1e4>)
 8004c90:	4613      	mov	r3, r2
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	4413      	add	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	1c59      	adds	r1, r3, #1
 8004c9e:	4827      	ldr	r0, [pc, #156]	@ (8004d3c <xTaskResumeAll+0x1e4>)
 8004ca0:	4613      	mov	r3, r2
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	4413      	add	r3, r2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4403      	add	r3, r0
 8004caa:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cb0:	4b23      	ldr	r3, [pc, #140]	@ (8004d40 <xTaskResumeAll+0x1e8>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d302      	bcc.n	8004cc0 <xTaskResumeAll+0x168>
                    {
                        xYieldPending = pdTRUE;
 8004cba:	4b22      	ldr	r3, [pc, #136]	@ (8004d44 <xTaskResumeAll+0x1ec>)
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cc0:	4b1c      	ldr	r3, [pc, #112]	@ (8004d34 <xTaskResumeAll+0x1dc>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f47f af70 	bne.w	8004baa <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <xTaskResumeAll+0x17c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004cd0:	f000 fc26 	bl	8005520 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004cd4:	4b1c      	ldr	r3, [pc, #112]	@ (8004d48 <xTaskResumeAll+0x1f0>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d010      	beq.n	8004d02 <xTaskResumeAll+0x1aa>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8004ce0:	f000 f846 	bl	8004d70 <xTaskIncrementTick>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d002      	beq.n	8004cf0 <xTaskResumeAll+0x198>
                            {
                                xYieldPending = pdTRUE;
 8004cea:	4b16      	ldr	r3, [pc, #88]	@ (8004d44 <xTaskResumeAll+0x1ec>)
 8004cec:	2201      	movs	r2, #1
 8004cee:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1f1      	bne.n	8004ce0 <xTaskResumeAll+0x188>

                        xPendedTicks = 0;
 8004cfc:	4b12      	ldr	r3, [pc, #72]	@ (8004d48 <xTaskResumeAll+0x1f0>)
 8004cfe:	2200      	movs	r2, #0
 8004d00:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8004d02:	4b10      	ldr	r3, [pc, #64]	@ (8004d44 <xTaskResumeAll+0x1ec>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d009      	beq.n	8004d1e <xTaskResumeAll+0x1c6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	61bb      	str	r3, [r7, #24]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8004d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8004d4c <xTaskResumeAll+0x1f4>)
 8004d10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	f3bf 8f4f 	dsb	sy
 8004d1a:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004d1e:	f001 fc57 	bl	80065d0 <vPortExitCritical>

    return xAlreadyYielded;
 8004d22:	69bb      	ldr	r3, [r7, #24]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3720      	adds	r7, #32
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	20000248 	.word	0x20000248
 8004d30:	20000220 	.word	0x20000220
 8004d34:	200001e0 	.word	0x200001e0
 8004d38:	20000228 	.word	0x20000228
 8004d3c:	2000014c 	.word	0x2000014c
 8004d40:	20000148 	.word	0x20000148
 8004d44:	20000234 	.word	0x20000234
 8004d48:	20000230 	.word	0x20000230
 8004d4c:	e000ed04 	.word	0xe000ed04

08004d50 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004d56:	4b05      	ldr	r3, [pc, #20]	@ (8004d6c <xTaskGetTickCount+0x1c>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8004d5c:	687b      	ldr	r3, [r7, #4]
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	370c      	adds	r7, #12
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	20000224 	.word	0x20000224

08004d70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b08a      	sub	sp, #40	@ 0x28
 8004d74:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004d76:	2300      	movs	r3, #0
 8004d78:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d7a:	4b7e      	ldr	r3, [pc, #504]	@ (8004f74 <xTaskIncrementTick+0x204>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	f040 80ed 	bne.w	8004f5e <xTaskIncrementTick+0x1ee>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004d84:	4b7c      	ldr	r3, [pc, #496]	@ (8004f78 <xTaskIncrementTick+0x208>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	3301      	adds	r3, #1
 8004d8a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004d8c:	4a7a      	ldr	r2, [pc, #488]	@ (8004f78 <xTaskIncrementTick+0x208>)
 8004d8e:	6a3b      	ldr	r3, [r7, #32]
 8004d90:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004d92:	6a3b      	ldr	r3, [r7, #32]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d121      	bne.n	8004ddc <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8004d98:	4b78      	ldr	r3, [pc, #480]	@ (8004f7c <xTaskIncrementTick+0x20c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00b      	beq.n	8004dba <xTaskIncrementTick+0x4a>
        __asm volatile
 8004da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da6:	f383 8811 	msr	BASEPRI, r3
 8004daa:	f3bf 8f6f 	isb	sy
 8004dae:	f3bf 8f4f 	dsb	sy
 8004db2:	607b      	str	r3, [r7, #4]
    }
 8004db4:	bf00      	nop
 8004db6:	bf00      	nop
 8004db8:	e7fd      	b.n	8004db6 <xTaskIncrementTick+0x46>
 8004dba:	4b70      	ldr	r3, [pc, #448]	@ (8004f7c <xTaskIncrementTick+0x20c>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	61fb      	str	r3, [r7, #28]
 8004dc0:	4b6f      	ldr	r3, [pc, #444]	@ (8004f80 <xTaskIncrementTick+0x210>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a6d      	ldr	r2, [pc, #436]	@ (8004f7c <xTaskIncrementTick+0x20c>)
 8004dc6:	6013      	str	r3, [r2, #0]
 8004dc8:	4a6d      	ldr	r2, [pc, #436]	@ (8004f80 <xTaskIncrementTick+0x210>)
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	6013      	str	r3, [r2, #0]
 8004dce:	4b6d      	ldr	r3, [pc, #436]	@ (8004f84 <xTaskIncrementTick+0x214>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	4a6b      	ldr	r2, [pc, #428]	@ (8004f84 <xTaskIncrementTick+0x214>)
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	f000 fba2 	bl	8005520 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004ddc:	4b6a      	ldr	r3, [pc, #424]	@ (8004f88 <xTaskIncrementTick+0x218>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6a3a      	ldr	r2, [r7, #32]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	f0c0 80a6 	bcc.w	8004f34 <xTaskIncrementTick+0x1c4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004de8:	4b64      	ldr	r3, [pc, #400]	@ (8004f7c <xTaskIncrementTick+0x20c>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d104      	bne.n	8004dfc <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004df2:	4b65      	ldr	r3, [pc, #404]	@ (8004f88 <xTaskIncrementTick+0x218>)
 8004df4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004df8:	601a      	str	r2, [r3, #0]
                    break;
 8004dfa:	e09b      	b.n	8004f34 <xTaskIncrementTick+0x1c4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dfc:	4b5f      	ldr	r3, [pc, #380]	@ (8004f7c <xTaskIncrementTick+0x20c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8004e0c:	6a3a      	ldr	r2, [r7, #32]
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d203      	bcs.n	8004e1c <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004e14:	4a5c      	ldr	r2, [pc, #368]	@ (8004f88 <xTaskIncrementTick+0x218>)
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8004e1a:	e08b      	b.n	8004f34 <xTaskIncrementTick+0x1c4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	695b      	ldr	r3, [r3, #20]
 8004e20:	613b      	str	r3, [r7, #16]
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	68d2      	ldr	r2, [r2, #12]
 8004e2a:	609a      	str	r2, [r3, #8]
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	69ba      	ldr	r2, [r7, #24]
 8004e32:	6892      	ldr	r2, [r2, #8]
 8004e34:	605a      	str	r2, [r3, #4]
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	685a      	ldr	r2, [r3, #4]
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	3304      	adds	r3, #4
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d103      	bne.n	8004e4a <xTaskIncrementTick+0xda>
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	68da      	ldr	r2, [r3, #12]
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	605a      	str	r2, [r3, #4]
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	615a      	str	r2, [r3, #20]
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	1e5a      	subs	r2, r3, #1
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d01e      	beq.n	8004ea0 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	69db      	ldr	r3, [r3, #28]
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	6a12      	ldr	r2, [r2, #32]
 8004e70:	609a      	str	r2, [r3, #8]
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	6a1b      	ldr	r3, [r3, #32]
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	69d2      	ldr	r2, [r2, #28]
 8004e7a:	605a      	str	r2, [r3, #4]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	685a      	ldr	r2, [r3, #4]
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	3318      	adds	r3, #24
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d103      	bne.n	8004e90 <xTaskIncrementTick+0x120>
 8004e88:	69bb      	ldr	r3, [r7, #24]
 8004e8a:	6a1a      	ldr	r2, [r3, #32]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	605a      	str	r2, [r3, #4]
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	2200      	movs	r2, #0
 8004e94:	629a      	str	r2, [r3, #40]	@ 0x28
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	1e5a      	subs	r2, r3, #1
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	409a      	lsls	r2, r3
 8004ea8:	4b38      	ldr	r3, [pc, #224]	@ (8004f8c <xTaskIncrementTick+0x21c>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	4a37      	ldr	r2, [pc, #220]	@ (8004f8c <xTaskIncrementTick+0x21c>)
 8004eb0:	6013      	str	r3, [r2, #0]
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eb6:	4936      	ldr	r1, [pc, #216]	@ (8004f90 <xTaskIncrementTick+0x220>)
 8004eb8:	4613      	mov	r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	3304      	adds	r3, #4
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	60bb      	str	r3, [r7, #8]
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	68ba      	ldr	r2, [r7, #8]
 8004ecc:	609a      	str	r2, [r3, #8]
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	689a      	ldr	r2, [r3, #8]
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	60da      	str	r2, [r3, #12]
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	69ba      	ldr	r2, [r7, #24]
 8004edc:	3204      	adds	r2, #4
 8004ede:	605a      	str	r2, [r3, #4]
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	1d1a      	adds	r2, r3, #4
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	609a      	str	r2, [r3, #8]
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eec:	4613      	mov	r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	4413      	add	r3, r2
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	4a26      	ldr	r2, [pc, #152]	@ (8004f90 <xTaskIncrementTick+0x220>)
 8004ef6:	441a      	add	r2, r3
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	615a      	str	r2, [r3, #20]
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f00:	4923      	ldr	r1, [pc, #140]	@ (8004f90 <xTaskIncrementTick+0x220>)
 8004f02:	4613      	mov	r3, r2
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	4413      	add	r3, r2
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	440b      	add	r3, r1
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	1c59      	adds	r1, r3, #1
 8004f10:	481f      	ldr	r0, [pc, #124]	@ (8004f90 <xTaskIncrementTick+0x220>)
 8004f12:	4613      	mov	r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	4413      	add	r3, r2
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	4403      	add	r3, r0
 8004f1c:	6019      	str	r1, [r3, #0]
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f22:	4b1c      	ldr	r3, [pc, #112]	@ (8004f94 <xTaskIncrementTick+0x224>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	f4ff af5d 	bcc.w	8004de8 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f32:	e759      	b.n	8004de8 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004f34:	4b17      	ldr	r3, [pc, #92]	@ (8004f94 <xTaskIncrementTick+0x224>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f3a:	4915      	ldr	r1, [pc, #84]	@ (8004f90 <xTaskIncrementTick+0x220>)
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	4413      	add	r3, r2
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	440b      	add	r3, r1
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d901      	bls.n	8004f50 <xTaskIncrementTick+0x1e0>
                {
                    xSwitchRequired = pdTRUE;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8004f50:	4b11      	ldr	r3, [pc, #68]	@ (8004f98 <xTaskIncrementTick+0x228>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d007      	beq.n	8004f68 <xTaskIncrementTick+0x1f8>
                {
                    xSwitchRequired = pdTRUE;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f5c:	e004      	b.n	8004f68 <xTaskIncrementTick+0x1f8>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f9c <xTaskIncrementTick+0x22c>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	3301      	adds	r3, #1
 8004f64:	4a0d      	ldr	r2, [pc, #52]	@ (8004f9c <xTaskIncrementTick+0x22c>)
 8004f66:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8004f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3728      	adds	r7, #40	@ 0x28
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	20000248 	.word	0x20000248
 8004f78:	20000224 	.word	0x20000224
 8004f7c:	200001d8 	.word	0x200001d8
 8004f80:	200001dc 	.word	0x200001dc
 8004f84:	20000238 	.word	0x20000238
 8004f88:	20000240 	.word	0x20000240
 8004f8c:	20000228 	.word	0x20000228
 8004f90:	2000014c 	.word	0x2000014c
 8004f94:	20000148 	.word	0x20000148
 8004f98:	20000234 	.word	0x20000234
 8004f9c:	20000230 	.word	0x20000230

08004fa0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b087      	sub	sp, #28
 8004fa4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004fa6:	4b27      	ldr	r3, [pc, #156]	@ (8005044 <vTaskSwitchContext+0xa4>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d003      	beq.n	8004fb6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8004fae:	4b26      	ldr	r3, [pc, #152]	@ (8005048 <vTaskSwitchContext+0xa8>)
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8004fb4:	e040      	b.n	8005038 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 8004fb6:	4b24      	ldr	r3, [pc, #144]	@ (8005048 <vTaskSwitchContext+0xa8>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fbc:	4b23      	ldr	r3, [pc, #140]	@ (800504c <vTaskSwitchContext+0xac>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	fab3 f383 	clz	r3, r3
 8004fc8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8004fca:	7afb      	ldrb	r3, [r7, #11]
 8004fcc:	f1c3 031f 	rsb	r3, r3, #31
 8004fd0:	617b      	str	r3, [r7, #20]
 8004fd2:	491f      	ldr	r1, [pc, #124]	@ (8005050 <vTaskSwitchContext+0xb0>)
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	4613      	mov	r3, r2
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	4413      	add	r3, r2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	440b      	add	r3, r1
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10b      	bne.n	8004ffe <vTaskSwitchContext+0x5e>
        __asm volatile
 8004fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fea:	f383 8811 	msr	BASEPRI, r3
 8004fee:	f3bf 8f6f 	isb	sy
 8004ff2:	f3bf 8f4f 	dsb	sy
 8004ff6:	607b      	str	r3, [r7, #4]
    }
 8004ff8:	bf00      	nop
 8004ffa:	bf00      	nop
 8004ffc:	e7fd      	b.n	8004ffa <vTaskSwitchContext+0x5a>
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	4613      	mov	r3, r2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	4413      	add	r3, r2
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4a11      	ldr	r2, [pc, #68]	@ (8005050 <vTaskSwitchContext+0xb0>)
 800500a:	4413      	add	r3, r2
 800500c:	613b      	str	r3, [r7, #16]
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	605a      	str	r2, [r3, #4]
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	3308      	adds	r3, #8
 8005020:	429a      	cmp	r2, r3
 8005022:	d104      	bne.n	800502e <vTaskSwitchContext+0x8e>
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	685a      	ldr	r2, [r3, #4]
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	605a      	str	r2, [r3, #4]
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	4a07      	ldr	r2, [pc, #28]	@ (8005054 <vTaskSwitchContext+0xb4>)
 8005036:	6013      	str	r3, [r2, #0]
}
 8005038:	bf00      	nop
 800503a:	371c      	adds	r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	20000248 	.word	0x20000248
 8005048:	20000234 	.word	0x20000234
 800504c:	20000228 	.word	0x20000228
 8005050:	2000014c 	.word	0x2000014c
 8005054:	20000148 	.word	0x20000148

08005058 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d10b      	bne.n	8005080 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8005068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800506c:	f383 8811 	msr	BASEPRI, r3
 8005070:	f3bf 8f6f 	isb	sy
 8005074:	f3bf 8f4f 	dsb	sy
 8005078:	60fb      	str	r3, [r7, #12]
    }
 800507a:	bf00      	nop
 800507c:	bf00      	nop
 800507e:	e7fd      	b.n	800507c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005080:	4b07      	ldr	r3, [pc, #28]	@ (80050a0 <vTaskPlaceOnEventList+0x48>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	3318      	adds	r3, #24
 8005086:	4619      	mov	r1, r3
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f7fe fd40 	bl	8003b0e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800508e:	2101      	movs	r1, #1
 8005090:	6838      	ldr	r0, [r7, #0]
 8005092:	f000 fe2b 	bl	8005cec <prvAddCurrentTaskToDelayedList>
}
 8005096:	bf00      	nop
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	20000148 	.word	0x20000148

080050a4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b086      	sub	sp, #24
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10b      	bne.n	80050ce <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 80050b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ba:	f383 8811 	msr	BASEPRI, r3
 80050be:	f3bf 8f6f 	isb	sy
 80050c2:	f3bf 8f4f 	dsb	sy
 80050c6:	613b      	str	r3, [r7, #16]
    }
 80050c8:	bf00      	nop
 80050ca:	bf00      	nop
 80050cc:	e7fd      	b.n	80050ca <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	617b      	str	r3, [r7, #20]
 80050d4:	4b15      	ldr	r3, [pc, #84]	@ (800512c <vTaskPlaceOnEventListRestricted+0x88>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	61da      	str	r2, [r3, #28]
 80050dc:	4b13      	ldr	r3, [pc, #76]	@ (800512c <vTaskPlaceOnEventListRestricted+0x88>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	697a      	ldr	r2, [r7, #20]
 80050e2:	6892      	ldr	r2, [r2, #8]
 80050e4:	621a      	str	r2, [r3, #32]
 80050e6:	4b11      	ldr	r3, [pc, #68]	@ (800512c <vTaskPlaceOnEventListRestricted+0x88>)
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	3218      	adds	r2, #24
 80050f0:	605a      	str	r2, [r3, #4]
 80050f2:	4b0e      	ldr	r3, [pc, #56]	@ (800512c <vTaskPlaceOnEventListRestricted+0x88>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f103 0218 	add.w	r2, r3, #24
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	609a      	str	r2, [r3, #8]
 80050fe:	4b0b      	ldr	r3, [pc, #44]	@ (800512c <vTaskPlaceOnEventListRestricted+0x88>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	629a      	str	r2, [r3, #40]	@ 0x28
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	1c5a      	adds	r2, r3, #1
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d002      	beq.n	800511c <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8005116:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800511a:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800511c:	6879      	ldr	r1, [r7, #4]
 800511e:	68b8      	ldr	r0, [r7, #8]
 8005120:	f000 fde4 	bl	8005cec <prvAddCurrentTaskToDelayedList>
    }
 8005124:	bf00      	nop
 8005126:	3718      	adds	r7, #24
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	20000148 	.word	0x20000148

08005130 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005130:	b480      	push	{r7}
 8005132:	b08b      	sub	sp, #44	@ 0x2c
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8005140:	6a3b      	ldr	r3, [r7, #32]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d10b      	bne.n	800515e <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8005146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800514a:	f383 8811 	msr	BASEPRI, r3
 800514e:	f3bf 8f6f 	isb	sy
 8005152:	f3bf 8f4f 	dsb	sy
 8005156:	60fb      	str	r3, [r7, #12]
    }
 8005158:	bf00      	nop
 800515a:	bf00      	nop
 800515c:	e7fd      	b.n	800515a <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800515e:	6a3b      	ldr	r3, [r7, #32]
 8005160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005162:	61fb      	str	r3, [r7, #28]
 8005164:	6a3b      	ldr	r3, [r7, #32]
 8005166:	69db      	ldr	r3, [r3, #28]
 8005168:	6a3a      	ldr	r2, [r7, #32]
 800516a:	6a12      	ldr	r2, [r2, #32]
 800516c:	609a      	str	r2, [r3, #8]
 800516e:	6a3b      	ldr	r3, [r7, #32]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	6a3a      	ldr	r2, [r7, #32]
 8005174:	69d2      	ldr	r2, [r2, #28]
 8005176:	605a      	str	r2, [r3, #4]
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	685a      	ldr	r2, [r3, #4]
 800517c:	6a3b      	ldr	r3, [r7, #32]
 800517e:	3318      	adds	r3, #24
 8005180:	429a      	cmp	r2, r3
 8005182:	d103      	bne.n	800518c <xTaskRemoveFromEventList+0x5c>
 8005184:	6a3b      	ldr	r3, [r7, #32]
 8005186:	6a1a      	ldr	r2, [r3, #32]
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	605a      	str	r2, [r3, #4]
 800518c:	6a3b      	ldr	r3, [r7, #32]
 800518e:	2200      	movs	r2, #0
 8005190:	629a      	str	r2, [r3, #40]	@ 0x28
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	1e5a      	subs	r2, r3, #1
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800519c:	4b4a      	ldr	r3, [pc, #296]	@ (80052c8 <xTaskRemoveFromEventList+0x198>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d15e      	bne.n	8005262 <xTaskRemoveFromEventList+0x132>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80051a4:	6a3b      	ldr	r3, [r7, #32]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	617b      	str	r3, [r7, #20]
 80051aa:	6a3b      	ldr	r3, [r7, #32]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	6a3a      	ldr	r2, [r7, #32]
 80051b0:	68d2      	ldr	r2, [r2, #12]
 80051b2:	609a      	str	r2, [r3, #8]
 80051b4:	6a3b      	ldr	r3, [r7, #32]
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	6a3a      	ldr	r2, [r7, #32]
 80051ba:	6892      	ldr	r2, [r2, #8]
 80051bc:	605a      	str	r2, [r3, #4]
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	685a      	ldr	r2, [r3, #4]
 80051c2:	6a3b      	ldr	r3, [r7, #32]
 80051c4:	3304      	adds	r3, #4
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d103      	bne.n	80051d2 <xTaskRemoveFromEventList+0xa2>
 80051ca:	6a3b      	ldr	r3, [r7, #32]
 80051cc:	68da      	ldr	r2, [r3, #12]
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	605a      	str	r2, [r3, #4]
 80051d2:	6a3b      	ldr	r3, [r7, #32]
 80051d4:	2200      	movs	r2, #0
 80051d6:	615a      	str	r2, [r3, #20]
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	1e5a      	subs	r2, r3, #1
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80051e2:	6a3b      	ldr	r3, [r7, #32]
 80051e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e6:	2201      	movs	r2, #1
 80051e8:	409a      	lsls	r2, r3
 80051ea:	4b38      	ldr	r3, [pc, #224]	@ (80052cc <xTaskRemoveFromEventList+0x19c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	4a36      	ldr	r2, [pc, #216]	@ (80052cc <xTaskRemoveFromEventList+0x19c>)
 80051f2:	6013      	str	r3, [r2, #0]
 80051f4:	6a3b      	ldr	r3, [r7, #32]
 80051f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051f8:	4935      	ldr	r1, [pc, #212]	@ (80052d0 <xTaskRemoveFromEventList+0x1a0>)
 80051fa:	4613      	mov	r3, r2
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	4413      	add	r3, r2
 8005200:	009b      	lsls	r3, r3, #2
 8005202:	440b      	add	r3, r1
 8005204:	3304      	adds	r3, #4
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	613b      	str	r3, [r7, #16]
 800520a:	6a3b      	ldr	r3, [r7, #32]
 800520c:	693a      	ldr	r2, [r7, #16]
 800520e:	609a      	str	r2, [r3, #8]
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	60da      	str	r2, [r3, #12]
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	6a3a      	ldr	r2, [r7, #32]
 800521e:	3204      	adds	r2, #4
 8005220:	605a      	str	r2, [r3, #4]
 8005222:	6a3b      	ldr	r3, [r7, #32]
 8005224:	1d1a      	adds	r2, r3, #4
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	609a      	str	r2, [r3, #8]
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800522e:	4613      	mov	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4413      	add	r3, r2
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	4a26      	ldr	r2, [pc, #152]	@ (80052d0 <xTaskRemoveFromEventList+0x1a0>)
 8005238:	441a      	add	r2, r3
 800523a:	6a3b      	ldr	r3, [r7, #32]
 800523c:	615a      	str	r2, [r3, #20]
 800523e:	6a3b      	ldr	r3, [r7, #32]
 8005240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005242:	4923      	ldr	r1, [pc, #140]	@ (80052d0 <xTaskRemoveFromEventList+0x1a0>)
 8005244:	4613      	mov	r3, r2
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	4413      	add	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	440b      	add	r3, r1
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	1c59      	adds	r1, r3, #1
 8005252:	481f      	ldr	r0, [pc, #124]	@ (80052d0 <xTaskRemoveFromEventList+0x1a0>)
 8005254:	4613      	mov	r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4413      	add	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	4403      	add	r3, r0
 800525e:	6019      	str	r1, [r3, #0]
 8005260:	e01b      	b.n	800529a <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005262:	4b1c      	ldr	r3, [pc, #112]	@ (80052d4 <xTaskRemoveFromEventList+0x1a4>)
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	61bb      	str	r3, [r7, #24]
 8005268:	6a3b      	ldr	r3, [r7, #32]
 800526a:	69ba      	ldr	r2, [r7, #24]
 800526c:	61da      	str	r2, [r3, #28]
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	689a      	ldr	r2, [r3, #8]
 8005272:	6a3b      	ldr	r3, [r7, #32]
 8005274:	621a      	str	r2, [r3, #32]
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	6a3a      	ldr	r2, [r7, #32]
 800527c:	3218      	adds	r2, #24
 800527e:	605a      	str	r2, [r3, #4]
 8005280:	6a3b      	ldr	r3, [r7, #32]
 8005282:	f103 0218 	add.w	r2, r3, #24
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	609a      	str	r2, [r3, #8]
 800528a:	6a3b      	ldr	r3, [r7, #32]
 800528c:	4a11      	ldr	r2, [pc, #68]	@ (80052d4 <xTaskRemoveFromEventList+0x1a4>)
 800528e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005290:	4b10      	ldr	r3, [pc, #64]	@ (80052d4 <xTaskRemoveFromEventList+0x1a4>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	3301      	adds	r3, #1
 8005296:	4a0f      	ldr	r2, [pc, #60]	@ (80052d4 <xTaskRemoveFromEventList+0x1a4>)
 8005298:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800529a:	6a3b      	ldr	r3, [r7, #32]
 800529c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800529e:	4b0e      	ldr	r3, [pc, #56]	@ (80052d8 <xTaskRemoveFromEventList+0x1a8>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d905      	bls.n	80052b4 <xTaskRemoveFromEventList+0x184>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80052a8:	2301      	movs	r3, #1
 80052aa:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80052ac:	4b0b      	ldr	r3, [pc, #44]	@ (80052dc <xTaskRemoveFromEventList+0x1ac>)
 80052ae:	2201      	movs	r2, #1
 80052b0:	601a      	str	r2, [r3, #0]
 80052b2:	e001      	b.n	80052b8 <xTaskRemoveFromEventList+0x188>
    }
    else
    {
        xReturn = pdFALSE;
 80052b4:	2300      	movs	r3, #0
 80052b6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 80052b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	372c      	adds	r7, #44	@ 0x2c
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	20000248 	.word	0x20000248
 80052cc:	20000228 	.word	0x20000228
 80052d0:	2000014c 	.word	0x2000014c
 80052d4:	200001e0 	.word	0x200001e0
 80052d8:	20000148 	.word	0x20000148
 80052dc:	20000234 	.word	0x20000234

080052e0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80052e8:	4b06      	ldr	r3, [pc, #24]	@ (8005304 <vTaskInternalSetTimeOutState+0x24>)
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80052f0:	4b05      	ldr	r3, [pc, #20]	@ (8005308 <vTaskInternalSetTimeOutState+0x28>)
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	605a      	str	r2, [r3, #4]
}
 80052f8:	bf00      	nop
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr
 8005304:	20000238 	.word	0x20000238
 8005308:	20000224 	.word	0x20000224

0800530c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b088      	sub	sp, #32
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d10b      	bne.n	8005334 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 800531c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005320:	f383 8811 	msr	BASEPRI, r3
 8005324:	f3bf 8f6f 	isb	sy
 8005328:	f3bf 8f4f 	dsb	sy
 800532c:	613b      	str	r3, [r7, #16]
    }
 800532e:	bf00      	nop
 8005330:	bf00      	nop
 8005332:	e7fd      	b.n	8005330 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10b      	bne.n	8005352 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 800533a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800533e:	f383 8811 	msr	BASEPRI, r3
 8005342:	f3bf 8f6f 	isb	sy
 8005346:	f3bf 8f4f 	dsb	sy
 800534a:	60fb      	str	r3, [r7, #12]
    }
 800534c:	bf00      	nop
 800534e:	bf00      	nop
 8005350:	e7fd      	b.n	800534e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8005352:	f001 f90b 	bl	800656c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8005356:	4b1f      	ldr	r3, [pc, #124]	@ (80053d4 <xTaskCheckForTimeOut+0xc8>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	69ba      	ldr	r2, [r7, #24]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800536e:	d102      	bne.n	8005376 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8005370:	2300      	movs	r3, #0
 8005372:	61fb      	str	r3, [r7, #28]
 8005374:	e026      	b.n	80053c4 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	4b17      	ldr	r3, [pc, #92]	@ (80053d8 <xTaskCheckForTimeOut+0xcc>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	429a      	cmp	r2, r3
 8005380:	d00a      	beq.n	8005398 <xTaskCheckForTimeOut+0x8c>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	69ba      	ldr	r2, [r7, #24]
 8005388:	429a      	cmp	r2, r3
 800538a:	d305      	bcc.n	8005398 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800538c:	2301      	movs	r3, #1
 800538e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	2200      	movs	r2, #0
 8005394:	601a      	str	r2, [r3, #0]
 8005396:	e015      	b.n	80053c4 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d20b      	bcs.n	80053ba <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	1ad2      	subs	r2, r2, r3
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f7ff ff96 	bl	80052e0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80053b4:	2300      	movs	r3, #0
 80053b6:	61fb      	str	r3, [r7, #28]
 80053b8:	e004      	b.n	80053c4 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	2200      	movs	r2, #0
 80053be:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80053c0:	2301      	movs	r3, #1
 80053c2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80053c4:	f001 f904 	bl	80065d0 <vPortExitCritical>

    return xReturn;
 80053c8:	69fb      	ldr	r3, [r7, #28]
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3720      	adds	r7, #32
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	20000224 	.word	0x20000224
 80053d8:	20000238 	.word	0x20000238

080053dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80053dc:	b480      	push	{r7}
 80053de:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80053e0:	4b03      	ldr	r3, [pc, #12]	@ (80053f0 <vTaskMissedYield+0x14>)
 80053e2:	2201      	movs	r2, #1
 80053e4:	601a      	str	r2, [r3, #0]
}
 80053e6:	bf00      	nop
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr
 80053f0:	20000234 	.word	0x20000234

080053f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80053fc:	f000 f852 	bl	80054a4 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005400:	4b06      	ldr	r3, [pc, #24]	@ (800541c <prvIdleTask+0x28>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d9f9      	bls.n	80053fc <prvIdleTask+0x8>
                {
                    taskYIELD();
 8005408:	4b05      	ldr	r3, [pc, #20]	@ (8005420 <prvIdleTask+0x2c>)
 800540a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800540e:	601a      	str	r2, [r3, #0]
 8005410:	f3bf 8f4f 	dsb	sy
 8005414:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8005418:	e7f0      	b.n	80053fc <prvIdleTask+0x8>
 800541a:	bf00      	nop
 800541c:	2000014c 	.word	0x2000014c
 8005420:	e000ed04 	.word	0xe000ed04

08005424 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800542a:	2300      	movs	r3, #0
 800542c:	607b      	str	r3, [r7, #4]
 800542e:	e00c      	b.n	800544a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	4613      	mov	r3, r2
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	4413      	add	r3, r2
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	4a12      	ldr	r2, [pc, #72]	@ (8005484 <prvInitialiseTaskLists+0x60>)
 800543c:	4413      	add	r3, r2
 800543e:	4618      	mov	r0, r3
 8005440:	f7fe fb38 	bl	8003ab4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	3301      	adds	r3, #1
 8005448:	607b      	str	r3, [r7, #4]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b04      	cmp	r3, #4
 800544e:	d9ef      	bls.n	8005430 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005450:	480d      	ldr	r0, [pc, #52]	@ (8005488 <prvInitialiseTaskLists+0x64>)
 8005452:	f7fe fb2f 	bl	8003ab4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005456:	480d      	ldr	r0, [pc, #52]	@ (800548c <prvInitialiseTaskLists+0x68>)
 8005458:	f7fe fb2c 	bl	8003ab4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800545c:	480c      	ldr	r0, [pc, #48]	@ (8005490 <prvInitialiseTaskLists+0x6c>)
 800545e:	f7fe fb29 	bl	8003ab4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8005462:	480c      	ldr	r0, [pc, #48]	@ (8005494 <prvInitialiseTaskLists+0x70>)
 8005464:	f7fe fb26 	bl	8003ab4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8005468:	480b      	ldr	r0, [pc, #44]	@ (8005498 <prvInitialiseTaskLists+0x74>)
 800546a:	f7fe fb23 	bl	8003ab4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800546e:	4b0b      	ldr	r3, [pc, #44]	@ (800549c <prvInitialiseTaskLists+0x78>)
 8005470:	4a05      	ldr	r2, [pc, #20]	@ (8005488 <prvInitialiseTaskLists+0x64>)
 8005472:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005474:	4b0a      	ldr	r3, [pc, #40]	@ (80054a0 <prvInitialiseTaskLists+0x7c>)
 8005476:	4a05      	ldr	r2, [pc, #20]	@ (800548c <prvInitialiseTaskLists+0x68>)
 8005478:	601a      	str	r2, [r3, #0]
}
 800547a:	bf00      	nop
 800547c:	3708      	adds	r7, #8
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	2000014c 	.word	0x2000014c
 8005488:	200001b0 	.word	0x200001b0
 800548c:	200001c4 	.word	0x200001c4
 8005490:	200001e0 	.word	0x200001e0
 8005494:	200001f4 	.word	0x200001f4
 8005498:	2000020c 	.word	0x2000020c
 800549c:	200001d8 	.word	0x200001d8
 80054a0:	200001dc 	.word	0x200001dc

080054a4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b082      	sub	sp, #8
 80054a8:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80054aa:	e019      	b.n	80054e0 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80054ac:	f001 f85e 	bl	800656c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054b0:	4b10      	ldr	r3, [pc, #64]	@ (80054f4 <prvCheckTasksWaitingTermination+0x50>)
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	3304      	adds	r3, #4
 80054bc:	4618      	mov	r0, r3
 80054be:	f7fe fb5f 	bl	8003b80 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80054c2:	4b0d      	ldr	r3, [pc, #52]	@ (80054f8 <prvCheckTasksWaitingTermination+0x54>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	3b01      	subs	r3, #1
 80054c8:	4a0b      	ldr	r2, [pc, #44]	@ (80054f8 <prvCheckTasksWaitingTermination+0x54>)
 80054ca:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80054cc:	4b0b      	ldr	r3, [pc, #44]	@ (80054fc <prvCheckTasksWaitingTermination+0x58>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	3b01      	subs	r3, #1
 80054d2:	4a0a      	ldr	r2, [pc, #40]	@ (80054fc <prvCheckTasksWaitingTermination+0x58>)
 80054d4:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80054d6:	f001 f87b 	bl	80065d0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 f810 	bl	8005500 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80054e0:	4b06      	ldr	r3, [pc, #24]	@ (80054fc <prvCheckTasksWaitingTermination+0x58>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1e1      	bne.n	80054ac <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80054e8:	bf00      	nop
 80054ea:	bf00      	nop
 80054ec:	3708      	adds	r7, #8
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	200001f4 	.word	0x200001f4
 80054f8:	20000220 	.word	0x20000220
 80054fc:	20000208 	.word	0x20000208

08005500 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFreeStack( pxTCB->pxStack );
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550c:	4618      	mov	r0, r3
 800550e:	f001 fa39 	bl	8006984 <vPortFree>
                vPortFree( pxTCB );
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f001 fa36 	bl	8006984 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8005518:	bf00      	nop
 800551a:	3708      	adds	r7, #8
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005520:	b480      	push	{r7}
 8005522:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005524:	4b0a      	ldr	r3, [pc, #40]	@ (8005550 <prvResetNextTaskUnblockTime+0x30>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d104      	bne.n	8005538 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800552e:	4b09      	ldr	r3, [pc, #36]	@ (8005554 <prvResetNextTaskUnblockTime+0x34>)
 8005530:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005534:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8005536:	e005      	b.n	8005544 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005538:	4b05      	ldr	r3, [pc, #20]	@ (8005550 <prvResetNextTaskUnblockTime+0x30>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a04      	ldr	r2, [pc, #16]	@ (8005554 <prvResetNextTaskUnblockTime+0x34>)
 8005542:	6013      	str	r3, [r2, #0]
}
 8005544:	bf00      	nop
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	200001d8 	.word	0x200001d8
 8005554:	20000240 	.word	0x20000240

08005558 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800555e:	4b0b      	ldr	r3, [pc, #44]	@ (800558c <xTaskGetSchedulerState+0x34>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d102      	bne.n	800556c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8005566:	2301      	movs	r3, #1
 8005568:	607b      	str	r3, [r7, #4]
 800556a:	e008      	b.n	800557e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800556c:	4b08      	ldr	r3, [pc, #32]	@ (8005590 <xTaskGetSchedulerState+0x38>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d102      	bne.n	800557a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8005574:	2302      	movs	r3, #2
 8005576:	607b      	str	r3, [r7, #4]
 8005578:	e001      	b.n	800557e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800557a:	2300      	movs	r3, #0
 800557c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800557e:	687b      	ldr	r3, [r7, #4]
    }
 8005580:	4618      	mov	r0, r3
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	2000022c 	.word	0x2000022c
 8005590:	20000248 	.word	0x20000248

08005594 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005594:	b580      	push	{r7, lr}
 8005596:	b088      	sub	sp, #32
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 80055a0:	2300      	movs	r3, #0
 80055a2:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	f000 808e 	beq.w	80056c8 <xTaskPriorityDisinherit+0x134>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80055ac:	4b49      	ldr	r3, [pc, #292]	@ (80056d4 <xTaskPriorityDisinherit+0x140>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	69ba      	ldr	r2, [r7, #24]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d00b      	beq.n	80055ce <xTaskPriorityDisinherit+0x3a>
        __asm volatile
 80055b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ba:	f383 8811 	msr	BASEPRI, r3
 80055be:	f3bf 8f6f 	isb	sy
 80055c2:	f3bf 8f4f 	dsb	sy
 80055c6:	613b      	str	r3, [r7, #16]
    }
 80055c8:	bf00      	nop
 80055ca:	bf00      	nop
 80055cc:	e7fd      	b.n	80055ca <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10b      	bne.n	80055ee <xTaskPriorityDisinherit+0x5a>
        __asm volatile
 80055d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055da:	f383 8811 	msr	BASEPRI, r3
 80055de:	f3bf 8f6f 	isb	sy
 80055e2:	f3bf 8f4f 	dsb	sy
 80055e6:	60fb      	str	r3, [r7, #12]
    }
 80055e8:	bf00      	nop
 80055ea:	bf00      	nop
 80055ec:	e7fd      	b.n	80055ea <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055f2:	1e5a      	subs	r2, r3, #1
 80055f4:	69bb      	ldr	r3, [r7, #24]
 80055f6:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005600:	429a      	cmp	r2, r3
 8005602:	d061      	beq.n	80056c8 <xTaskPriorityDisinherit+0x134>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005604:	69bb      	ldr	r3, [r7, #24]
 8005606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005608:	2b00      	cmp	r3, #0
 800560a:	d15d      	bne.n	80056c8 <xTaskPriorityDisinherit+0x134>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	3304      	adds	r3, #4
 8005610:	4618      	mov	r0, r3
 8005612:	f7fe fab5 	bl	8003b80 <uxListRemove>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d10a      	bne.n	8005632 <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005620:	2201      	movs	r2, #1
 8005622:	fa02 f303 	lsl.w	r3, r2, r3
 8005626:	43da      	mvns	r2, r3
 8005628:	4b2b      	ldr	r3, [pc, #172]	@ (80056d8 <xTaskPriorityDisinherit+0x144>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4013      	ands	r3, r2
 800562e:	4a2a      	ldr	r2, [pc, #168]	@ (80056d8 <xTaskPriorityDisinherit+0x144>)
 8005630:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800563e:	f1c3 0205 	rsb	r2, r3, #5
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800564a:	2201      	movs	r2, #1
 800564c:	409a      	lsls	r2, r3
 800564e:	4b22      	ldr	r3, [pc, #136]	@ (80056d8 <xTaskPriorityDisinherit+0x144>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4313      	orrs	r3, r2
 8005654:	4a20      	ldr	r2, [pc, #128]	@ (80056d8 <xTaskPriorityDisinherit+0x144>)
 8005656:	6013      	str	r3, [r2, #0]
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800565c:	491f      	ldr	r1, [pc, #124]	@ (80056dc <xTaskPriorityDisinherit+0x148>)
 800565e:	4613      	mov	r3, r2
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	4413      	add	r3, r2
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	440b      	add	r3, r1
 8005668:	3304      	adds	r3, #4
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	617b      	str	r3, [r7, #20]
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	697a      	ldr	r2, [r7, #20]
 8005672:	609a      	str	r2, [r3, #8]
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	689a      	ldr	r2, [r3, #8]
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	60da      	str	r2, [r3, #12]
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	69ba      	ldr	r2, [r7, #24]
 8005682:	3204      	adds	r2, #4
 8005684:	605a      	str	r2, [r3, #4]
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	1d1a      	adds	r2, r3, #4
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	609a      	str	r2, [r3, #8]
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005692:	4613      	mov	r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	4413      	add	r3, r2
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	4a10      	ldr	r2, [pc, #64]	@ (80056dc <xTaskPriorityDisinherit+0x148>)
 800569c:	441a      	add	r2, r3
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	615a      	str	r2, [r3, #20]
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056a6:	490d      	ldr	r1, [pc, #52]	@ (80056dc <xTaskPriorityDisinherit+0x148>)
 80056a8:	4613      	mov	r3, r2
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	4413      	add	r3, r2
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	440b      	add	r3, r1
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	1c59      	adds	r1, r3, #1
 80056b6:	4809      	ldr	r0, [pc, #36]	@ (80056dc <xTaskPriorityDisinherit+0x148>)
 80056b8:	4613      	mov	r3, r2
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	4413      	add	r3, r2
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	4403      	add	r3, r0
 80056c2:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80056c4:	2301      	movs	r3, #1
 80056c6:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80056c8:	69fb      	ldr	r3, [r7, #28]
    }
 80056ca:	4618      	mov	r0, r3
 80056cc:	3720      	adds	r7, #32
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	20000148 	.word	0x20000148
 80056d8:	20000228 	.word	0x20000228
 80056dc:	2000014c 	.word	0x2000014c

080056e0 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
 80056ec:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d00b      	beq.n	800570c <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 80056f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f8:	f383 8811 	msr	BASEPRI, r3
 80056fc:	f3bf 8f6f 	isb	sy
 8005700:	f3bf 8f4f 	dsb	sy
 8005704:	613b      	str	r3, [r7, #16]
    }
 8005706:	bf00      	nop
 8005708:	bf00      	nop
 800570a:	e7fd      	b.n	8005708 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 800570c:	f000 ff2e 	bl	800656c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8005710:	4b31      	ldr	r3, [pc, #196]	@ (80057d8 <xTaskGenericNotifyWait+0xf8>)
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	4413      	add	r3, r2
 8005718:	3354      	adds	r3, #84	@ 0x54
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b02      	cmp	r3, #2
 8005720:	d022      	beq.n	8005768 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8005722:	4b2d      	ldr	r3, [pc, #180]	@ (80057d8 <xTaskGenericNotifyWait+0xf8>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	3214      	adds	r2, #20
 800572a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	43d2      	mvns	r2, r2
 8005732:	4011      	ands	r1, r2
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	3214      	adds	r2, #20
 8005738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 800573c:	4b26      	ldr	r3, [pc, #152]	@ (80057d8 <xTaskGenericNotifyWait+0xf8>)
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	4413      	add	r3, r2
 8005744:	3354      	adds	r3, #84	@ 0x54
 8005746:	2201      	movs	r2, #1
 8005748:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 800574a:	6a3b      	ldr	r3, [r7, #32]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00b      	beq.n	8005768 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005750:	2101      	movs	r1, #1
 8005752:	6a38      	ldr	r0, [r7, #32]
 8005754:	f000 faca 	bl	8005cec <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8005758:	4b20      	ldr	r3, [pc, #128]	@ (80057dc <xTaskGenericNotifyWait+0xfc>)
 800575a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800575e:	601a      	str	r2, [r3, #0]
 8005760:	f3bf 8f4f 	dsb	sy
 8005764:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005768:	f000 ff32 	bl	80065d0 <vPortExitCritical>

        taskENTER_CRITICAL();
 800576c:	f000 fefe 	bl	800656c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWait );

            if( pulNotificationValue != NULL )
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d007      	beq.n	8005786 <xTaskGenericNotifyWait+0xa6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8005776:	4b18      	ldr	r3, [pc, #96]	@ (80057d8 <xTaskGenericNotifyWait+0xf8>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	3214      	adds	r2, #20
 800577e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8005786:	4b14      	ldr	r3, [pc, #80]	@ (80057d8 <xTaskGenericNotifyWait+0xf8>)
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	4413      	add	r3, r2
 800578e:	3354      	adds	r3, #84	@ 0x54
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	b2db      	uxtb	r3, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d002      	beq.n	800579e <xTaskGenericNotifyWait+0xbe>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8005798:	2300      	movs	r3, #0
 800579a:	617b      	str	r3, [r7, #20]
 800579c:	e00e      	b.n	80057bc <xTaskGenericNotifyWait+0xdc>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 800579e:	4b0e      	ldr	r3, [pc, #56]	@ (80057d8 <xTaskGenericNotifyWait+0xf8>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	3214      	adds	r2, #20
 80057a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	43d2      	mvns	r2, r2
 80057ae:	4011      	ands	r1, r2
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	3214      	adds	r2, #20
 80057b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 80057b8:	2301      	movs	r3, #1
 80057ba:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 80057bc:	4b06      	ldr	r3, [pc, #24]	@ (80057d8 <xTaskGenericNotifyWait+0xf8>)
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	4413      	add	r3, r2
 80057c4:	3354      	adds	r3, #84	@ 0x54
 80057c6:	2200      	movs	r2, #0
 80057c8:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 80057ca:	f000 ff01 	bl	80065d0 <vPortExitCritical>

        return xReturn;
 80057ce:	697b      	ldr	r3, [r7, #20]
    }
 80057d0:	4618      	mov	r0, r3
 80057d2:	3718      	adds	r7, #24
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	20000148 	.word	0x20000148
 80057dc:	e000ed04 	.word	0xe000ed04

080057e0 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b08e      	sub	sp, #56	@ 0x38
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
 80057ec:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 80057ee:	2301      	movs	r3, #1
 80057f0:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00b      	beq.n	8005810 <xTaskGenericNotify+0x30>
        __asm volatile
 80057f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057fc:	f383 8811 	msr	BASEPRI, r3
 8005800:	f3bf 8f6f 	isb	sy
 8005804:	f3bf 8f4f 	dsb	sy
 8005808:	623b      	str	r3, [r7, #32]
    }
 800580a:	bf00      	nop
 800580c:	bf00      	nop
 800580e:	e7fd      	b.n	800580c <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d10b      	bne.n	800582e <xTaskGenericNotify+0x4e>
        __asm volatile
 8005816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800581a:	f383 8811 	msr	BASEPRI, r3
 800581e:	f3bf 8f6f 	isb	sy
 8005822:	f3bf 8f4f 	dsb	sy
 8005826:	61fb      	str	r3, [r7, #28]
    }
 8005828:	bf00      	nop
 800582a:	bf00      	nop
 800582c:	e7fd      	b.n	800582a <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	633b      	str	r3, [r7, #48]	@ 0x30

        taskENTER_CRITICAL();
 8005832:	f000 fe9b 	bl	800656c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8005836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005838:	2b00      	cmp	r3, #0
 800583a:	d006      	beq.n	800584a <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800583c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583e:	68ba      	ldr	r2, [r7, #8]
 8005840:	3214      	adds	r2, #20
 8005842:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005848:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800584a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	4413      	add	r3, r2
 8005850:	3354      	adds	r3, #84	@ 0x54
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8005858:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	4413      	add	r3, r2
 800585e:	3354      	adds	r3, #84	@ 0x54
 8005860:	2202      	movs	r2, #2
 8005862:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8005864:	78fb      	ldrb	r3, [r7, #3]
 8005866:	2b04      	cmp	r3, #4
 8005868:	d83b      	bhi.n	80058e2 <xTaskGenericNotify+0x102>
 800586a:	a201      	add	r2, pc, #4	@ (adr r2, 8005870 <xTaskGenericNotify+0x90>)
 800586c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005870:	08005903 	.word	0x08005903
 8005874:	08005885 	.word	0x08005885
 8005878:	080058a1 	.word	0x080058a1
 800587c:	080058b9 	.word	0x080058b9
 8005880:	080058c7 	.word	0x080058c7
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8005884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	3214      	adds	r2, #20
 800588a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	ea42 0103 	orr.w	r1, r2, r3
 8005894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	3214      	adds	r2, #20
 800589a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800589e:	e033      	b.n	8005908 <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80058a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	3214      	adds	r2, #20
 80058a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058aa:	1c59      	adds	r1, r3, #1
 80058ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ae:	68ba      	ldr	r2, [r7, #8]
 80058b0:	3214      	adds	r2, #20
 80058b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80058b6:	e027      	b.n	8005908 <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80058b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	3214      	adds	r2, #20
 80058be:	6879      	ldr	r1, [r7, #4]
 80058c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80058c4:	e020      	b.n	8005908 <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80058c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d006      	beq.n	80058dc <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80058ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	3214      	adds	r2, #20
 80058d4:	6879      	ldr	r1, [r7, #4]
 80058d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80058da:	e015      	b.n	8005908 <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 80058dc:	2300      	movs	r3, #0
 80058de:	637b      	str	r3, [r7, #52]	@ 0x34
                    break;
 80058e0:	e012      	b.n	8005908 <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80058e2:	4b4d      	ldr	r3, [pc, #308]	@ (8005a18 <xTaskGenericNotify+0x238>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00d      	beq.n	8005906 <xTaskGenericNotify+0x126>
        __asm volatile
 80058ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ee:	f383 8811 	msr	BASEPRI, r3
 80058f2:	f3bf 8f6f 	isb	sy
 80058f6:	f3bf 8f4f 	dsb	sy
 80058fa:	61bb      	str	r3, [r7, #24]
    }
 80058fc:	bf00      	nop
 80058fe:	bf00      	nop
 8005900:	e7fd      	b.n	80058fe <xTaskGenericNotify+0x11e>
                    break;
 8005902:	bf00      	nop
 8005904:	e000      	b.n	8005908 <xTaskGenericNotify+0x128>

                    break;
 8005906:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005908:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800590c:	2b01      	cmp	r3, #1
 800590e:	d17c      	bne.n	8005a0a <xTaskGenericNotify+0x22a>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005912:	695b      	ldr	r3, [r3, #20]
 8005914:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800591c:	68d2      	ldr	r2, [r2, #12]
 800591e:	609a      	str	r2, [r3, #8]
 8005920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005926:	6892      	ldr	r2, [r2, #8]
 8005928:	605a      	str	r2, [r3, #4]
 800592a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592c:	685a      	ldr	r2, [r3, #4]
 800592e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005930:	3304      	adds	r3, #4
 8005932:	429a      	cmp	r2, r3
 8005934:	d103      	bne.n	800593e <xTaskGenericNotify+0x15e>
 8005936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005938:	68da      	ldr	r2, [r3, #12]
 800593a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593c:	605a      	str	r2, [r3, #4]
 800593e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005940:	2200      	movs	r2, #0
 8005942:	615a      	str	r2, [r3, #20]
 8005944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	1e5a      	subs	r2, r3, #1
 800594a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800594c:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 800594e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005952:	2201      	movs	r2, #1
 8005954:	409a      	lsls	r2, r3
 8005956:	4b31      	ldr	r3, [pc, #196]	@ (8005a1c <xTaskGenericNotify+0x23c>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4313      	orrs	r3, r2
 800595c:	4a2f      	ldr	r2, [pc, #188]	@ (8005a1c <xTaskGenericNotify+0x23c>)
 800595e:	6013      	str	r3, [r2, #0]
 8005960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005964:	492e      	ldr	r1, [pc, #184]	@ (8005a20 <xTaskGenericNotify+0x240>)
 8005966:	4613      	mov	r3, r2
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	4413      	add	r3, r2
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	440b      	add	r3, r1
 8005970:	3304      	adds	r3, #4
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	627b      	str	r3, [r7, #36]	@ 0x24
 8005976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005978:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800597a:	609a      	str	r2, [r3, #8]
 800597c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005982:	60da      	str	r2, [r3, #12]
 8005984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800598a:	3204      	adds	r2, #4
 800598c:	605a      	str	r2, [r3, #4]
 800598e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005990:	1d1a      	adds	r2, r3, #4
 8005992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005994:	609a      	str	r2, [r3, #8]
 8005996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800599a:	4613      	mov	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	4413      	add	r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	4a1f      	ldr	r2, [pc, #124]	@ (8005a20 <xTaskGenericNotify+0x240>)
 80059a4:	441a      	add	r2, r3
 80059a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a8:	615a      	str	r2, [r3, #20]
 80059aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ae:	491c      	ldr	r1, [pc, #112]	@ (8005a20 <xTaskGenericNotify+0x240>)
 80059b0:	4613      	mov	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4413      	add	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	440b      	add	r3, r1
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	1c59      	adds	r1, r3, #1
 80059be:	4818      	ldr	r0, [pc, #96]	@ (8005a20 <xTaskGenericNotify+0x240>)
 80059c0:	4613      	mov	r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	4413      	add	r3, r2
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	4403      	add	r3, r0
 80059ca:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80059cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00b      	beq.n	80059ec <xTaskGenericNotify+0x20c>
        __asm volatile
 80059d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	617b      	str	r3, [r7, #20]
    }
 80059e6:	bf00      	nop
 80059e8:	bf00      	nop
 80059ea:	e7fd      	b.n	80059e8 <xTaskGenericNotify+0x208>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005a24 <xTaskGenericNotify+0x244>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d907      	bls.n	8005a0a <xTaskGenericNotify+0x22a>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 80059fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005a28 <xTaskGenericNotify+0x248>)
 80059fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a00:	601a      	str	r2, [r3, #0]
 8005a02:	f3bf 8f4f 	dsb	sy
 8005a06:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005a0a:	f000 fde1 	bl	80065d0 <vPortExitCritical>

        return xReturn;
 8005a0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 8005a10:	4618      	mov	r0, r3
 8005a12:	3738      	adds	r7, #56	@ 0x38
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	20000224 	.word	0x20000224
 8005a1c:	20000228 	.word	0x20000228
 8005a20:	2000014c 	.word	0x2000014c
 8005a24:	20000148 	.word	0x20000148
 8005a28:	e000ed04 	.word	0xe000ed04

08005a2c <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b092      	sub	sp, #72	@ 0x48
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	607a      	str	r2, [r7, #4]
 8005a38:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	647b      	str	r3, [r7, #68]	@ 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d10b      	bne.n	8005a5c <xTaskGenericNotifyFromISR+0x30>
        __asm volatile
 8005a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a48:	f383 8811 	msr	BASEPRI, r3
 8005a4c:	f3bf 8f6f 	isb	sy
 8005a50:	f3bf 8f4f 	dsb	sy
 8005a54:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8005a56:	bf00      	nop
 8005a58:	bf00      	nop
 8005a5a:	e7fd      	b.n	8005a58 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00b      	beq.n	8005a7a <xTaskGenericNotifyFromISR+0x4e>
        __asm volatile
 8005a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a66:	f383 8811 	msr	BASEPRI, r3
 8005a6a:	f3bf 8f6f 	isb	sy
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	e7fd      	b.n	8005a76 <xTaskGenericNotifyFromISR+0x4a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a7a:	f000 fe5f 	bl	800673c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	643b      	str	r3, [r7, #64]	@ 0x40
        __asm volatile
 8005a82:	f3ef 8211 	mrs	r2, BASEPRI
 8005a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8a:	f383 8811 	msr	BASEPRI, r3
 8005a8e:	f3bf 8f6f 	isb	sy
 8005a92:	f3bf 8f4f 	dsb	sy
 8005a96:	623a      	str	r2, [r7, #32]
 8005a98:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 8005a9a:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 8005a9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d006      	beq.n	8005ab2 <xTaskGenericNotifyFromISR+0x86>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8005aa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	3214      	adds	r2, #20
 8005aaa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005aae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ab0:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8005ab2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	3354      	adds	r3, #84	@ 0x54
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8005ac0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	3354      	adds	r3, #84	@ 0x54
 8005ac8:	2202      	movs	r2, #2
 8005aca:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8005acc:	78fb      	ldrb	r3, [r7, #3]
 8005ace:	2b04      	cmp	r3, #4
 8005ad0:	d83b      	bhi.n	8005b4a <xTaskGenericNotifyFromISR+0x11e>
 8005ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ad8 <xTaskGenericNotifyFromISR+0xac>)
 8005ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad8:	08005b6b 	.word	0x08005b6b
 8005adc:	08005aed 	.word	0x08005aed
 8005ae0:	08005b09 	.word	0x08005b09
 8005ae4:	08005b21 	.word	0x08005b21
 8005ae8:	08005b2f 	.word	0x08005b2f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8005aec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005aee:	68ba      	ldr	r2, [r7, #8]
 8005af0:	3214      	adds	r2, #20
 8005af2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	ea42 0103 	orr.w	r1, r2, r3
 8005afc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	3214      	adds	r2, #20
 8005b02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005b06:	e033      	b.n	8005b70 <xTaskGenericNotifyFromISR+0x144>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8005b08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	3214      	adds	r2, #20
 8005b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b12:	1c59      	adds	r1, r3, #1
 8005b14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b16:	68ba      	ldr	r2, [r7, #8]
 8005b18:	3214      	adds	r2, #20
 8005b1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005b1e:	e027      	b.n	8005b70 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8005b20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	3214      	adds	r2, #20
 8005b26:	6879      	ldr	r1, [r7, #4]
 8005b28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005b2c:	e020      	b.n	8005b70 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005b2e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d006      	beq.n	8005b44 <xTaskGenericNotifyFromISR+0x118>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8005b36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	3214      	adds	r2, #20
 8005b3c:	6879      	ldr	r1, [r7, #4]
 8005b3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8005b42:	e015      	b.n	8005b70 <xTaskGenericNotifyFromISR+0x144>
                        xReturn = pdFAIL;
 8005b44:	2300      	movs	r3, #0
 8005b46:	647b      	str	r3, [r7, #68]	@ 0x44
                    break;
 8005b48:	e012      	b.n	8005b70 <xTaskGenericNotifyFromISR+0x144>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8005b4a:	4b61      	ldr	r3, [pc, #388]	@ (8005cd0 <xTaskGenericNotifyFromISR+0x2a4>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d00d      	beq.n	8005b6e <xTaskGenericNotifyFromISR+0x142>
        __asm volatile
 8005b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b56:	f383 8811 	msr	BASEPRI, r3
 8005b5a:	f3bf 8f6f 	isb	sy
 8005b5e:	f3bf 8f4f 	dsb	sy
 8005b62:	61bb      	str	r3, [r7, #24]
    }
 8005b64:	bf00      	nop
 8005b66:	bf00      	nop
 8005b68:	e7fd      	b.n	8005b66 <xTaskGenericNotifyFromISR+0x13a>
                    break;
 8005b6a:	bf00      	nop
 8005b6c:	e000      	b.n	8005b70 <xTaskGenericNotifyFromISR+0x144>
                    break;
 8005b6e:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005b70:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	f040 809f 	bne.w	8005cb8 <xTaskGenericNotifyFromISR+0x28c>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005b7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00b      	beq.n	8005b9a <xTaskGenericNotifyFromISR+0x16e>
        __asm volatile
 8005b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b86:	f383 8811 	msr	BASEPRI, r3
 8005b8a:	f3bf 8f6f 	isb	sy
 8005b8e:	f3bf 8f4f 	dsb	sy
 8005b92:	617b      	str	r3, [r7, #20]
    }
 8005b94:	bf00      	nop
 8005b96:	bf00      	nop
 8005b98:	e7fd      	b.n	8005b96 <xTaskGenericNotifyFromISR+0x16a>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b9a:	4b4e      	ldr	r3, [pc, #312]	@ (8005cd4 <xTaskGenericNotifyFromISR+0x2a8>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d15e      	bne.n	8005c60 <xTaskGenericNotifyFromISR+0x234>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005ba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ba8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bae:	68d2      	ldr	r2, [r2, #12]
 8005bb0:	609a      	str	r2, [r3, #8]
 8005bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bb8:	6892      	ldr	r2, [r2, #8]
 8005bba:	605a      	str	r2, [r3, #4]
 8005bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bc2:	3304      	adds	r3, #4
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d103      	bne.n	8005bd0 <xTaskGenericNotifyFromISR+0x1a4>
 8005bc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bca:	68da      	ldr	r2, [r3, #12]
 8005bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bce:	605a      	str	r2, [r3, #4]
 8005bd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	615a      	str	r2, [r3, #20]
 8005bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	1e5a      	subs	r2, r3, #1
 8005bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bde:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8005be0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be4:	2201      	movs	r2, #1
 8005be6:	409a      	lsls	r2, r3
 8005be8:	4b3b      	ldr	r3, [pc, #236]	@ (8005cd8 <xTaskGenericNotifyFromISR+0x2ac>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	4a3a      	ldr	r2, [pc, #232]	@ (8005cd8 <xTaskGenericNotifyFromISR+0x2ac>)
 8005bf0:	6013      	str	r3, [r2, #0]
 8005bf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bf6:	4939      	ldr	r1, [pc, #228]	@ (8005cdc <xTaskGenericNotifyFromISR+0x2b0>)
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4413      	add	r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	440b      	add	r3, r1
 8005c02:	3304      	adds	r3, #4
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c0c:	609a      	str	r2, [r3, #8]
 8005c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c10:	689a      	ldr	r2, [r3, #8]
 8005c12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c14:	60da      	str	r2, [r3, #12]
 8005c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c1c:	3204      	adds	r2, #4
 8005c1e:	605a      	str	r2, [r3, #4]
 8005c20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c22:	1d1a      	adds	r2, r3, #4
 8005c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c26:	609a      	str	r2, [r3, #8]
 8005c28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	4413      	add	r3, r2
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	4a29      	ldr	r2, [pc, #164]	@ (8005cdc <xTaskGenericNotifyFromISR+0x2b0>)
 8005c36:	441a      	add	r2, r3
 8005c38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c3a:	615a      	str	r2, [r3, #20]
 8005c3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c40:	4926      	ldr	r1, [pc, #152]	@ (8005cdc <xTaskGenericNotifyFromISR+0x2b0>)
 8005c42:	4613      	mov	r3, r2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	4413      	add	r3, r2
 8005c48:	009b      	lsls	r3, r3, #2
 8005c4a:	440b      	add	r3, r1
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	1c59      	adds	r1, r3, #1
 8005c50:	4822      	ldr	r0, [pc, #136]	@ (8005cdc <xTaskGenericNotifyFromISR+0x2b0>)
 8005c52:	4613      	mov	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4413      	add	r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	4403      	add	r3, r0
 8005c5c:	6019      	str	r1, [r3, #0]
 8005c5e:	e01b      	b.n	8005c98 <xTaskGenericNotifyFromISR+0x26c>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005c60:	4b1f      	ldr	r3, [pc, #124]	@ (8005ce0 <xTaskGenericNotifyFromISR+0x2b4>)
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c6a:	61da      	str	r2, [r3, #28]
 8005c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c6e:	689a      	ldr	r2, [r3, #8]
 8005c70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c72:	621a      	str	r2, [r3, #32]
 8005c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c7a:	3218      	adds	r2, #24
 8005c7c:	605a      	str	r2, [r3, #4]
 8005c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c80:	f103 0218 	add.w	r2, r3, #24
 8005c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c86:	609a      	str	r2, [r3, #8]
 8005c88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c8a:	4a15      	ldr	r2, [pc, #84]	@ (8005ce0 <xTaskGenericNotifyFromISR+0x2b4>)
 8005c8c:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c8e:	4b14      	ldr	r3, [pc, #80]	@ (8005ce0 <xTaskGenericNotifyFromISR+0x2b4>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	3301      	adds	r3, #1
 8005c94:	4a12      	ldr	r2, [pc, #72]	@ (8005ce0 <xTaskGenericNotifyFromISR+0x2b4>)
 8005c96:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005c98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c9c:	4b11      	ldr	r3, [pc, #68]	@ (8005ce4 <xTaskGenericNotifyFromISR+0x2b8>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d908      	bls.n	8005cb8 <xTaskGenericNotifyFromISR+0x28c>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8005ca6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d002      	beq.n	8005cb2 <xTaskGenericNotifyFromISR+0x286>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8005cac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cae:	2201      	movs	r2, #1
 8005cb0:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8005cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce8 <xTaskGenericNotifyFromISR+0x2bc>)
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	601a      	str	r2, [r3, #0]
 8005cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cba:	613b      	str	r3, [r7, #16]
        __asm volatile
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	f383 8811 	msr	BASEPRI, r3
    }
 8005cc2:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8005cc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    }
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3748      	adds	r7, #72	@ 0x48
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	20000224 	.word	0x20000224
 8005cd4:	20000248 	.word	0x20000248
 8005cd8:	20000228 	.word	0x20000228
 8005cdc:	2000014c 	.word	0x2000014c
 8005ce0:	200001e0 	.word	0x200001e0
 8005ce4:	20000148 	.word	0x20000148
 8005ce8:	20000234 	.word	0x20000234

08005cec <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005cf6:	4b36      	ldr	r3, [pc, #216]	@ (8005dd0 <prvAddCurrentTaskToDelayedList+0xe4>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cfc:	4b35      	ldr	r3, [pc, #212]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3304      	adds	r3, #4
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7fd ff3c 	bl	8003b80 <uxListRemove>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d10b      	bne.n	8005d26 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005d0e:	4b31      	ldr	r3, [pc, #196]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d14:	2201      	movs	r2, #1
 8005d16:	fa02 f303 	lsl.w	r3, r2, r3
 8005d1a:	43da      	mvns	r2, r3
 8005d1c:	4b2e      	ldr	r3, [pc, #184]	@ (8005dd8 <prvAddCurrentTaskToDelayedList+0xec>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4013      	ands	r3, r2
 8005d22:	4a2d      	ldr	r2, [pc, #180]	@ (8005dd8 <prvAddCurrentTaskToDelayedList+0xec>)
 8005d24:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d2c:	d124      	bne.n	8005d78 <prvAddCurrentTaskToDelayedList+0x8c>
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d021      	beq.n	8005d78 <prvAddCurrentTaskToDelayedList+0x8c>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d34:	4b29      	ldr	r3, [pc, #164]	@ (8005ddc <prvAddCurrentTaskToDelayedList+0xf0>)
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	613b      	str	r3, [r7, #16]
 8005d3a:	4b26      	ldr	r3, [pc, #152]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	609a      	str	r2, [r3, #8]
 8005d42:	4b24      	ldr	r3, [pc, #144]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	6892      	ldr	r2, [r2, #8]
 8005d4a:	60da      	str	r2, [r3, #12]
 8005d4c:	4b21      	ldr	r3, [pc, #132]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	3204      	adds	r2, #4
 8005d56:	605a      	str	r2, [r3, #4]
 8005d58:	4b1e      	ldr	r3, [pc, #120]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	1d1a      	adds	r2, r3, #4
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	609a      	str	r2, [r3, #8]
 8005d62:	4b1c      	ldr	r3, [pc, #112]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a1d      	ldr	r2, [pc, #116]	@ (8005ddc <prvAddCurrentTaskToDelayedList+0xf0>)
 8005d68:	615a      	str	r2, [r3, #20]
 8005d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8005ddc <prvAddCurrentTaskToDelayedList+0xf0>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	3301      	adds	r3, #1
 8005d70:	4a1a      	ldr	r2, [pc, #104]	@ (8005ddc <prvAddCurrentTaskToDelayedList+0xf0>)
 8005d72:	6013      	str	r3, [r2, #0]
 8005d74:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005d76:	e026      	b.n	8005dc6 <prvAddCurrentTaskToDelayedList+0xda>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8005d78:	697a      	ldr	r2, [r7, #20]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005d80:	4b14      	ldr	r3, [pc, #80]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d209      	bcs.n	8005da4 <prvAddCurrentTaskToDelayedList+0xb8>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d90:	4b13      	ldr	r3, [pc, #76]	@ (8005de0 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	4b0f      	ldr	r3, [pc, #60]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	3304      	adds	r3, #4
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	4610      	mov	r0, r2
 8005d9e:	f7fd feb6 	bl	8003b0e <vListInsert>
}
 8005da2:	e010      	b.n	8005dc6 <prvAddCurrentTaskToDelayedList+0xda>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005da4:	4b0f      	ldr	r3, [pc, #60]	@ (8005de4 <prvAddCurrentTaskToDelayedList+0xf8>)
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	3304      	adds	r3, #4
 8005dae:	4619      	mov	r1, r3
 8005db0:	4610      	mov	r0, r2
 8005db2:	f7fd feac 	bl	8003b0e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8005db6:	4b0c      	ldr	r3, [pc, #48]	@ (8005de8 <prvAddCurrentTaskToDelayedList+0xfc>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d202      	bcs.n	8005dc6 <prvAddCurrentTaskToDelayedList+0xda>
                        xNextTaskUnblockTime = xTimeToWake;
 8005dc0:	4a09      	ldr	r2, [pc, #36]	@ (8005de8 <prvAddCurrentTaskToDelayedList+0xfc>)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6013      	str	r3, [r2, #0]
}
 8005dc6:	bf00      	nop
 8005dc8:	3718      	adds	r7, #24
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	20000224 	.word	0x20000224
 8005dd4:	20000148 	.word	0x20000148
 8005dd8:	20000228 	.word	0x20000228
 8005ddc:	2000020c 	.word	0x2000020c
 8005de0:	200001dc 	.word	0x200001dc
 8005de4:	200001d8 	.word	0x200001d8
 8005de8:	20000240 	.word	0x20000240

08005dec <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8005df2:	2300      	movs	r3, #0
 8005df4:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8005df6:	f000 fa4f 	bl	8006298 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8005dfa:	4b12      	ldr	r3, [pc, #72]	@ (8005e44 <xTimerCreateTimerTask+0x58>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00b      	beq.n	8005e1a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8005e02:	4b11      	ldr	r3, [pc, #68]	@ (8005e48 <xTimerCreateTimerTask+0x5c>)
 8005e04:	9301      	str	r3, [sp, #4]
 8005e06:	2302      	movs	r3, #2
 8005e08:	9300      	str	r3, [sp, #0]
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005e10:	490e      	ldr	r1, [pc, #56]	@ (8005e4c <xTimerCreateTimerTask+0x60>)
 8005e12:	480f      	ldr	r0, [pc, #60]	@ (8005e50 <xTimerCreateTimerTask+0x64>)
 8005e14:	f7fe fcc2 	bl	800479c <xTaskCreate>
 8005e18:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d10b      	bne.n	8005e38 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8005e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e24:	f383 8811 	msr	BASEPRI, r3
 8005e28:	f3bf 8f6f 	isb	sy
 8005e2c:	f3bf 8f4f 	dsb	sy
 8005e30:	603b      	str	r3, [r7, #0]
    }
 8005e32:	bf00      	nop
 8005e34:	bf00      	nop
 8005e36:	e7fd      	b.n	8005e34 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8005e38:	687b      	ldr	r3, [r7, #4]
    }
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3708      	adds	r7, #8
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
 8005e42:	bf00      	nop
 8005e44:	2000027c 	.word	0x2000027c
 8005e48:	20000280 	.word	0x20000280
 8005e4c:	08006d14 	.word	0x08006d14
 8005e50:	08005ef9 	.word	0x08005ef9

08005e54 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005e60:	e008      	b.n	8005e74 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	4413      	add	r3, r2
 8005e6a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6a1b      	ldr	r3, [r3, #32]
 8005e70:	68f8      	ldr	r0, [r7, #12]
 8005e72:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	699a      	ldr	r2, [r3, #24]
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	18d1      	adds	r1, r2, r3
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	68f8      	ldr	r0, [r7, #12]
 8005e82:	f000 f8df 	bl	8006044 <prvInsertTimerInActiveList>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d1ea      	bne.n	8005e62 <prvReloadTimer+0xe>
        }
    }
 8005e8c:	bf00      	nop
 8005e8e:	bf00      	nop
 8005e90:	3710      	adds	r7, #16
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
	...

08005e98 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ea2:	4b14      	ldr	r3, [pc, #80]	@ (8005ef4 <prvProcessExpiredTimer+0x5c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	3304      	adds	r3, #4
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7fd fe65 	bl	8003b80 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ebc:	f003 0304 	and.w	r3, r3, #4
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d005      	beq.n	8005ed0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8005ec4:	683a      	ldr	r2, [r7, #0]
 8005ec6:	6879      	ldr	r1, [r7, #4]
 8005ec8:	68f8      	ldr	r0, [r7, #12]
 8005eca:	f7ff ffc3 	bl	8005e54 <prvReloadTimer>
 8005ece:	e008      	b.n	8005ee2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ed6:	f023 0301 	bic.w	r3, r3, #1
 8005eda:	b2da      	uxtb	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	4798      	blx	r3
    }
 8005eea:	bf00      	nop
 8005eec:	3710      	adds	r7, #16
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	20000274 	.word	0x20000274

08005ef8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f00:	f107 0308 	add.w	r3, r7, #8
 8005f04:	4618      	mov	r0, r3
 8005f06:	f000 f859 	bl	8005fbc <prvGetNextExpireTime>
 8005f0a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	4619      	mov	r1, r3
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f000 f805 	bl	8005f20 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8005f16:	f000 f8d7 	bl	80060c8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f1a:	bf00      	nop
 8005f1c:	e7f0      	b.n	8005f00 <prvTimerTask+0x8>
	...

08005f20 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
 8005f28:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005f2a:	f7fe fe07 	bl	8004b3c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f2e:	f107 0308 	add.w	r3, r7, #8
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 f866 	bl	8006004 <prvSampleTimeNow>
 8005f38:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d130      	bne.n	8005fa2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10a      	bne.n	8005f5c <prvProcessTimerOrBlockTask+0x3c>
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d806      	bhi.n	8005f5c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8005f4e:	f7fe fe03 	bl	8004b58 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005f52:	68f9      	ldr	r1, [r7, #12]
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7ff ff9f 	bl	8005e98 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005f5a:	e024      	b.n	8005fa6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d008      	beq.n	8005f74 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005f62:	4b13      	ldr	r3, [pc, #76]	@ (8005fb0 <prvProcessTimerOrBlockTask+0x90>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <prvProcessTimerOrBlockTask+0x50>
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e000      	b.n	8005f72 <prvProcessTimerOrBlockTask+0x52>
 8005f70:	2300      	movs	r3, #0
 8005f72:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005f74:	4b0f      	ldr	r3, [pc, #60]	@ (8005fb4 <prvProcessTimerOrBlockTask+0x94>)
 8005f76:	6818      	ldr	r0, [r3, #0]
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	4619      	mov	r1, r3
 8005f82:	f7fe fbd7 	bl	8004734 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005f86:	f7fe fde7 	bl	8004b58 <xTaskResumeAll>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10a      	bne.n	8005fa6 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8005f90:	4b09      	ldr	r3, [pc, #36]	@ (8005fb8 <prvProcessTimerOrBlockTask+0x98>)
 8005f92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f96:	601a      	str	r2, [r3, #0]
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	f3bf 8f6f 	isb	sy
    }
 8005fa0:	e001      	b.n	8005fa6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8005fa2:	f7fe fdd9 	bl	8004b58 <xTaskResumeAll>
    }
 8005fa6:	bf00      	nop
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	20000278 	.word	0x20000278
 8005fb4:	2000027c 	.word	0x2000027c
 8005fb8:	e000ed04 	.word	0xe000ed04

08005fbc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8006000 <prvGetNextExpireTime+0x44>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d101      	bne.n	8005fd2 <prvGetNextExpireTime+0x16>
 8005fce:	2201      	movs	r2, #1
 8005fd0:	e000      	b.n	8005fd4 <prvGetNextExpireTime+0x18>
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d105      	bne.n	8005fec <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005fe0:	4b07      	ldr	r3, [pc, #28]	@ (8006000 <prvGetNextExpireTime+0x44>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	60fb      	str	r3, [r7, #12]
 8005fea:	e001      	b.n	8005ff0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8005fec:	2300      	movs	r3, #0
 8005fee:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
    }
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3714      	adds	r7, #20
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr
 8005ffe:	bf00      	nop
 8006000:	20000274 	.word	0x20000274

08006004 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8006004:	b580      	push	{r7, lr}
 8006006:	b084      	sub	sp, #16
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800600c:	f7fe fea0 	bl	8004d50 <xTaskGetTickCount>
 8006010:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8006012:	4b0b      	ldr	r3, [pc, #44]	@ (8006040 <prvSampleTimeNow+0x3c>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	429a      	cmp	r2, r3
 800601a:	d205      	bcs.n	8006028 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800601c:	f000 f916 	bl	800624c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	601a      	str	r2, [r3, #0]
 8006026:	e002      	b.n	800602e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800602e:	4a04      	ldr	r2, [pc, #16]	@ (8006040 <prvSampleTimeNow+0x3c>)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8006034:	68fb      	ldr	r3, [r7, #12]
    }
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	20000284 	.word	0x20000284

08006044 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	607a      	str	r2, [r7, #4]
 8006050:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8006052:	2300      	movs	r3, #0
 8006054:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	68ba      	ldr	r2, [r7, #8]
 800605a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8006062:	68ba      	ldr	r2, [r7, #8]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	429a      	cmp	r2, r3
 8006068:	d812      	bhi.n	8006090 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	1ad2      	subs	r2, r2, r3
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	429a      	cmp	r2, r3
 8006076:	d302      	bcc.n	800607e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8006078:	2301      	movs	r3, #1
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	e01b      	b.n	80060b6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800607e:	4b10      	ldr	r3, [pc, #64]	@ (80060c0 <prvInsertTimerInActiveList+0x7c>)
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	3304      	adds	r3, #4
 8006086:	4619      	mov	r1, r3
 8006088:	4610      	mov	r0, r2
 800608a:	f7fd fd40 	bl	8003b0e <vListInsert>
 800608e:	e012      	b.n	80060b6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	429a      	cmp	r2, r3
 8006096:	d206      	bcs.n	80060a6 <prvInsertTimerInActiveList+0x62>
 8006098:	68ba      	ldr	r2, [r7, #8]
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	429a      	cmp	r2, r3
 800609e:	d302      	bcc.n	80060a6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80060a0:	2301      	movs	r3, #1
 80060a2:	617b      	str	r3, [r7, #20]
 80060a4:	e007      	b.n	80060b6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80060a6:	4b07      	ldr	r3, [pc, #28]	@ (80060c4 <prvInsertTimerInActiveList+0x80>)
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	3304      	adds	r3, #4
 80060ae:	4619      	mov	r1, r3
 80060b0:	4610      	mov	r0, r2
 80060b2:	f7fd fd2c 	bl	8003b0e <vListInsert>
            }
        }

        return xProcessTimerNow;
 80060b6:	697b      	ldr	r3, [r7, #20]
    }
 80060b8:	4618      	mov	r0, r3
 80060ba:	3718      	adds	r7, #24
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	20000278 	.word	0x20000278
 80060c4:	20000274 	.word	0x20000274

080060c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b088      	sub	sp, #32
 80060cc:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80060ce:	e0a9      	b.n	8006224 <prvProcessReceivedCommands+0x15c>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f2c0 80a6 	blt.w	8006224 <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d004      	beq.n	80060ee <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	3304      	adds	r3, #4
 80060e8:	4618      	mov	r0, r3
 80060ea:	f7fd fd49 	bl	8003b80 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80060ee:	1d3b      	adds	r3, r7, #4
 80060f0:	4618      	mov	r0, r3
 80060f2:	f7ff ff87 	bl	8006004 <prvSampleTimeNow>
 80060f6:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	3b01      	subs	r3, #1
 80060fc:	2b08      	cmp	r3, #8
 80060fe:	f200 808e 	bhi.w	800621e <prvProcessReceivedCommands+0x156>
 8006102:	a201      	add	r2, pc, #4	@ (adr r2, 8006108 <prvProcessReceivedCommands+0x40>)
 8006104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006108:	0800612d 	.word	0x0800612d
 800610c:	0800612d 	.word	0x0800612d
 8006110:	08006195 	.word	0x08006195
 8006114:	080061a9 	.word	0x080061a9
 8006118:	080061f5 	.word	0x080061f5
 800611c:	0800612d 	.word	0x0800612d
 8006120:	0800612d 	.word	0x0800612d
 8006124:	08006195 	.word	0x08006195
 8006128:	080061a9 	.word	0x080061a9
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006132:	f043 0301 	orr.w	r3, r3, #1
 8006136:	b2da      	uxtb	r2, r3
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	18d1      	adds	r1, r2, r3
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	69ba      	ldr	r2, [r7, #24]
 800614a:	69f8      	ldr	r0, [r7, #28]
 800614c:	f7ff ff7a 	bl	8006044 <prvInsertTimerInActiveList>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d065      	beq.n	8006222 <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800615c:	f003 0304 	and.w	r3, r3, #4
 8006160:	2b00      	cmp	r3, #0
 8006162:	d009      	beq.n	8006178 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	4413      	add	r3, r2
 800616c:	69ba      	ldr	r2, [r7, #24]
 800616e:	4619      	mov	r1, r3
 8006170:	69f8      	ldr	r0, [r7, #28]
 8006172:	f7ff fe6f 	bl	8005e54 <prvReloadTimer>
 8006176:	e008      	b.n	800618a <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800617e:	f023 0301 	bic.w	r3, r3, #1
 8006182:	b2da      	uxtb	r2, r3
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	69f8      	ldr	r0, [r7, #28]
 8006190:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8006192:	e046      	b.n	8006222 <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800619a:	f023 0301 	bic.w	r3, r3, #1
 800619e:	b2da      	uxtb	r2, r3
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80061a6:	e03d      	b.n	8006224 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061ae:	f043 0301 	orr.w	r3, r3, #1
 80061b2:	b2da      	uxtb	r2, r3
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10b      	bne.n	80061e0 <prvProcessReceivedCommands+0x118>
        __asm volatile
 80061c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061cc:	f383 8811 	msr	BASEPRI, r3
 80061d0:	f3bf 8f6f 	isb	sy
 80061d4:	f3bf 8f4f 	dsb	sy
 80061d8:	617b      	str	r3, [r7, #20]
    }
 80061da:	bf00      	nop
 80061dc:	bf00      	nop
 80061de:	e7fd      	b.n	80061dc <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	699a      	ldr	r2, [r3, #24]
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	18d1      	adds	r1, r2, r3
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	69ba      	ldr	r2, [r7, #24]
 80061ec:	69f8      	ldr	r0, [r7, #28]
 80061ee:	f7ff ff29 	bl	8006044 <prvInsertTimerInActiveList>
                        break;
 80061f2:	e017      	b.n	8006224 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061fa:	f003 0302 	and.w	r3, r3, #2
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d103      	bne.n	800620a <prvProcessReceivedCommands+0x142>
                                {
                                    vPortFree( pxTimer );
 8006202:	69f8      	ldr	r0, [r7, #28]
 8006204:	f000 fbbe 	bl	8006984 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8006208:	e00c      	b.n	8006224 <prvProcessReceivedCommands+0x15c>
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006210:	f023 0301 	bic.w	r3, r3, #1
 8006214:	b2da      	uxtb	r2, r3
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800621c:	e002      	b.n	8006224 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 800621e:	bf00      	nop
 8006220:	e000      	b.n	8006224 <prvProcessReceivedCommands+0x15c>
                        break;
 8006222:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006224:	4b08      	ldr	r3, [pc, #32]	@ (8006248 <prvProcessReceivedCommands+0x180>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f107 0108 	add.w	r1, r7, #8
 800622c:	2200      	movs	r2, #0
 800622e:	4618      	mov	r0, r3
 8006230:	f7fd ff84 	bl	800413c <xQueueReceive>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	f47f af4a 	bne.w	80060d0 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	3720      	adds	r7, #32
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	2000027c 	.word	0x2000027c

0800624c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006252:	e009      	b.n	8006268 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006254:	4b0e      	ldr	r3, [pc, #56]	@ (8006290 <prvSwitchTimerLists+0x44>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800625e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006262:	6838      	ldr	r0, [r7, #0]
 8006264:	f7ff fe18 	bl	8005e98 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006268:	4b09      	ldr	r3, [pc, #36]	@ (8006290 <prvSwitchTimerLists+0x44>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d1f0      	bne.n	8006254 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8006272:	4b07      	ldr	r3, [pc, #28]	@ (8006290 <prvSwitchTimerLists+0x44>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8006278:	4b06      	ldr	r3, [pc, #24]	@ (8006294 <prvSwitchTimerLists+0x48>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a04      	ldr	r2, [pc, #16]	@ (8006290 <prvSwitchTimerLists+0x44>)
 800627e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006280:	4a04      	ldr	r2, [pc, #16]	@ (8006294 <prvSwitchTimerLists+0x48>)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6013      	str	r3, [r2, #0]
    }
 8006286:	bf00      	nop
 8006288:	3708      	adds	r7, #8
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	20000274 	.word	0x20000274
 8006294:	20000278 	.word	0x20000278

08006298 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8006298:	b580      	push	{r7, lr}
 800629a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800629c:	f000 f966 	bl	800656c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80062a0:	4b12      	ldr	r3, [pc, #72]	@ (80062ec <prvCheckForValidListAndQueue+0x54>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d11d      	bne.n	80062e4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80062a8:	4811      	ldr	r0, [pc, #68]	@ (80062f0 <prvCheckForValidListAndQueue+0x58>)
 80062aa:	f7fd fc03 	bl	8003ab4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80062ae:	4811      	ldr	r0, [pc, #68]	@ (80062f4 <prvCheckForValidListAndQueue+0x5c>)
 80062b0:	f7fd fc00 	bl	8003ab4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80062b4:	4b10      	ldr	r3, [pc, #64]	@ (80062f8 <prvCheckForValidListAndQueue+0x60>)
 80062b6:	4a0e      	ldr	r2, [pc, #56]	@ (80062f0 <prvCheckForValidListAndQueue+0x58>)
 80062b8:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80062ba:	4b10      	ldr	r3, [pc, #64]	@ (80062fc <prvCheckForValidListAndQueue+0x64>)
 80062bc:	4a0d      	ldr	r2, [pc, #52]	@ (80062f4 <prvCheckForValidListAndQueue+0x5c>)
 80062be:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80062c0:	2200      	movs	r2, #0
 80062c2:	210c      	movs	r1, #12
 80062c4:	200a      	movs	r0, #10
 80062c6:	f7fd fd17 	bl	8003cf8 <xQueueGenericCreate>
 80062ca:	4603      	mov	r3, r0
 80062cc:	4a07      	ldr	r2, [pc, #28]	@ (80062ec <prvCheckForValidListAndQueue+0x54>)
 80062ce:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80062d0:	4b06      	ldr	r3, [pc, #24]	@ (80062ec <prvCheckForValidListAndQueue+0x54>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d005      	beq.n	80062e4 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80062d8:	4b04      	ldr	r3, [pc, #16]	@ (80062ec <prvCheckForValidListAndQueue+0x54>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4908      	ldr	r1, [pc, #32]	@ (8006300 <prvCheckForValidListAndQueue+0x68>)
 80062de:	4618      	mov	r0, r3
 80062e0:	f7fe f9d8 	bl	8004694 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80062e4:	f000 f974 	bl	80065d0 <vPortExitCritical>
    }
 80062e8:	bf00      	nop
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	2000027c 	.word	0x2000027c
 80062f0:	2000024c 	.word	0x2000024c
 80062f4:	20000260 	.word	0x20000260
 80062f8:	20000274 	.word	0x20000274
 80062fc:	20000278 	.word	0x20000278
 8006300:	08006d1c 	.word	0x08006d1c

08006304 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8006304:	b480      	push	{r7}
 8006306:	b085      	sub	sp, #20
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	3b04      	subs	r3, #4
 8006314:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800631c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	3b04      	subs	r3, #4
 8006322:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	f023 0201 	bic.w	r2, r3, #1
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	3b04      	subs	r3, #4
 8006332:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8006334:	4a0c      	ldr	r2, [pc, #48]	@ (8006368 <pxPortInitialiseStack+0x64>)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	3b14      	subs	r3, #20
 800633e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	3b04      	subs	r3, #4
 800634a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f06f 0202 	mvn.w	r2, #2
 8006352:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	3b20      	subs	r3, #32
 8006358:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800635a:	68fb      	ldr	r3, [r7, #12]
}
 800635c:	4618      	mov	r0, r3
 800635e:	3714      	adds	r7, #20
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr
 8006368:	0800636d 	.word	0x0800636d

0800636c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800636c:	b480      	push	{r7}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8006372:	2300      	movs	r3, #0
 8006374:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8006376:	4b13      	ldr	r3, [pc, #76]	@ (80063c4 <prvTaskExitError+0x58>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800637e:	d00b      	beq.n	8006398 <prvTaskExitError+0x2c>
        __asm volatile
 8006380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006384:	f383 8811 	msr	BASEPRI, r3
 8006388:	f3bf 8f6f 	isb	sy
 800638c:	f3bf 8f4f 	dsb	sy
 8006390:	60fb      	str	r3, [r7, #12]
    }
 8006392:	bf00      	nop
 8006394:	bf00      	nop
 8006396:	e7fd      	b.n	8006394 <prvTaskExitError+0x28>
        __asm volatile
 8006398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800639c:	f383 8811 	msr	BASEPRI, r3
 80063a0:	f3bf 8f6f 	isb	sy
 80063a4:	f3bf 8f4f 	dsb	sy
 80063a8:	60bb      	str	r3, [r7, #8]
    }
 80063aa:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80063ac:	bf00      	nop
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d0fc      	beq.n	80063ae <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80063b4:	bf00      	nop
 80063b6:	bf00      	nop
 80063b8:	3714      	adds	r7, #20
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop
 80063c4:	20000010 	.word	0x20000010
	...

080063d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80063d0:	4b07      	ldr	r3, [pc, #28]	@ (80063f0 <pxCurrentTCBConst2>)
 80063d2:	6819      	ldr	r1, [r3, #0]
 80063d4:	6808      	ldr	r0, [r1, #0]
 80063d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063da:	f380 8809 	msr	PSP, r0
 80063de:	f3bf 8f6f 	isb	sy
 80063e2:	f04f 0000 	mov.w	r0, #0
 80063e6:	f380 8811 	msr	BASEPRI, r0
 80063ea:	4770      	bx	lr
 80063ec:	f3af 8000 	nop.w

080063f0 <pxCurrentTCBConst2>:
 80063f0:	20000148 	.word	0x20000148
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80063f4:	bf00      	nop
 80063f6:	bf00      	nop

080063f8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80063f8:	4808      	ldr	r0, [pc, #32]	@ (800641c <prvPortStartFirstTask+0x24>)
 80063fa:	6800      	ldr	r0, [r0, #0]
 80063fc:	6800      	ldr	r0, [r0, #0]
 80063fe:	f380 8808 	msr	MSP, r0
 8006402:	f04f 0000 	mov.w	r0, #0
 8006406:	f380 8814 	msr	CONTROL, r0
 800640a:	b662      	cpsie	i
 800640c:	b661      	cpsie	f
 800640e:	f3bf 8f4f 	dsb	sy
 8006412:	f3bf 8f6f 	isb	sy
 8006416:	df00      	svc	0
 8006418:	bf00      	nop
 800641a:	0000      	.short	0x0000
 800641c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8006420:	bf00      	nop
 8006422:	bf00      	nop

08006424 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b086      	sub	sp, #24
 8006428:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800642a:	4b47      	ldr	r3, [pc, #284]	@ (8006548 <xPortStartScheduler+0x124>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a47      	ldr	r2, [pc, #284]	@ (800654c <xPortStartScheduler+0x128>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d10b      	bne.n	800644c <xPortStartScheduler+0x28>
        __asm volatile
 8006434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006438:	f383 8811 	msr	BASEPRI, r3
 800643c:	f3bf 8f6f 	isb	sy
 8006440:	f3bf 8f4f 	dsb	sy
 8006444:	613b      	str	r3, [r7, #16]
    }
 8006446:	bf00      	nop
 8006448:	bf00      	nop
 800644a:	e7fd      	b.n	8006448 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800644c:	4b3e      	ldr	r3, [pc, #248]	@ (8006548 <xPortStartScheduler+0x124>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a3f      	ldr	r2, [pc, #252]	@ (8006550 <xPortStartScheduler+0x12c>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d10b      	bne.n	800646e <xPortStartScheduler+0x4a>
        __asm volatile
 8006456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
 8006466:	60fb      	str	r3, [r7, #12]
    }
 8006468:	bf00      	nop
 800646a:	bf00      	nop
 800646c:	e7fd      	b.n	800646a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800646e:	4b39      	ldr	r3, [pc, #228]	@ (8006554 <xPortStartScheduler+0x130>)
 8006470:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	b2db      	uxtb	r3, r3
 8006478:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	22ff      	movs	r2, #255	@ 0xff
 800647e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	781b      	ldrb	r3, [r3, #0]
 8006484:	b2db      	uxtb	r3, r3
 8006486:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006488:	78fb      	ldrb	r3, [r7, #3]
 800648a:	b2db      	uxtb	r3, r3
 800648c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006490:	b2da      	uxtb	r2, r3
 8006492:	4b31      	ldr	r3, [pc, #196]	@ (8006558 <xPortStartScheduler+0x134>)
 8006494:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006496:	4b31      	ldr	r3, [pc, #196]	@ (800655c <xPortStartScheduler+0x138>)
 8006498:	2207      	movs	r2, #7
 800649a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800649c:	e009      	b.n	80064b2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 800649e:	4b2f      	ldr	r3, [pc, #188]	@ (800655c <xPortStartScheduler+0x138>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	3b01      	subs	r3, #1
 80064a4:	4a2d      	ldr	r2, [pc, #180]	@ (800655c <xPortStartScheduler+0x138>)
 80064a6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80064a8:	78fb      	ldrb	r3, [r7, #3]
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	005b      	lsls	r3, r3, #1
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80064b2:	78fb      	ldrb	r3, [r7, #3]
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ba:	2b80      	cmp	r3, #128	@ 0x80
 80064bc:	d0ef      	beq.n	800649e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80064be:	4b27      	ldr	r3, [pc, #156]	@ (800655c <xPortStartScheduler+0x138>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f1c3 0307 	rsb	r3, r3, #7
 80064c6:	2b04      	cmp	r3, #4
 80064c8:	d00b      	beq.n	80064e2 <xPortStartScheduler+0xbe>
        __asm volatile
 80064ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ce:	f383 8811 	msr	BASEPRI, r3
 80064d2:	f3bf 8f6f 	isb	sy
 80064d6:	f3bf 8f4f 	dsb	sy
 80064da:	60bb      	str	r3, [r7, #8]
    }
 80064dc:	bf00      	nop
 80064de:	bf00      	nop
 80064e0:	e7fd      	b.n	80064de <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80064e2:	4b1e      	ldr	r3, [pc, #120]	@ (800655c <xPortStartScheduler+0x138>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	021b      	lsls	r3, r3, #8
 80064e8:	4a1c      	ldr	r2, [pc, #112]	@ (800655c <xPortStartScheduler+0x138>)
 80064ea:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80064ec:	4b1b      	ldr	r3, [pc, #108]	@ (800655c <xPortStartScheduler+0x138>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80064f4:	4a19      	ldr	r2, [pc, #100]	@ (800655c <xPortStartScheduler+0x138>)
 80064f6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	b2da      	uxtb	r2, r3
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	701a      	strb	r2, [r3, #0]
        }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8006500:	4b17      	ldr	r3, [pc, #92]	@ (8006560 <xPortStartScheduler+0x13c>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a16      	ldr	r2, [pc, #88]	@ (8006560 <xPortStartScheduler+0x13c>)
 8006506:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800650a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800650c:	4b14      	ldr	r3, [pc, #80]	@ (8006560 <xPortStartScheduler+0x13c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a13      	ldr	r2, [pc, #76]	@ (8006560 <xPortStartScheduler+0x13c>)
 8006512:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006516:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8006518:	f000 f8e0 	bl	80066dc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800651c:	4b11      	ldr	r3, [pc, #68]	@ (8006564 <xPortStartScheduler+0x140>)
 800651e:	2200      	movs	r2, #0
 8006520:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8006522:	f000 f8ff 	bl	8006724 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006526:	4b10      	ldr	r3, [pc, #64]	@ (8006568 <xPortStartScheduler+0x144>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a0f      	ldr	r2, [pc, #60]	@ (8006568 <xPortStartScheduler+0x144>)
 800652c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006530:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8006532:	f7ff ff61 	bl	80063f8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8006536:	f7fe fd33 	bl	8004fa0 <vTaskSwitchContext>
    prvTaskExitError();
 800653a:	f7ff ff17 	bl	800636c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	e000ed00 	.word	0xe000ed00
 800654c:	410fc271 	.word	0x410fc271
 8006550:	410fc270 	.word	0x410fc270
 8006554:	e000e400 	.word	0xe000e400
 8006558:	20000288 	.word	0x20000288
 800655c:	2000028c 	.word	0x2000028c
 8006560:	e000ed20 	.word	0xe000ed20
 8006564:	20000010 	.word	0x20000010
 8006568:	e000ef34 	.word	0xe000ef34

0800656c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
        __asm volatile
 8006572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006576:	f383 8811 	msr	BASEPRI, r3
 800657a:	f3bf 8f6f 	isb	sy
 800657e:	f3bf 8f4f 	dsb	sy
 8006582:	607b      	str	r3, [r7, #4]
    }
 8006584:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8006586:	4b10      	ldr	r3, [pc, #64]	@ (80065c8 <vPortEnterCritical+0x5c>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	3301      	adds	r3, #1
 800658c:	4a0e      	ldr	r2, [pc, #56]	@ (80065c8 <vPortEnterCritical+0x5c>)
 800658e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8006590:	4b0d      	ldr	r3, [pc, #52]	@ (80065c8 <vPortEnterCritical+0x5c>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d110      	bne.n	80065ba <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006598:	4b0c      	ldr	r3, [pc, #48]	@ (80065cc <vPortEnterCritical+0x60>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00b      	beq.n	80065ba <vPortEnterCritical+0x4e>
        __asm volatile
 80065a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a6:	f383 8811 	msr	BASEPRI, r3
 80065aa:	f3bf 8f6f 	isb	sy
 80065ae:	f3bf 8f4f 	dsb	sy
 80065b2:	603b      	str	r3, [r7, #0]
    }
 80065b4:	bf00      	nop
 80065b6:	bf00      	nop
 80065b8:	e7fd      	b.n	80065b6 <vPortEnterCritical+0x4a>
    }
}
 80065ba:	bf00      	nop
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	20000010 	.word	0x20000010
 80065cc:	e000ed04 	.word	0xe000ed04

080065d0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80065d6:	4b12      	ldr	r3, [pc, #72]	@ (8006620 <vPortExitCritical+0x50>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10b      	bne.n	80065f6 <vPortExitCritical+0x26>
        __asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	607b      	str	r3, [r7, #4]
    }
 80065f0:	bf00      	nop
 80065f2:	bf00      	nop
 80065f4:	e7fd      	b.n	80065f2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80065f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006620 <vPortExitCritical+0x50>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	3b01      	subs	r3, #1
 80065fc:	4a08      	ldr	r2, [pc, #32]	@ (8006620 <vPortExitCritical+0x50>)
 80065fe:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8006600:	4b07      	ldr	r3, [pc, #28]	@ (8006620 <vPortExitCritical+0x50>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d105      	bne.n	8006614 <vPortExitCritical+0x44>
 8006608:	2300      	movs	r3, #0
 800660a:	603b      	str	r3, [r7, #0]
        __asm volatile
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	f383 8811 	msr	BASEPRI, r3
    }
 8006612:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr
 8006620:	20000010 	.word	0x20000010
	...

08006630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8006630:	f3ef 8009 	mrs	r0, PSP
 8006634:	f3bf 8f6f 	isb	sy
 8006638:	4b15      	ldr	r3, [pc, #84]	@ (8006690 <pxCurrentTCBConst>)
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	f01e 0f10 	tst.w	lr, #16
 8006640:	bf08      	it	eq
 8006642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800664a:	6010      	str	r0, [r2, #0]
 800664c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006650:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006654:	f380 8811 	msr	BASEPRI, r0
 8006658:	f3bf 8f4f 	dsb	sy
 800665c:	f3bf 8f6f 	isb	sy
 8006660:	f7fe fc9e 	bl	8004fa0 <vTaskSwitchContext>
 8006664:	f04f 0000 	mov.w	r0, #0
 8006668:	f380 8811 	msr	BASEPRI, r0
 800666c:	bc09      	pop	{r0, r3}
 800666e:	6819      	ldr	r1, [r3, #0]
 8006670:	6808      	ldr	r0, [r1, #0]
 8006672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006676:	f01e 0f10 	tst.w	lr, #16
 800667a:	bf08      	it	eq
 800667c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006680:	f380 8809 	msr	PSP, r0
 8006684:	f3bf 8f6f 	isb	sy
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop
 800668c:	f3af 8000 	nop.w

08006690 <pxCurrentTCBConst>:
 8006690:	20000148 	.word	0x20000148
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006694:	bf00      	nop
 8006696:	bf00      	nop

08006698 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
        __asm volatile
 800669e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a2:	f383 8811 	msr	BASEPRI, r3
 80066a6:	f3bf 8f6f 	isb	sy
 80066aa:	f3bf 8f4f 	dsb	sy
 80066ae:	607b      	str	r3, [r7, #4]
    }
 80066b0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80066b2:	f7fe fb5d 	bl	8004d70 <xTaskIncrementTick>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d003      	beq.n	80066c4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80066bc:	4b06      	ldr	r3, [pc, #24]	@ (80066d8 <SysTick_Handler+0x40>)
 80066be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066c2:	601a      	str	r2, [r3, #0]
 80066c4:	2300      	movs	r3, #0
 80066c6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	f383 8811 	msr	BASEPRI, r3
    }
 80066ce:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80066d0:	bf00      	nop
 80066d2:	3708      	adds	r7, #8
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	e000ed04 	.word	0xe000ed04

080066dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80066dc:	b480      	push	{r7}
 80066de:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80066e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006710 <vPortSetupTimerInterrupt+0x34>)
 80066e2:	2200      	movs	r2, #0
 80066e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80066e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006714 <vPortSetupTimerInterrupt+0x38>)
 80066e8:	2200      	movs	r2, #0
 80066ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80066ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006718 <vPortSetupTimerInterrupt+0x3c>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a0a      	ldr	r2, [pc, #40]	@ (800671c <vPortSetupTimerInterrupt+0x40>)
 80066f2:	fba2 2303 	umull	r2, r3, r2, r3
 80066f6:	099b      	lsrs	r3, r3, #6
 80066f8:	4a09      	ldr	r2, [pc, #36]	@ (8006720 <vPortSetupTimerInterrupt+0x44>)
 80066fa:	3b01      	subs	r3, #1
 80066fc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80066fe:	4b04      	ldr	r3, [pc, #16]	@ (8006710 <vPortSetupTimerInterrupt+0x34>)
 8006700:	2207      	movs	r2, #7
 8006702:	601a      	str	r2, [r3, #0]
}
 8006704:	bf00      	nop
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop
 8006710:	e000e010 	.word	0xe000e010
 8006714:	e000e018 	.word	0xe000e018
 8006718:	20000000 	.word	0x20000000
 800671c:	10624dd3 	.word	0x10624dd3
 8006720:	e000e014 	.word	0xe000e014

08006724 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006724:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006734 <vPortEnableVFP+0x10>
 8006728:	6801      	ldr	r1, [r0, #0]
 800672a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800672e:	6001      	str	r1, [r0, #0]
 8006730:	4770      	bx	lr
 8006732:	0000      	.short	0x0000
 8006734:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8006738:	bf00      	nop
 800673a:	bf00      	nop

0800673c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800673c:	b480      	push	{r7}
 800673e:	b085      	sub	sp, #20
 8006740:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8006742:	f3ef 8305 	mrs	r3, IPSR
 8006746:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2b0f      	cmp	r3, #15
 800674c:	d915      	bls.n	800677a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800674e:	4a18      	ldr	r2, [pc, #96]	@ (80067b0 <vPortValidateInterruptPriority+0x74>)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	4413      	add	r3, r2
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006758:	4b16      	ldr	r3, [pc, #88]	@ (80067b4 <vPortValidateInterruptPriority+0x78>)
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	7afa      	ldrb	r2, [r7, #11]
 800675e:	429a      	cmp	r2, r3
 8006760:	d20b      	bcs.n	800677a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8006762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006766:	f383 8811 	msr	BASEPRI, r3
 800676a:	f3bf 8f6f 	isb	sy
 800676e:	f3bf 8f4f 	dsb	sy
 8006772:	607b      	str	r3, [r7, #4]
    }
 8006774:	bf00      	nop
 8006776:	bf00      	nop
 8006778:	e7fd      	b.n	8006776 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800677a:	4b0f      	ldr	r3, [pc, #60]	@ (80067b8 <vPortValidateInterruptPriority+0x7c>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006782:	4b0e      	ldr	r3, [pc, #56]	@ (80067bc <vPortValidateInterruptPriority+0x80>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	429a      	cmp	r2, r3
 8006788:	d90b      	bls.n	80067a2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 800678a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800678e:	f383 8811 	msr	BASEPRI, r3
 8006792:	f3bf 8f6f 	isb	sy
 8006796:	f3bf 8f4f 	dsb	sy
 800679a:	603b      	str	r3, [r7, #0]
    }
 800679c:	bf00      	nop
 800679e:	bf00      	nop
 80067a0:	e7fd      	b.n	800679e <vPortValidateInterruptPriority+0x62>
    }
 80067a2:	bf00      	nop
 80067a4:	3714      	adds	r7, #20
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	e000e3f0 	.word	0xe000e3f0
 80067b4:	20000288 	.word	0x20000288
 80067b8:	e000ed0c 	.word	0xe000ed0c
 80067bc:	2000028c 	.word	0x2000028c

080067c0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b08a      	sub	sp, #40	@ 0x28
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80067c8:	2300      	movs	r3, #0
 80067ca:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80067cc:	f7fe f9b6 	bl	8004b3c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80067d0:	4b66      	ldr	r3, [pc, #408]	@ (800696c <pvPortMalloc+0x1ac>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d101      	bne.n	80067dc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80067d8:	f000 f938 	bl	8006a4c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80067dc:	4b64      	ldr	r3, [pc, #400]	@ (8006970 <pvPortMalloc+0x1b0>)
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4013      	ands	r3, r2
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f040 80a9 	bne.w	800693c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d02e      	beq.n	800684e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80067f0:	2208      	movs	r2, #8
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d228      	bcs.n	800684e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 80067fc:	2208      	movs	r2, #8
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4413      	add	r3, r2
 8006802:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f003 0307 	and.w	r3, r3, #7
 800680a:	2b00      	cmp	r3, #0
 800680c:	d022      	beq.n	8006854 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f023 0307 	bic.w	r3, r3, #7
 8006814:	3308      	adds	r3, #8
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	429a      	cmp	r2, r3
 800681a:	d215      	bcs.n	8006848 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f023 0307 	bic.w	r3, r3, #7
 8006822:	3308      	adds	r3, #8
 8006824:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f003 0307 	and.w	r3, r3, #7
 800682c:	2b00      	cmp	r3, #0
 800682e:	d011      	beq.n	8006854 <pvPortMalloc+0x94>
        __asm volatile
 8006830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006834:	f383 8811 	msr	BASEPRI, r3
 8006838:	f3bf 8f6f 	isb	sy
 800683c:	f3bf 8f4f 	dsb	sy
 8006840:	617b      	str	r3, [r7, #20]
    }
 8006842:	bf00      	nop
 8006844:	bf00      	nop
 8006846:	e7fd      	b.n	8006844 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8006848:	2300      	movs	r3, #0
 800684a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800684c:	e002      	b.n	8006854 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 800684e:	2300      	movs	r3, #0
 8006850:	607b      	str	r3, [r7, #4]
 8006852:	e000      	b.n	8006856 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006854:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d06f      	beq.n	800693c <pvPortMalloc+0x17c>
 800685c:	4b45      	ldr	r3, [pc, #276]	@ (8006974 <pvPortMalloc+0x1b4>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	429a      	cmp	r2, r3
 8006864:	d86a      	bhi.n	800693c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8006866:	4b44      	ldr	r3, [pc, #272]	@ (8006978 <pvPortMalloc+0x1b8>)
 8006868:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800686a:	4b43      	ldr	r3, [pc, #268]	@ (8006978 <pvPortMalloc+0x1b8>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006870:	e004      	b.n	800687c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8006872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006874:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8006876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800687c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	429a      	cmp	r2, r3
 8006884:	d903      	bls.n	800688e <pvPortMalloc+0xce>
 8006886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d1f1      	bne.n	8006872 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800688e:	4b37      	ldr	r3, [pc, #220]	@ (800696c <pvPortMalloc+0x1ac>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006894:	429a      	cmp	r2, r3
 8006896:	d051      	beq.n	800693c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006898:	6a3b      	ldr	r3, [r7, #32]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2208      	movs	r2, #8
 800689e:	4413      	add	r3, r2
 80068a0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80068a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	6a3b      	ldr	r3, [r7, #32]
 80068a8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80068aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ac:	685a      	ldr	r2, [r3, #4]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	1ad2      	subs	r2, r2, r3
 80068b2:	2308      	movs	r3, #8
 80068b4:	005b      	lsls	r3, r3, #1
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d920      	bls.n	80068fc <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80068ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4413      	add	r3, r2
 80068c0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	f003 0307 	and.w	r3, r3, #7
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00b      	beq.n	80068e4 <pvPortMalloc+0x124>
        __asm volatile
 80068cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d0:	f383 8811 	msr	BASEPRI, r3
 80068d4:	f3bf 8f6f 	isb	sy
 80068d8:	f3bf 8f4f 	dsb	sy
 80068dc:	613b      	str	r3, [r7, #16]
    }
 80068de:	bf00      	nop
 80068e0:	bf00      	nop
 80068e2:	e7fd      	b.n	80068e0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80068e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e6:	685a      	ldr	r2, [r3, #4]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	1ad2      	subs	r2, r2, r3
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80068f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80068f6:	69b8      	ldr	r0, [r7, #24]
 80068f8:	f000 f90a 	bl	8006b10 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80068fc:	4b1d      	ldr	r3, [pc, #116]	@ (8006974 <pvPortMalloc+0x1b4>)
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	4a1b      	ldr	r2, [pc, #108]	@ (8006974 <pvPortMalloc+0x1b4>)
 8006908:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800690a:	4b1a      	ldr	r3, [pc, #104]	@ (8006974 <pvPortMalloc+0x1b4>)
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	4b1b      	ldr	r3, [pc, #108]	@ (800697c <pvPortMalloc+0x1bc>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	429a      	cmp	r2, r3
 8006914:	d203      	bcs.n	800691e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006916:	4b17      	ldr	r3, [pc, #92]	@ (8006974 <pvPortMalloc+0x1b4>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a18      	ldr	r2, [pc, #96]	@ (800697c <pvPortMalloc+0x1bc>)
 800691c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800691e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006920:	685a      	ldr	r2, [r3, #4]
 8006922:	4b13      	ldr	r3, [pc, #76]	@ (8006970 <pvPortMalloc+0x1b0>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	431a      	orrs	r2, r3
 8006928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800692c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692e:	2200      	movs	r2, #0
 8006930:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8006932:	4b13      	ldr	r3, [pc, #76]	@ (8006980 <pvPortMalloc+0x1c0>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	3301      	adds	r3, #1
 8006938:	4a11      	ldr	r2, [pc, #68]	@ (8006980 <pvPortMalloc+0x1c0>)
 800693a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800693c:	f7fe f90c 	bl	8004b58 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	f003 0307 	and.w	r3, r3, #7
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00b      	beq.n	8006962 <pvPortMalloc+0x1a2>
        __asm volatile
 800694a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800694e:	f383 8811 	msr	BASEPRI, r3
 8006952:	f3bf 8f6f 	isb	sy
 8006956:	f3bf 8f4f 	dsb	sy
 800695a:	60fb      	str	r3, [r7, #12]
    }
 800695c:	bf00      	nop
 800695e:	bf00      	nop
 8006960:	e7fd      	b.n	800695e <pvPortMalloc+0x19e>
    return pvReturn;
 8006962:	69fb      	ldr	r3, [r7, #28]
}
 8006964:	4618      	mov	r0, r3
 8006966:	3728      	adds	r7, #40	@ 0x28
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}
 800696c:	20012e98 	.word	0x20012e98
 8006970:	20012eac 	.word	0x20012eac
 8006974:	20012e9c 	.word	0x20012e9c
 8006978:	20012e90 	.word	0x20012e90
 800697c:	20012ea0 	.word	0x20012ea0
 8006980:	20012ea4 	.word	0x20012ea4

08006984 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b086      	sub	sp, #24
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d04f      	beq.n	8006a36 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8006996:	2308      	movs	r3, #8
 8006998:	425b      	negs	r3, r3
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	4413      	add	r3, r2
 800699e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	685a      	ldr	r2, [r3, #4]
 80069a8:	4b25      	ldr	r3, [pc, #148]	@ (8006a40 <vPortFree+0xbc>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4013      	ands	r3, r2
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d10b      	bne.n	80069ca <vPortFree+0x46>
        __asm volatile
 80069b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b6:	f383 8811 	msr	BASEPRI, r3
 80069ba:	f3bf 8f6f 	isb	sy
 80069be:	f3bf 8f4f 	dsb	sy
 80069c2:	60fb      	str	r3, [r7, #12]
    }
 80069c4:	bf00      	nop
 80069c6:	bf00      	nop
 80069c8:	e7fd      	b.n	80069c6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d00b      	beq.n	80069ea <vPortFree+0x66>
        __asm volatile
 80069d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d6:	f383 8811 	msr	BASEPRI, r3
 80069da:	f3bf 8f6f 	isb	sy
 80069de:	f3bf 8f4f 	dsb	sy
 80069e2:	60bb      	str	r3, [r7, #8]
    }
 80069e4:	bf00      	nop
 80069e6:	bf00      	nop
 80069e8:	e7fd      	b.n	80069e6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	685a      	ldr	r2, [r3, #4]
 80069ee:	4b14      	ldr	r3, [pc, #80]	@ (8006a40 <vPortFree+0xbc>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4013      	ands	r3, r2
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d01e      	beq.n	8006a36 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d11a      	bne.n	8006a36 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	685a      	ldr	r2, [r3, #4]
 8006a04:	4b0e      	ldr	r3, [pc, #56]	@ (8006a40 <vPortFree+0xbc>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	43db      	mvns	r3, r3
 8006a0a:	401a      	ands	r2, r3
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8006a10:	f7fe f894 	bl	8004b3c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	4b0a      	ldr	r3, [pc, #40]	@ (8006a44 <vPortFree+0xc0>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	4a09      	ldr	r2, [pc, #36]	@ (8006a44 <vPortFree+0xc0>)
 8006a20:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a22:	6938      	ldr	r0, [r7, #16]
 8006a24:	f000 f874 	bl	8006b10 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006a28:	4b07      	ldr	r3, [pc, #28]	@ (8006a48 <vPortFree+0xc4>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	3301      	adds	r3, #1
 8006a2e:	4a06      	ldr	r2, [pc, #24]	@ (8006a48 <vPortFree+0xc4>)
 8006a30:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006a32:	f7fe f891 	bl	8004b58 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006a36:	bf00      	nop
 8006a38:	3718      	adds	r7, #24
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	20012eac 	.word	0x20012eac
 8006a44:	20012e9c 	.word	0x20012e9c
 8006a48:	20012ea8 	.word	0x20012ea8

08006a4c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b085      	sub	sp, #20
 8006a50:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a52:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8006a56:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8006a58:	4b27      	ldr	r3, [pc, #156]	@ (8006af8 <prvHeapInit+0xac>)
 8006a5a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f003 0307 	and.w	r3, r3, #7
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00c      	beq.n	8006a80 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	3307      	adds	r3, #7
 8006a6a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f023 0307 	bic.w	r3, r3, #7
 8006a72:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006a74:	68ba      	ldr	r2, [r7, #8]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	4a1f      	ldr	r2, [pc, #124]	@ (8006af8 <prvHeapInit+0xac>)
 8006a7c:	4413      	add	r3, r2
 8006a7e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006a84:	4a1d      	ldr	r2, [pc, #116]	@ (8006afc <prvHeapInit+0xb0>)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8006a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8006afc <prvHeapInit+0xb0>)
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	4413      	add	r3, r2
 8006a96:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8006a98:	2208      	movs	r2, #8
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	1a9b      	subs	r3, r3, r2
 8006a9e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f023 0307 	bic.w	r3, r3, #7
 8006aa6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	4a15      	ldr	r2, [pc, #84]	@ (8006b00 <prvHeapInit+0xb4>)
 8006aac:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8006aae:	4b14      	ldr	r3, [pc, #80]	@ (8006b00 <prvHeapInit+0xb4>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8006ab6:	4b12      	ldr	r3, [pc, #72]	@ (8006b00 <prvHeapInit+0xb4>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2200      	movs	r2, #0
 8006abc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	1ad2      	subs	r2, r2, r3
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006acc:	4b0c      	ldr	r3, [pc, #48]	@ (8006b00 <prvHeapInit+0xb4>)
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	4a0a      	ldr	r2, [pc, #40]	@ (8006b04 <prvHeapInit+0xb8>)
 8006ada:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	4a09      	ldr	r2, [pc, #36]	@ (8006b08 <prvHeapInit+0xbc>)
 8006ae2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ae4:	4b09      	ldr	r3, [pc, #36]	@ (8006b0c <prvHeapInit+0xc0>)
 8006ae6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006aea:	601a      	str	r2, [r3, #0]
}
 8006aec:	bf00      	nop
 8006aee:	3714      	adds	r7, #20
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr
 8006af8:	20000290 	.word	0x20000290
 8006afc:	20012e90 	.word	0x20012e90
 8006b00:	20012e98 	.word	0x20012e98
 8006b04:	20012ea0 	.word	0x20012ea0
 8006b08:	20012e9c 	.word	0x20012e9c
 8006b0c:	20012eac 	.word	0x20012eac

08006b10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b18:	4b28      	ldr	r3, [pc, #160]	@ (8006bbc <prvInsertBlockIntoFreeList+0xac>)
 8006b1a:	60fb      	str	r3, [r7, #12]
 8006b1c:	e002      	b.n	8006b24 <prvInsertBlockIntoFreeList+0x14>
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	60fb      	str	r3, [r7, #12]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d8f7      	bhi.n	8006b1e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	68ba      	ldr	r2, [r7, #8]
 8006b38:	4413      	add	r3, r2
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d108      	bne.n	8006b52 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	685a      	ldr	r2, [r3, #4]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	441a      	add	r2, r3
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	441a      	add	r2, r3
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d118      	bne.n	8006b98 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	4b15      	ldr	r3, [pc, #84]	@ (8006bc0 <prvInsertBlockIntoFreeList+0xb0>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d00d      	beq.n	8006b8e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	685a      	ldr	r2, [r3, #4]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	441a      	add	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	601a      	str	r2, [r3, #0]
 8006b8c:	e008      	b.n	8006ba0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006bc0 <prvInsertBlockIntoFreeList+0xb0>)
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	601a      	str	r2, [r3, #0]
 8006b96:	e003      	b.n	8006ba0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8006ba0:	68fa      	ldr	r2, [r7, #12]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d002      	beq.n	8006bae <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006bae:	bf00      	nop
 8006bb0:	3714      	adds	r7, #20
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr
 8006bba:	bf00      	nop
 8006bbc:	20012e90 	.word	0x20012e90
 8006bc0:	20012e98 	.word	0x20012e98

08006bc4 <memset>:
 8006bc4:	4402      	add	r2, r0
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d100      	bne.n	8006bce <memset+0xa>
 8006bcc:	4770      	bx	lr
 8006bce:	f803 1b01 	strb.w	r1, [r3], #1
 8006bd2:	e7f9      	b.n	8006bc8 <memset+0x4>

08006bd4 <__libc_init_array>:
 8006bd4:	b570      	push	{r4, r5, r6, lr}
 8006bd6:	4d0d      	ldr	r5, [pc, #52]	@ (8006c0c <__libc_init_array+0x38>)
 8006bd8:	4c0d      	ldr	r4, [pc, #52]	@ (8006c10 <__libc_init_array+0x3c>)
 8006bda:	1b64      	subs	r4, r4, r5
 8006bdc:	10a4      	asrs	r4, r4, #2
 8006bde:	2600      	movs	r6, #0
 8006be0:	42a6      	cmp	r6, r4
 8006be2:	d109      	bne.n	8006bf8 <__libc_init_array+0x24>
 8006be4:	4d0b      	ldr	r5, [pc, #44]	@ (8006c14 <__libc_init_array+0x40>)
 8006be6:	4c0c      	ldr	r4, [pc, #48]	@ (8006c18 <__libc_init_array+0x44>)
 8006be8:	f000 f826 	bl	8006c38 <_init>
 8006bec:	1b64      	subs	r4, r4, r5
 8006bee:	10a4      	asrs	r4, r4, #2
 8006bf0:	2600      	movs	r6, #0
 8006bf2:	42a6      	cmp	r6, r4
 8006bf4:	d105      	bne.n	8006c02 <__libc_init_array+0x2e>
 8006bf6:	bd70      	pop	{r4, r5, r6, pc}
 8006bf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bfc:	4798      	blx	r3
 8006bfe:	3601      	adds	r6, #1
 8006c00:	e7ee      	b.n	8006be0 <__libc_init_array+0xc>
 8006c02:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c06:	4798      	blx	r3
 8006c08:	3601      	adds	r6, #1
 8006c0a:	e7f2      	b.n	8006bf2 <__libc_init_array+0x1e>
 8006c0c:	08006d44 	.word	0x08006d44
 8006c10:	08006d44 	.word	0x08006d44
 8006c14:	08006d44 	.word	0x08006d44
 8006c18:	08006d48 	.word	0x08006d48

08006c1c <memcpy>:
 8006c1c:	440a      	add	r2, r1
 8006c1e:	4291      	cmp	r1, r2
 8006c20:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006c24:	d100      	bne.n	8006c28 <memcpy+0xc>
 8006c26:	4770      	bx	lr
 8006c28:	b510      	push	{r4, lr}
 8006c2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c32:	4291      	cmp	r1, r2
 8006c34:	d1f9      	bne.n	8006c2a <memcpy+0xe>
 8006c36:	bd10      	pop	{r4, pc}

08006c38 <_init>:
 8006c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c3a:	bf00      	nop
 8006c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c3e:	bc08      	pop	{r3}
 8006c40:	469e      	mov	lr, r3
 8006c42:	4770      	bx	lr

08006c44 <_fini>:
 8006c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c46:	bf00      	nop
 8006c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c4a:	bc08      	pop	{r3}
 8006c4c:	469e      	mov	lr, r3
 8006c4e:	4770      	bx	lr
