XH3
H 1B areas 78 global symbols
M test3threads
O -mmcs51 --model-small
S _SP Def000081
S _PS Def0000BC
S _REN Def00009C
S _OV Def0000D2
S _WR Def0000B6
S _tail Def000027
S _ThreadCreate Ref000000
S _RXD Def0000B0
S _empty Def000022
S _PCON Def000087
S _SBUF Def000099
S _TXD Def0000B1
S _mutex Def000020
S _full Def000021
S _SCON Def000098
S _TCON Def000088
S _TMOD Def000089
S _F0 Def0000D5
S _F1 Def0000D1
S _PSW Def0000D0
S _buf Def000023
S _Bootstrap Ref000000
S _IE0 Def000089
S _IE1 Def00008B
S .__.ABS. Def000000
S _P0 Def000080
S _P1 Def000090
S _P2 Def0000A0
S _B Def0000F0
S _P3 Def0000B0
S _T0 Def0000B4
S _AC Def0000D6
S _T1 Def0000B5
S _EA Def0000AF
S _ACC Def0000E0
S _ET0 Def0000A9
S _TF0 Def00008D
S _ET1 Def0000AB
S _ch Def000028
S _TF1 Def00008F
S _TH0 Def00008C
S _RB8 Def00009A
S _TH1 Def00008D
S _IT0 Def000088
S _EX0 Def0000A8
S _IE Def0000A8
S _IT1 Def00008A
S _TB8 Def00009B
S _EX1 Def0000AA
S _P0_0 Def000080
S _ThreadYield Ref000000
S _num Def000029
S _TL0 Def00008A
S _P0_1 Def000081
S _P1_0 Def000090
S _SM0 Def00009F
S _P Def0000D0
S _TL1 Def00008B
S _P0_2 Def000082
S _P1_1 Def000091
S _SM1 Def00009E
S _P2_0 Def0000A0
S _head Def000026
S _P0_3 Def000083
S _P1_2 Def000092
S _SM2 Def00009D
S _P2_1 Def0000A1
S _P3_0 Def0000B0
S _P0_4 Def000084
S _P1_3 Def000093
S _P2_2 Def0000A2
S _P3_1 Def0000B1
S _P0_5 Def000085
S _P1_4 Def000094
S _P2_3 Def0000A3
S _P3_2 Def0000B2
S _PT0 Def0000B9
S _myTimer0Handler Ref000000
S _P0_6 Def000086
S _P1_5 Def000095
S _P2_4 Def0000A4
S _P3_3 Def0000B3
S _PT1 Def0000BB
S _RS0 Def0000D3
S _P0_7 Def000087
S _TR0 Def00008C
S _P1_6 Def000096
S _P2_5 Def0000A5
S _P3_4 Def0000B4
S _RD Def0000B7
S _RS1 Def0000D4
S _TR1 Def00008E
S _P1_7 Def000097
S _P2_6 Def0000A6
S _P3_5 Def0000B5
S _P2_7 Def0000A7
S _ES Def0000AC
S _P3_6 Def0000B6
S _PX0 Def0000B8
S _IP Def0000B8
S _P3_7 Def0000B7
S _PX1 Def0000BA
S _RI Def000098
S _INT0 Def0000B2
S _DPH Def000083
S _INT1 Def0000B3
S _CY Def0000D7
S _TI Def000099
S _DPL Def000082
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A SSEG size 1 flags 0 addr 0
S __start__stack Def000000
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 0 flags 40 addr 0
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 11 flags 20 addr 0
S __sdcc_program_startup Def00000E
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 3 flags 20 addr 0
A CSEG size 112 flags 20 addr 0
S _main Def0000C9
S __mcs51_genRAMCLEAR Def00010B
S __mcs51_genXINIT Def00010C
S _Producer1 Def000000
S _Producer2 Def000043
S __mcs51_genXRAMCLEAR Def00010D
S _Consumer Def000086
S __sdcc_gsinit_startup Def000107
S _timer0_ISR Def00010E
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00 00
R 00 00 00 02
T 00 00 00
R 00 00 00 03
T 00 00 00
R 00 00 00 04
T 00 00 00
R 00 00 00 06
T 00 00 00
R 00 00 00 06
T 00 00 00
R 00 00 00 0E
T 00 00 00 02 01 07 32
R 00 00 00 0E 00 04 00 17
T 00 00 04
R 00 00 00 0E
T 00 00 0B 02 01 0E
R 00 00 00 0E 00 04 00 17
T 00 00 00 02 00 0E
R 00 00 00 16 00 04 00 0E
T 00 00 0E
R 00 00 00 0E
T 00 00 0E 02 00 C9
R 00 00 00 0E 00 04 00 17
T 00 00 00
R 00 00 00 17
T 00 00 00 75 28 41
R 00 00 00 17
T 00 00 03
R 00 00 00 17
T 00 00 03
R 00 00 00 17
T 00 00 03 E5 22 60 FC 20 E7 F9 15 22 C2 AF
R 00 00 00 17
T 00 00 0E
R 00 00 00 17
T 00 00 0E E5 20 60 FC 20 E7 F9 15 20 E5 26 24 23
R 00 00 00 17
T 00 00 1B F8 A6 28 05 26 74 03 B5 26 03 75 26 00
R 00 00 00 17
T 00 00 28
R 00 00 00 17
T 00 00 28 05 20 D2 AF 05 21 74 5A B5 28 05 75 28
R 00 00 00 17
T 00 00 35 41 80 06
R 00 00 00 17
T 00 00 38
R 00 00 00 17
T 00 00 38 E5 28 FF 04 F5 28
R 00 00 00 17
T 00 00 3E
R 00 00 00 17
T 00 00 3E 12 00 00 80 C0
R 00 00 00 17 02 04 00 32
T 00 00 43
R 00 00 00 17
T 00 00 43 75 29 30
R 00 00 00 17
T 00 00 46
R 00 00 00 17
T 00 00 46
R 00 00 00 17
T 00 00 46 E5 22 60 FC 20 E7 F9 15 22 C2 AF
R 00 00 00 17
T 00 00 51
R 00 00 00 17
T 00 00 51 E5 20 60 FC 20 E7 F9 15 20 E5 26 24 23
R 00 00 00 17
T 00 00 5E F8 A6 29 05 26 74 03 B5 26 03 75 26 00
R 00 00 00 17
T 00 00 6B
R 00 00 00 17
T 00 00 6B 05 20 D2 AF 05 21 74 39 B5 29 05 75 29
R 00 00 00 17
T 00 00 78 30 80 06
R 00 00 00 17
T 00 00 7B
R 00 00 00 17
T 00 00 7B E5 29 FF 04 F5 29
R 00 00 00 17
T 00 00 81
R 00 00 00 17
T 00 00 81 12 00 00 80 C0
R 00 00 00 17 02 04 00 32
T 00 00 86
R 00 00 00 17
T 00 00 86 AE 89 7F 00 43 06 20 8E 89 75 8D FA 75
R 00 00 00 17
T 00 00 93 98 50 D2 8E
R 00 00 00 17
T 00 00 97
R 00 00 00 17
T 00 00 97
R 00 00 00 17
T 00 00 97 E5 21 60 FC 20 E7 F9 15 21 C2 AF
R 00 00 00 17
T 00 00 A2
R 00 00 00 17
T 00 00 A2 E5 20 60 FC 20 E7 F9 15 20 E5 27 24 23
R 00 00 00 17
T 00 00 AF F9 87 99
R 00 00 00 17
T 00 00 B2
R 00 00 00 17
T 00 00 B2 10 99 02 80 FB
R 00 00 00 17
T 00 00 B7
R 00 00 00 17
T 00 00 B7 05 27 74 03 B5 27 03 75 27 00
R 00 00 00 17
T 00 00 C1
R 00 00 00 17
T 00 00 C1 05 20 D2 AF 05 22 80 CE
R 00 00 00 17
T 00 00 C9
R 00 00 00 17
T 00 00 C9 C2 AF 7E 00 7F 00
R 00 00 00 17
T 00 00 CF
R 00 00 00 17
T 00 00 CF C3 EE 94 03 EF 64 80 94 80 50 0D EE 24
R 00 00 00 17
T 00 00 DC 23 F8 76 00 0E BE 00 EB 0F 80 E8
R 00 00 00 17
T 00 00 E7
R 00 00 00 17
T 00 00 E7 75 26 00 75 27 00 75 20 01 75 21 00 75
R 00 00 00 17
T 00 00 F4 22 03 D2 AF 90 00 43 12 00 00 90
R 00 00 00 17 00 08 00 17 02 0B 00 06
T 00 00 FF 00 00 12 00 00 02
R 00 00 00 17 00 03 00 17 02 06 00 06
T 00 01 05 00 86
R 00 00 00 17 00 03 00 17
T 00 01 07
R 00 00 00 17
T 00 01 07 02 00 00 22
R 00 00 00 17 02 04 00 15
T 00 01 0B
R 00 00 00 17
T 00 01 0B 22
R 00 00 00 17
T 00 01 0C
R 00 00 00 17
T 00 01 0C 22
R 00 00 00 17
T 00 01 0D
R 00 00 00 17
T 00 01 0D 22
R 00 00 00 17
T 00 01 0E
R 00 00 00 17
T 00 01 0E 02 00 00 32
R 00 00 00 17 02 04 00 4D
