Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Nov 15 15:50:37 2022
| Host         : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.876        0.000                      0                 9439        0.029        0.000                      0                 9439        9.020        0.000                       0                  3537  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.876        0.000                      0                 9439        0.029        0.000                      0                 9439        9.020        0.000                       0                  3537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.786ns  (logic 7.191ns (45.553%)  route 8.595ns (54.447%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.689     2.983    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.437 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=4, routed)           1.753     7.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/D_road0[37]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/Q_max_reg0[1]_i_6/O
                         net (fo=6, routed)           0.966     8.280    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0_n_75
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35/O
                         net (fo=1, routed)           0.000     8.404    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.917 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.917    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_16/CO[3]
                         net (fo=19, routed)          0.988    10.022    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/QA_0/temp11
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.150    10.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16/O
                         net (fo=5, routed)           0.947    11.120    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.326    11.446 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    11.446    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/x__0_carry_i_12_2[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=15, routed)          0.971    12.948    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/CO[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.072 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9/O
                         net (fo=6, routed)           0.830    13.903    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I1_O)        0.150    14.053 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15/O
                         net (fo=1, routed)           0.807    14.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.326    15.185 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.185    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_3_1[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.718 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.718    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.937 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__1/O[0]
                         net (fo=2, routed)           0.574    16.512    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/gm[8]
    SLICE_X46Y92         LUT3 (Prop_lut3_I1_O)        0.287    16.799 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3/O
                         net (fo=2, routed)           0.759    17.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.328    17.885 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.885    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.435 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.435    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.769 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__2/O[1]
                         net (fo=1, routed)           0.000    18.769    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x[13]
    SLICE_X47Y92         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.477    22.656    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[13]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)        0.062    22.645    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -18.769    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.765ns  (logic 7.170ns (45.481%)  route 8.595ns (54.519%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.689     2.983    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.437 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=4, routed)           1.753     7.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/D_road0[37]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/Q_max_reg0[1]_i_6/O
                         net (fo=6, routed)           0.966     8.280    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0_n_75
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35/O
                         net (fo=1, routed)           0.000     8.404    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.917 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.917    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_16/CO[3]
                         net (fo=19, routed)          0.988    10.022    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/QA_0/temp11
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.150    10.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16/O
                         net (fo=5, routed)           0.947    11.120    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.326    11.446 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    11.446    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/x__0_carry_i_12_2[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=15, routed)          0.971    12.948    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/CO[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.072 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9/O
                         net (fo=6, routed)           0.830    13.903    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I1_O)        0.150    14.053 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15/O
                         net (fo=1, routed)           0.807    14.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.326    15.185 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.185    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_3_1[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.718 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.718    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.937 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__1/O[0]
                         net (fo=2, routed)           0.574    16.512    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/gm[8]
    SLICE_X46Y92         LUT3 (Prop_lut3_I1_O)        0.287    16.799 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3/O
                         net (fo=2, routed)           0.759    17.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.328    17.885 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.885    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.435 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.435    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.748 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__2/O[3]
                         net (fo=1, routed)           0.000    18.748    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x[15]
    SLICE_X47Y92         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.477    22.656    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[15]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)        0.062    22.645    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -18.748    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 7.096ns (45.224%)  route 8.595ns (54.776%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.689     2.983    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.437 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=4, routed)           1.753     7.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/D_road0[37]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/Q_max_reg0[1]_i_6/O
                         net (fo=6, routed)           0.966     8.280    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0_n_75
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35/O
                         net (fo=1, routed)           0.000     8.404    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.917 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.917    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_16/CO[3]
                         net (fo=19, routed)          0.988    10.022    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/QA_0/temp11
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.150    10.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16/O
                         net (fo=5, routed)           0.947    11.120    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.326    11.446 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    11.446    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/x__0_carry_i_12_2[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=15, routed)          0.971    12.948    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/CO[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.072 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9/O
                         net (fo=6, routed)           0.830    13.903    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I1_O)        0.150    14.053 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15/O
                         net (fo=1, routed)           0.807    14.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.326    15.185 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.185    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_3_1[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.718 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.718    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.937 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__1/O[0]
                         net (fo=2, routed)           0.574    16.512    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/gm[8]
    SLICE_X46Y92         LUT3 (Prop_lut3_I1_O)        0.287    16.799 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3/O
                         net (fo=2, routed)           0.759    17.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.328    17.885 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.885    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.435 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.435    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.674 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__2/O[2]
                         net (fo=1, routed)           0.000    18.674    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x[14]
    SLICE_X47Y92         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.477    22.656    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[14]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)        0.062    22.645    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -18.674    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.675ns  (logic 7.080ns (45.168%)  route 8.595ns (54.832%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.689     2.983    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.437 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=4, routed)           1.753     7.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/D_road0[37]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/Q_max_reg0[1]_i_6/O
                         net (fo=6, routed)           0.966     8.280    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0_n_75
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35/O
                         net (fo=1, routed)           0.000     8.404    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.917 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.917    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_16/CO[3]
                         net (fo=19, routed)          0.988    10.022    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/QA_0/temp11
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.150    10.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16/O
                         net (fo=5, routed)           0.947    11.120    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.326    11.446 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    11.446    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/x__0_carry_i_12_2[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=15, routed)          0.971    12.948    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/CO[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.072 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9/O
                         net (fo=6, routed)           0.830    13.903    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I1_O)        0.150    14.053 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15/O
                         net (fo=1, routed)           0.807    14.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.326    15.185 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.185    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_3_1[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.718 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.718    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.937 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__1/O[0]
                         net (fo=2, routed)           0.574    16.512    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/gm[8]
    SLICE_X46Y92         LUT3 (Prop_lut3_I1_O)        0.287    16.799 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3/O
                         net (fo=2, routed)           0.759    17.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.328    17.885 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.885    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.435 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.435    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.658 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__2/O[0]
                         net (fo=1, routed)           0.000    18.658    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x[12]
    SLICE_X47Y92         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.477    22.656    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[12]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)        0.062    22.645    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.542ns  (logic 6.947ns (44.698%)  route 8.595ns (55.302%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.689     2.983    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.437 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=4, routed)           1.753     7.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/D_road0[37]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/Q_max_reg0[1]_i_6/O
                         net (fo=6, routed)           0.966     8.280    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0_n_75
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35/O
                         net (fo=1, routed)           0.000     8.404    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.917 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.917    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_16/CO[3]
                         net (fo=19, routed)          0.988    10.022    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/QA_0/temp11
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.150    10.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16/O
                         net (fo=5, routed)           0.947    11.120    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.326    11.446 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    11.446    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/x__0_carry_i_12_2[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=15, routed)          0.971    12.948    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/CO[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.072 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9/O
                         net (fo=6, routed)           0.830    13.903    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I1_O)        0.150    14.053 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15/O
                         net (fo=1, routed)           0.807    14.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.326    15.185 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.185    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_3_1[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.718 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.718    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.937 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__1/O[0]
                         net (fo=2, routed)           0.574    16.512    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/gm[8]
    SLICE_X46Y92         LUT3 (Prop_lut3_I1_O)        0.287    16.799 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3/O
                         net (fo=2, routed)           0.759    17.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.328    17.885 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.885    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.525 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1/O[3]
                         net (fo=1, routed)           0.000    18.525    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x[11]
    SLICE_X47Y91         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.477    22.656    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X47Y91         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[11]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.062    22.645    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -18.525    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.482ns  (logic 6.887ns (44.484%)  route 8.595ns (55.516%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.689     2.983    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.437 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=4, routed)           1.753     7.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/D_road0[37]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/Q_max_reg0[1]_i_6/O
                         net (fo=6, routed)           0.966     8.280    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0_n_75
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35/O
                         net (fo=1, routed)           0.000     8.404    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.917 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.917    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_16/CO[3]
                         net (fo=19, routed)          0.988    10.022    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/QA_0/temp11
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.150    10.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16/O
                         net (fo=5, routed)           0.947    11.120    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.326    11.446 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    11.446    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/x__0_carry_i_12_2[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=15, routed)          0.971    12.948    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/CO[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.072 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9/O
                         net (fo=6, routed)           0.830    13.903    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I1_O)        0.150    14.053 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15/O
                         net (fo=1, routed)           0.807    14.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.326    15.185 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.185    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_3_1[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.718 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.718    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.937 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__1/O[0]
                         net (fo=2, routed)           0.574    16.512    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/gm[8]
    SLICE_X46Y92         LUT3 (Prop_lut3_I1_O)        0.287    16.799 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3/O
                         net (fo=2, routed)           0.759    17.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.328    17.885 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.885    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.465 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1/O[2]
                         net (fo=1, routed)           0.000    18.465    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x[10]
    SLICE_X47Y91         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.477    22.656    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X47Y91         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[10]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.062    22.645    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.129ns  (logic 6.534ns (43.189%)  route 8.595ns (56.811%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.689     2.983    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.437 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=4, routed)           1.753     7.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/D_road0[37]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/Q_max_reg0[1]_i_6/O
                         net (fo=6, routed)           0.966     8.280    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0_n_75
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35/O
                         net (fo=1, routed)           0.000     8.404    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.917 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.917    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_16/CO[3]
                         net (fo=19, routed)          0.988    10.022    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/QA_0/temp11
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.150    10.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16/O
                         net (fo=5, routed)           0.947    11.120    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.326    11.446 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    11.446    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/x__0_carry_i_12_2[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=15, routed)          0.971    12.948    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/CO[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.072 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9/O
                         net (fo=6, routed)           0.830    13.903    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I1_O)        0.150    14.053 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15/O
                         net (fo=1, routed)           0.807    14.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.326    15.185 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.185    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_3_1[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.718 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.718    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.937 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__1/O[0]
                         net (fo=2, routed)           0.574    16.512    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/gm[8]
    SLICE_X46Y92         LUT3 (Prop_lut3_I1_O)        0.287    16.799 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3/O
                         net (fo=2, routed)           0.759    17.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_3_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.328    17.885 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.885    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1_i_7_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.112 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1/O[1]
                         net (fo=1, routed)           0.000    18.112    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x[9]
    SLICE_X47Y91         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.477    22.656    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X47Y91         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[9]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.062    22.645    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -18.112    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 6.567ns (44.277%)  route 8.265ns (55.723%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.689     2.983    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.437 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=4, routed)           1.753     7.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/D_road0[37]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/Q_max_reg0[1]_i_6/O
                         net (fo=6, routed)           0.966     8.280    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0_n_75
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35/O
                         net (fo=1, routed)           0.000     8.404    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.917 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.917    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_16/CO[3]
                         net (fo=19, routed)          0.988    10.022    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/QA_0/temp11
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.150    10.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16/O
                         net (fo=5, routed)           0.947    11.120    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.326    11.446 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    11.446    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/x__0_carry_i_12_2[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=15, routed)          0.971    12.948    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/CO[0]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.072 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9/O
                         net (fo=6, routed)           0.830    13.903    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_9_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I1_O)        0.150    14.053 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15/O
                         net (fo=1, routed)           0.807    14.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_15_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.326    15.185 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.185    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_3_1[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.763 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0/O[2]
                         net (fo=2, routed)           0.554    16.318    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/gm[6]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.301    16.619 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_1/O
                         net (fo=2, routed)           0.448    17.067    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_1_n_0
    SLICE_X47Y90         LUT4 (Prop_lut4_I3_O)        0.124    17.191 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.191    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_5_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.592 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.592    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.815 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__1/O[0]
                         net (fo=1, routed)           0.000    17.815    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x[8]
    SLICE_X47Y91         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.477    22.656    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X47Y91         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[8]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.062    22.645    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -17.815    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.545ns  (logic 6.751ns (46.414%)  route 7.794ns (53.586%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.689     2.983    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.437 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=4, routed)           1.753     7.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/D_road0[37]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/Q_max_reg0[1]_i_6/O
                         net (fo=6, routed)           0.966     8.280    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0_n_75
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35/O
                         net (fo=1, routed)           0.000     8.404    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.917 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.917    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_16/CO[3]
                         net (fo=19, routed)          0.988    10.022    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/QA_0/temp11
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.150    10.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16/O
                         net (fo=5, routed)           0.947    11.120    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.326    11.446 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    11.446    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/x__0_carry_i_12_2[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=15, routed)          0.994    12.972    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/CO[0]
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.096 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry_i_8/O
                         net (fo=6, routed)           0.765    13.861    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry_i_8_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.150    14.011 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry_i_16/O
                         net (fo=1, routed)           0.642    14.653    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry_i_16_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.326    14.979 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.979    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/S[1]
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.512 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.512    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.731 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry__0/O[0]
                         net (fo=2, routed)           0.446    16.177    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/gm[4]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.295    16.472 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_3/O
                         net (fo=2, routed)           0.293    16.765    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_3_n_0
    SLICE_X47Y90         LUT4 (Prop_lut4_I3_O)        0.124    16.889 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.889    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.529 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0/O[3]
                         net (fo=1, routed)           0.000    17.529    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x[7]
    SLICE_X47Y90         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.476    22.655    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X47Y90         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[7]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)        0.062    22.644    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -17.529    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 6.678ns (46.032%)  route 7.829ns (53.968%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.689     2.983    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.437 f  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=4, routed)           1.753     7.190    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/D_road0[37]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0/Q_max_reg0[1]_i_6/O
                         net (fo=6, routed)           0.966     8.280    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/max0_n_75
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35/O
                         net (fo=1, routed)           0.000     8.404    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_35_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.917 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.917    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_19_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry_i_16/CO[3]
                         net (fo=19, routed)          0.988    10.022    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/QA_0/temp11
    SLICE_X45Y82         LUT3 (Prop_lut3_I1_O)        0.150    10.172 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16/O
                         net (fo=5, routed)           0.947    11.120    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/_carry__0_i_16_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.326    11.446 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    11.446    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/x__0_carry_i_12_2[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=15, routed)          0.994    12.972    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/CO[0]
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.096 f  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry_i_8/O
                         net (fo=6, routed)           0.765    13.861    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry_i_8_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.150    14.011 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry_i_16/O
                         net (fo=1, routed)           0.642    14.653    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry_i_16_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.326    14.979 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/PG_0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.979    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/S[1]
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.557 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__0_carry/O[2]
                         net (fo=2, routed)           0.362    15.919    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/gm[2]
    SLICE_X47Y88         LUT3 (Prop_lut3_I2_O)        0.301    16.220 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry_i_1/O
                         net (fo=2, routed)           0.412    16.632    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry_i_1_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.124    16.756 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry_i_4/O
                         net (fo=1, routed)           0.000    16.756    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry_i_4_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.157 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry/CO[3]
                         net (fo=1, routed)           0.000    17.157    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.491 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x__45_carry__0/O[1]
                         net (fo=1, routed)           0.000    17.491    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x[5]
    SLICE_X47Y90         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.476    22.655    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X47Y90         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[5]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)        0.062    22.644    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/x_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -17.491    
  -------------------------------------------------------------------
                         slack                                  5.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_level_i/Q_Matrix_AXI_0/axi_aram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Q_Matrix_AXI_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.839%)  route 0.219ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.559     0.895    top_level_i/Q_Matrix_AXI_0/axi_aram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y99         FDRE                                         r  top_level_i/Q_Matrix_AXI_0/axi_aram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  top_level_i/Q_Matrix_AXI_0/axi_aram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/Q
                         net (fo=1, routed)           0.219     1.277    top_level_i/Q_Matrix_AXI_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[14]
    RAMB36_X2Y19         RAMB36E1                                     r  top_level_i/Q_Matrix_AXI_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.867     1.233    top_level_i/Q_Matrix_AXI_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  top_level_i/Q_Matrix_AXI_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     1.248    top_level_i/Q_Matrix_AXI_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_level_i/Q_Matrix_AXI_0/axi_aram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Q_Matrix_AXI_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.106%)  route 0.225ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.558     0.894    top_level_i/Q_Matrix_AXI_0/axi_aram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y94         FDRE                                         r  top_level_i/Q_Matrix_AXI_0/axi_aram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_level_i/Q_Matrix_AXI_0/axi_aram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/Q
                         net (fo=1, routed)           0.225     1.283    top_level_i/Q_Matrix_AXI_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y18         RAMB36E1                                     r  top_level_i/Q_Matrix_AXI_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.866     1.232    top_level_i/Q_Matrix_AXI_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  top_level_i/Q_Matrix_AXI_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.247    top_level_i/Q_Matrix_AXI_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg0_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg1_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.427%)  route 0.217ns (60.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.546     0.882    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X45Y78         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg0_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg0_reg[2][2]/Q
                         net (fo=1, routed)           0.217     1.239    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg0_reg[2]_9[2]
    SLICE_X50Y78         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg1_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.808     1.174    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X50Y78         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg1_reg[2][2]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.063     1.202    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg1_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.556     0.892    top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y95         FDRE                                         r  top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.115     1.148    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y95         SRLC32E                                      r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.824     1.190    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y95         SRLC32E                                      r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.574     0.910    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.161    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.844     1.210    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.553     0.889    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/s00_axi_aclk
    SLICE_X53Y99         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]/Q
                         net (fo=3, routed)           0.117     1.147    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.344 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.345    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.399 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.399    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[12]_i_1_n_7
    SLICE_X53Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.907     1.273    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/s00_axi_aclk
    SLICE_X53Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[12]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.706%)  route 0.252ns (66.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.554     0.890    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/s00_axi_aclk
    SLICE_X35Y84         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][47]/Q
                         net (fo=4, routed)           0.252     1.269    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.865     1.231    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.967    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.242     1.209    top_level_i/Q_Matrix_0/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg0_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg1_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.124%)  route 0.180ns (54.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.546     0.882    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X46Y78         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg0_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg0_reg[2][1]/Q
                         net (fo=1, routed)           0.180     1.210    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg0_reg[2]_9[1]
    SLICE_X50Y78         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg1_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.808     1.174    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/s00_axi_aclk
    SLICE_X50Y78         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg1_reg[2][1]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.010     1.149    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/QA_0/genblk1[2].Q_reg1_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.553     0.889    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/s00_axi_aclk
    SLICE_X53Y99         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]/Q
                         net (fo=3, routed)           0.117     1.147    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.344 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.345    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[8]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.410 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.410    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[12]_i_1_n_5
    SLICE_X53Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.907     1.273    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/s00_axi_aclk
    SLICE_X53Y100        FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[14]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 top_level_i/Q_Matrix_AXI_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_level_i/Q_Matrix_AXI_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.795%)  route 0.254ns (63.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.634     0.970    top_level_i/Q_Matrix_AXI_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/clka
    SLICE_X50Y103        FDRE                                         r  top_level_i/Q_Matrix_AXI_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  top_level_i/Q_Matrix_AXI_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.254     1.372    top_level_i/Q_Matrix_AXI_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X46Y103        SRL16E                                       r  top_level_i/Q_Matrix_AXI_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.910     1.276    top_level_i/Q_Matrix_AXI_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/clka
    SLICE_X46Y103        SRL16E                                       r  top_level_i/Q_Matrix_AXI_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.039     1.237    
    SLICE_X46Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.301    top_level_i/Q_Matrix_AXI_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y17  top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y17  top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16  top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16  top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y15  top_level_i/Q_Matrix_0/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y15  top_level_i/Q_Matrix_0/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14  top_level_i/Q_Matrix_0/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14  top_level_i/Q_Matrix_0/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y16  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y16  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y82  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y82  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y89  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y89  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y82  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y82  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y87  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y89  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y89  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.332ns  (logic 0.124ns (5.318%)  route 2.208ns (94.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.208     2.208    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y112        LUT1 (Prop_lut1_I0_O)        0.124     2.332 r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.332    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y112        FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        1.710     2.889    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y112        FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.045ns (4.883%)  route 0.877ns (95.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.877     0.877    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y112        LUT1 (Prop_lut1_I0_O)        0.045     0.922 r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.922    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y112        FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3537, routed)        0.930     1.296    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y112        FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





