#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Dec 25 19:06:15 2024
# Process ID         : 13048
# Current directory  : /home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/gemm_gemm_kernel_0_0_synth_1
# Command line       : vivado -log gemm_gemm_kernel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gemm_gemm_kernel_0_0.tcl
# Log file           : /home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/gemm_gemm_kernel_0_0_synth_1/gemm_gemm_kernel_0_0.vds
# Journal file       : /home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/gemm_gemm_kernel_0_0_synth_1/vivado.jou
# Running On         : darshith-OMEN-Laptop-15-en1xxx
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency      : 3190.434 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16072 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20367 MB
# Available Virtual  : 8928 MB
#-----------------------------------------------------------
source gemm_gemm_kernel_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/darshith/hls/gemm/gemm_vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/darshith/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: gemm_gemm_kernel_0_0
Command: synth_design -top gemm_gemm_kernel_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13452
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1977.414 ; gain = 420.797 ; free physical = 344 ; free virtual = 606
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gemm_gemm_kernel_0_0' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_gemm_kernel_0_0/synth/gemm_gemm_kernel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_C_block_RAM_AUTO_1R1W' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_C_block_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_C_block_RAM_AUTO_1R1W' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_C_block_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_flow_control_loop_pipe_sequential_init' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_flow_control_loop_pipe_sequential_init' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/ip/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/darshith/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/home/darshith/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/ip/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/ip/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/ip/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_control_s_axi' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_control_s_axi.v:227]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_control_s_axi' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_load' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_fifo' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_srl' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_srl' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_fifo' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_fifo__parameterized0' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_mem' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_mem' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_fifo__parameterized0' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_load' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_read' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_burst_converter' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_reg_slice' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_reg_slice' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_burst_converter' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_reg_slice__parameterized0' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_fifo__parameterized1' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem0_m_axi_srl__parameterized0' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_srl__parameterized0' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_fifo__parameterized1' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:2501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi_read' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem0_m_axi' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem0_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_load' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_fifo' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_srl' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_srl' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_fifo' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_fifo__parameterized0' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_mem' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_mem' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_fifo__parameterized0' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_load' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_read' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_burst_converter' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_reg_slice' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_reg_slice' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_burst_converter' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_reg_slice__parameterized0' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_fifo__parameterized1' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem1_m_axi_srl__parameterized0' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_srl__parameterized0' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_fifo__parameterized1' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:2501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi_read' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem1_m_axi' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem1_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_store' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:743]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_fifo' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_srl' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_srl' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_fifo' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized0' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_mem' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2739]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_mem' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2739]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized0' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized1' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_srl__parameterized0' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_srl__parameterized0' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized1' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized2' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_srl__parameterized1' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_srl__parameterized1' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized2' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_store' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:743]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_write' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:1553]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_burst_converter' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:1873]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_reg_slice' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2405]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_reg_slice' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2405]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_burst_converter' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:1873]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized3' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_srl__parameterized2' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_srl__parameterized2' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized3' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_throttle' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2179]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_reg_slice__parameterized0' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2405]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_reg_slice__parameterized0' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2405]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized4' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_srl__parameterized3' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_srl__parameterized3' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized4' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized5' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_srl__parameterized4' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_srl__parameterized4' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_fifo__parameterized5' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2507]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_throttle' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2179]
INFO: [Synth 8-6157] synthesizing module 'gemm_kernel_gmem2_m_axi_reg_slice__parameterized1' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2405]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_reg_slice__parameterized1' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:2405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:1864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:1867]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi_write' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:1553]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel_gmem2_m_axi' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_gmem2_m_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'gemm_kernel' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gemm_gemm_kernel_0_0' (0#1) [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_gemm_kernel_0_0/synth/gemm_gemm_kernel_0_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_control_s_axi.v:305]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module gemm_kernel_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module gemm_kernel_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module gemm_kernel_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module gemm_kernel_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARREADY in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RID[0] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[31] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[30] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[29] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[28] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[27] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[26] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[25] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[24] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[23] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[22] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[21] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[20] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[19] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[18] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[17] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[16] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[15] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[14] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[13] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[12] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[11] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[10] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[9] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[8] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[7] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[6] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[5] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[4] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[3] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[2] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[1] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[0] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRESP[1] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRESP[0] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RLAST in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RUSER[0] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RVALID in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[63] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[62] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[61] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[60] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[59] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[58] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[57] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[56] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[55] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[54] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[53] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[52] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[51] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[50] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[49] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[48] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[47] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[46] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[45] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[44] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[43] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[42] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[41] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[40] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[39] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[38] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[37] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[36] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[35] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[34] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[33] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[32] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[31] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[30] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[29] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[28] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[27] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[26] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[25] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[24] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[23] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[22] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[21] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[20] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[19] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[18] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[17] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[16] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[15] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[14] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[13] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[12] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[11] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[10] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[9] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[8] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[7] in module gemm_kernel_gmem2_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2479.203 ; gain = 922.586 ; free physical = 282 ; free virtual = 339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2479.203 ; gain = 922.586 ; free physical = 680 ; free virtual = 1620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2479.203 ; gain = 922.586 ; free physical = 680 ; free virtual = 1620
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2662.406 ; gain = 0.000 ; free physical = 445 ; free virtual = 1339
INFO: [Netlist 29-17] Analyzing 3520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_gemm_kernel_0_0/constraints/gemm_kernel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_gemm_kernel_0_0/constraints/gemm_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/gemm_gemm_kernel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/gemm_gemm_kernel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3176.773 ; gain = 0.000 ; free physical = 7228 ; free virtual = 8956
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  FDE => FDRE: 96 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3295.695 ; gain = 110.918 ; free physical = 6385 ; free virtual = 8169
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 3295.695 ; gain = 1739.078 ; free physical = 4822 ; free virtual = 6693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 3303.699 ; gain = 1747.082 ; free physical = 4830 ; free virtual = 6701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/gemm_gemm_kernel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 3303.699 ; gain = 1747.082 ; free physical = 4810 ; free virtual = 6682
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'gemm_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'gemm_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm_kernel_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm_kernel_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm_kernel_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm_kernel_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm_kernel_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm_kernel_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm_kernel_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'gemm_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'gemm_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm_kernel_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm_kernel_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm_kernel_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm_kernel_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm_kernel_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm_kernel_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm_kernel_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 3307.785 ; gain = 1751.168 ; free physical = 3565 ; free virtual = 5453
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1:/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1:/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1:/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1:/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U84/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U82/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U85/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U82/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U89/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U82/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U82/ce_r_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U49/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U50/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U49/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U49/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U50/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U50/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U50/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__2.
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U86/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U76/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U76/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U88/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U76/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U76/ce_r_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U41/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U41/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U41/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U42/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U42/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U42/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U64/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U64/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U64/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U43/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U43/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U43/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U65/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U65/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U65/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U44/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U44/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U44/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U66/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U66/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U66/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U45/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U45/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U45/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U67/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U67/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U67/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U46/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U46/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U46/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U57/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U57/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U57/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U68/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U68/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U68/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U47/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U47/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U47/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U58/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U58/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U58/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U69/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U69/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U69/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U48/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U48/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U48/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U59/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U59/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U59/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U83/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U90/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'trunc_ln57_1_reg_3545_reg[0]' (FDE) to 'zext_ln57_3_reg_3525_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln57_1_reg_3545_reg[1]' (FDE) to 'zext_ln57_3_reg_3525_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln57_1_reg_3545_reg[2]' (FDE) to 'zext_ln57_3_reg_3525_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln57_1_reg_3545_reg[3]' (FDE) to 'zext_ln57_3_reg_3525_reg[3]'
INFO: [Synth 8-3886] merging instance 'bit_sel_reg_3540_reg[0]' (FDE) to 'zext_ln57_3_reg_3525_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln57_2_reg_4020_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln57_2_reg_4020_reg[6] )
INFO: [Synth 8-3886] merging instance 'zext_ln57_3_reg_3525_reg[0]' (FDE) to 'select_ln52_reg_3347_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln57_3_reg_3525_reg[1]' (FDE) to 'select_ln52_reg_3347_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln57_3_reg_3525_reg[2]' (FDE) to 'select_ln52_reg_3347_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln57_3_reg_3525_reg[3]' (FDE) to 'select_ln52_reg_3347_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln57_3_reg_3525_reg[4]' (FDE) to 'select_ln52_reg_3347_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln57_3_reg_3525_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_14_cast_reg_4025_reg[5] )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U60/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U60/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U60/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__20.
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U93/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U91/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U91/ce_r_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U62/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U61/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U63/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U61/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U74/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U61/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U75/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U61/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U77/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U61/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U61/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U61/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U62/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U62/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U63/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U63/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U61/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__23.
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U95/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U94/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U96/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U94/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U97/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U94/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U94/ce_r_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U98/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U101/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U56/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U101/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U55/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U101/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U54/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U101/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U53/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U101/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U52/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U101/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U51/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U101/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U51/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U51/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U52/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U52/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U53/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U53/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U54/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U54/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U55/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U55/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U56/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U56/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U101/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__29.
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U92/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U40/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U39/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U78/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U39/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U79/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U39/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U80/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U39/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U81/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U39/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U39/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U39/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U40/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U40/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U39/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__31.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U71/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U72/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U73/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg' [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ipshared/09ee/hdl/verilog/gemm_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U38/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U38/gemm_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv.
INFO: [Synth 8-7082] The signal store_unit_0/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[63]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[62]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[61]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[61]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[60]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[60]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[59]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[59]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[58]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[58]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[57]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[57]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[56]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[56]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[55]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[55]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[54]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[54]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[53]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[53]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[52]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[52]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[51]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[51]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[50]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[50]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[49]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[49]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[48]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[48]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[47]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[47]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[46]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[46]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[45]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[45]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[44]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[44]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[43]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[43]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[42]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[42]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[41]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[41]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[40]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[40]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[39]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[39]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[38]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[38]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[37]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[37]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[36]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[36]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[35]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[35]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[34]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[33]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[33]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[32]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[31]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[30]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[29]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[28]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[27]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[26]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[25]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[24]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[23]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[22]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[21]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[20]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[19]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[18]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[17]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[16]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[15]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[14]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[13]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[12]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/trunc_ln31_1_reg_629_reg[3]' (FDE) to 'grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/trunc_ln31_reg_624_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/trunc_ln31_1_reg_629_reg[2]' (FDE) to 'grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/trunc_ln31_reg_624_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/trunc_ln31_1_reg_629_reg[1]' (FDE) to 'grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/trunc_ln31_reg_624_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/trunc_ln31_1_reg_629_reg[0]' (FDE) to 'grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/trunc_ln31_reg_624_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[11]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[10]' (FD) to 'grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/zext_ln31_cast_reg_346_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/\zext_ln31_cast_reg_346_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_1_reg_472_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/\zext_ln31_cast_reg_611_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\store_unit_0/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\load_unit_0/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\load_unit_0/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_s_axi_U/\waddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354/\zext_ln31_cast_reg_346_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270/\zext_ln31_cast_reg_611_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[1] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module gemm_kernel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module gemm_kernel_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:05 . Memory (MB): peak = 3319.711 ; gain = 1763.094 ; free physical = 2127 ; free virtual = 4035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:35 ; elapsed = 00:02:20 . Memory (MB): peak = 3319.711 ; gain = 1763.094 ; free physical = 4025 ; free virtual = 5949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:02:36 . Memory (MB): peak = 3319.711 ; gain = 1763.094 ; free physical = 4043 ; free virtual = 5968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_1_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_1_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_2_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_2_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_3_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_3_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_4_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_4_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_5_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_5_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_6_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_6_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_7_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_7_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_8_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_8_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_9_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_9_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_10_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_10_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_11_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_11_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_12_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_12_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_13_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_13_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_14_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_14_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_15_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/A_block_15_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_1_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_1_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_2_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_2_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_3_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_3_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_4_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_4_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_5_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_5_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_6_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_6_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_7_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_7_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_8_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_8_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_9_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_9_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_10_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_10_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_11_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_11_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_12_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_12_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_13_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_13_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_14_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_14_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_15_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/B_block_15_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:18 ; elapsed = 00:03:08 . Memory (MB): peak = 3327.715 ; gain = 1771.098 ; free physical = 2407 ; free virtual = 4338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/A_block_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_1_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_1_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_2_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_2_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_3_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_3_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_4_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_4_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_5_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_5_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_6_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_6_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_7_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_7_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_8_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_8_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_9_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_9_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_10_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_10_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_11_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_11_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_12_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_12_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_13_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_13_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_14_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_14_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_15_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_block_15_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_block_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_block_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:46 ; elapsed = 00:03:37 . Memory (MB): peak = 3730.793 ; gain = 2174.176 ; free physical = 1986 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:46 ; elapsed = 00:03:37 . Memory (MB): peak = 3730.793 ; gain = 2174.176 ; free physical = 1986 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:52 ; elapsed = 00:03:44 . Memory (MB): peak = 3730.793 ; gain = 2174.176 ; free physical = 1985 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:53 ; elapsed = 00:03:44 . Memory (MB): peak = 3730.793 ; gain = 2174.176 ; free physical = 1984 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:54 ; elapsed = 00:03:45 . Memory (MB): peak = 3730.793 ; gain = 2174.176 ; free physical = 1985 ; free virtual = 3925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:54 ; elapsed = 00:03:46 . Memory (MB): peak = 3730.793 ; gain = 2174.176 ; free physical = 1984 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_3099                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3053 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3032                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2986 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2965                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2919 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2898                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2852 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2831                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2785 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2764                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2718 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2697                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2651 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2630                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2584 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2563                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2517 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2496                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2450 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2429                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2383 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2362                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2316 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2295                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2249 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2228                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2182 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2161                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2115 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2094                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_2048 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2027                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1981 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1960                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1914 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1893                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1847 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1826                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1780 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1759                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1713 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1692                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1646 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1625                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1579 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1558                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1512 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1491                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1445 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1424                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1378 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1357                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1311 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1290                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1244 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1223                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1177 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1156                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1110 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1089                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1043 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0      | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_981  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_982  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_979  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_952  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_953  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_950  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_923  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_924  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_921  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_894  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_895  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_892  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_865  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_866  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_863  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_836  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_837  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_834  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_807  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_808  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_805  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_778  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_779  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_776  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_749  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_750  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_747  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_720  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_721  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_718  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_691  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_692  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_689  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_662  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_663  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_660  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_633  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_634  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_631  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_604  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_605  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_602  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_575  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_576  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_573  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_546  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_547  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_544  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_517  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_518  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_515  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_488  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_489  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_486  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_459  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_460  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_457  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_430  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_431  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_428  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_401  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_402  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_399  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_372  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_373  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_370  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_343  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_344  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_341  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_314  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_315  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_312  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_285  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_286  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_283  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_256  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_257  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_254  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_227  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_228  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_225  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_198  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_199  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_196  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_169  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_170  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_167  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_140  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_141  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_138  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_111  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_112  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_109  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1      | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2      | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3      | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   267|
|2     |DSP48E1  |   160|
|7     |LUT1     |   222|
|8     |LUT2     |  1778|
|9     |LUT3     |  4671|
|10    |LUT4     |  5756|
|11    |LUT5     |  2788|
|12    |LUT6     |  6918|
|13    |MUXCY    |  2368|
|14    |RAMB18E1 |     4|
|17    |RAMB36E1 |    32|
|18    |SRL16E   |   698|
|19    |SRLC32E  | 11565|
|20    |XORCY    |   800|
|21    |FDE      |    96|
|22    |FDRE     | 33015|
|23    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:54 ; elapsed = 00:03:46 . Memory (MB): peak = 3730.793 ; gain = 2174.176 ; free physical = 1984 ; free virtual = 3924
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 702 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:13 ; elapsed = 00:03:14 . Memory (MB): peak = 3734.707 ; gain = 1361.598 ; free physical = 8057 ; free virtual = 10000
Synthesis Optimization Complete : Time (s): cpu = 00:04:54 ; elapsed = 00:03:47 . Memory (MB): peak = 3734.707 ; gain = 2178.090 ; free physical = 8056 ; free virtual = 9999
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3734.707 ; gain = 0.000 ; free physical = 8124 ; free virtual = 10069
INFO: [Netlist 29-17] Analyzing 3727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3778.816 ; gain = 0.000 ; free physical = 8166 ; free virtual = 10120
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 640 instances
  FDE => FDRE: 96 instances

Synth Design complete | Checksum: 1ced9e4f
INFO: [Common 17-83] Releasing license: Synthesis
627 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:09 ; elapsed = 00:04:02 . Memory (MB): peak = 3778.816 ; gain = 2300.703 ; free physical = 8171 ; free virtual = 10126
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8886.934; main = 2579.752; forked = 6775.568
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17472.113; main = 3778.820; forked = 14156.316
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3802.828 ; gain = 0.000 ; free physical = 8172 ; free virtual = 10127
INFO: [Common 17-1381] The checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/gemm_gemm_kernel_0_0_synth_1/gemm_gemm_kernel_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP gemm_gemm_kernel_0_0, cache-ID = ad517e56dd6e7997
INFO: [Coretcl 2-1174] Renamed 3356 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3802.828 ; gain = 0.000 ; free physical = 8065 ; free virtual = 10023
INFO: [Common 17-1381] The checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/gemm_gemm_kernel_0_0_synth_1/gemm_gemm_kernel_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file gemm_gemm_kernel_0_0_utilization_synth.rpt -pb gemm_gemm_kernel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 19:10:43 2024...
