const e=[{id:"P9",title:"Event Camera Development",description:"Designed a plug-and-play USB camera system using the Samsung RC1S DVS chip",shortDescription:"High-speed USB event camera system with MIPI D-PHY and embedded stack",teamRole:"Team Lead and System Architect",tags:["DVS","USB 3.1","MIPI","Embedded System"],mainImage:"/conference/ISCAS_2025/DEMO/dvs_mincheol.jpg",team:2,startDate:"2022/4/12",endDate:"2022/5/20",skillset:["USB 3.1","MIPI CSI-2","Embedded","High-Speed Interface"]},{id:"P8",title:"",description:"",shortDescription:"",teamRole:"Team Lead and System Architect",tags:["DVS","Xilinx Vivado","MIPI","Embedded System"],mainImage:"/projects/P8/imgs/main_image.jpg",team:2,startDate:"2022/4/12",endDate:"2022/5/20",skillset:["USB 3.1","MIPI CSI-2","Embedded System","High-Speed Interface"]},{id:"P7",title:"10Gbps MIPI Controller for Event Camera Streaming",description:"",shortDescription:"",teamRole:"Team Lead and System Architect",tags:["FPGA","DVS","MIPI","Embedded System"],mainImage:"/projects/P7/imgs/main_image.jpg",team:2,startDate:"2022/4/12",endDate:"2022/5/20",skillset:["USB 3.1","MIPI CSI-2","Embedded","High-Speed Interface"]},{id:"P6",title:"End-to-End Winograd Based CNN Accelerator Design",description:"",shortDescription:"",teamRole:"Team Lead and System Architect",tags:["FPGA","Xilinx Vivado","Embedded System"],mainImage:"/projects/P6/imgs/main_image.jpg",team:2,startDate:"2022/4/12",endDate:"2022/5/20",skillset:["USB 3.1","MIPI CSI-2","Embedded","High-Speed Interface"]},{id:"P5",title:"VPU Accelerator Design",description:"",shortDescription:"",teamRole:"Team Lead and Hardware Engineer",tags:["FPGA","Xilinx Vitis HLS"],mainImage:"",team:2,startDate:"2022/4/12",endDate:"2022/5/20",skillset:["USB 3.1","MIPI CSI-2","Embedded","High-Speed Interface"]},{id:"P4",title:"Development of Deep Learning Algorithms for Object Detection and Tracking in Unmanned Stores",description:"Improved YOLOv3 performance for unmanned stores with innovative data labeling techniques",shortDescription:"YOLOv3-based unmanned store with auto-labeling techniques",teamRole:"development",tags:["Deep Learning","Object Recognition","YOLOv3","Data Augmentation","GP-GAN"],mainImage:"",team:3,startDate:"2022/1/20",endDate:"2022/5/20",skillset:["YOLOv3","Data Augmentation","GAN"]},{id:"P3",title:"VGG16 Hardware Design with Systolic Array",description:"Designed VGG16 hardware modules with Verilog and improved performance using Systolic Array",shortDescription:"VGG16 hardware design with Systolic Array",teamRole:"development",tags:["Hardware Design","VGG16","Verilog","Systolic Array"],mainImage:"/projects/P3/imgs/main_image.jpg",team:3,startDate:"2020/12/1",endDate:"2020/12/30",skillset:["Verilog","VGG","Systolic Array"],results:"Successfully implemented and optimized VGG16 hardware modules with a Systolic Array, achieving significant performance gains."},{id:"P2",title:"American Sign Language Recognition on Nvidia Jetson Board",description:"Developed a deep learning model to recognize American Sign Language using Mediapipe and fully connected layers",shortDescription:"ASL recognition using Mediapipe and fully connected layers",teamRole:"development",tags:["Deep Learning","ASL","Mediapipe","Jetson"],mainImage:"",team:3,startDate:"2021/6/1",endDate:"2021/8/30",skillset:["Mediapipe","Fully Connected Layers","Jetson"],results:"Achieved 98.7% accuracy in recognizing ASL alphabets using a lightweight deep learning model."},{id:"P1",title:"TDD Implementation for Server Stability",description:"Introduced TDD to enhance server stability and enable scalable architecture",shortDescription:"TDD for server stability and microservices migration",teamRole:"individual",tags:["TDD","Server Stability","pytest","Django","DRF"],mainImage:"",team:1,startDate:"2022/4/12",endDate:"2022/5/20",skillset:["TDD","pytest","Django","DRF"],results:"Enabled successful migration to a microservices architecture, reducing unexpected errors and automating QA processes for enhanced server stability."}];export{e as p};
