# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:43:40 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 19:43:40 on Feb 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 19:43:40 on Feb 04,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] START bit
# [90] RX_HALF_BAUD_TICK
# [130] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [150] RX bit[0] = 1
# [170] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [190] RX bit[1] = 0
# [210] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [230] RX bit[2] = 1
# [250] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [270] RX bit[3] = 0
# [290] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [310] RX bit[4] = 1
# [330] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [350] RX bit[5] = 0
# [370] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [390] RX bit[6] = 1
# [410] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [430] RX bit[7] = 0
# [450] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [470] STOP bit
# [490] RX_BAUD_TICK | rx=1 | busy=1 | done=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:45:11 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 19:45:12 on Feb 04,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:45:12 on Feb 04,2026, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 19:45:12 on Feb 04,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] START bit
# [90] RX_HALF_BAUD_TICK
# [130] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [150] RX bit[0] = 1
# [170] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [190] RX bit[1] = 0
# [210] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [230] RX bit[2] = 1
# [250] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [270] RX bit[3] = 0
# [290] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [310] RX bit[4] = 1
# [330] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [350] RX bit[5] = 0
# [370] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [390] RX bit[6] = 1
# [410] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [430] RX bit[7] = 0
# [450] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [470] STOP bit
# [490] RX_BAUD_TICK | rx=1 | busy=1 | done=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:45:25 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 19:45:25 on Feb 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:45:26 on Feb 04,2026, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 19:45:26 on Feb 04,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] START bit
# [90] RX_HALF_BAUD_TICK
# [130] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [150] RX bit[0] = 1
# [170] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [190] RX bit[1] = 0
# [210] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [230] RX bit[2] = 1
# [250] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [270] RX bit[3] = 0
# [290] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [310] RX bit[4] = 1
# [330] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [350] RX bit[5] = 0
# [370] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [390] RX bit[6] = 1
# [410] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [430] RX bit[7] = 0
# [450] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [470] STOP bit
# [490] RX_BAUD_TICK | rx=1 | busy=1 | done=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:50:33 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 19:50:33 on Feb 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:50:34 on Feb 04,2026, Elapsed time: 0:05:08
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 19:50:34 on Feb 04,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] START bit
# [90] RX_HALF_BAUD_TICK
# [130] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [150] RX bit[0] = 1
# [170] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [190] RX bit[1] = 0
# [210] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [230] RX bit[2] = 1
# [250] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [270] RX bit[3] = 0
# [290] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [310] RX bit[4] = 1
# [330] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [350] RX bit[5] = 0
# [370] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [390] RX bit[6] = 1
# [410] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [430] RX bit[7] = 0
# [450] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [470] STOP bit
# [490] RX_BAUD_TICK | rx=1 | busy=1 | done=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:50:55 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 19:50:55 on Feb 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:50:56 on Feb 04,2026, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 19:50:56 on Feb 04,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] START bit
# [90] RX_HALF_BAUD_TICK
# [130] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [150] RX bit[0] = 1
# [170] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [190] RX bit[1] = 0
# [210] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [230] RX bit[2] = 1
# [250] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [270] RX bit[3] = 0
# [290] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [310] RX bit[4] = 1
# [330] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [350] RX bit[5] = 0
# [370] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [390] RX bit[6] = 1
# [410] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [430] RX bit[7] = 0
# [450] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [470] STOP bit
# [490] RX_BAUD_TICK | rx=1 | busy=1 | done=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:04:11 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 20:04:11 on Feb 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:04:12 on Feb 04,2026, Elapsed time: 0:13:16
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 20:04:12 on Feb 04,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# [0] Reset applied
# [50] Reset removed
# [70] START bit
# [90] RX_HALF_BAUD_TICK
# [130] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [150] RX bit[0] = 1
# [170] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [190] RX bit[1] = 0
# [210] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [230] RX bit[2] = 1
# [250] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [270] RX bit[3] = 0
# [290] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [310] RX bit[4] = 1
# [330] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [350] RX bit[5] = 0
# [370] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [390] RX bit[6] = 1
# [410] RX_BAUD_TICK | rx=0 | busy=1 | done=0
# [430] RX bit[7] = 0
# [450] RX_BAUD_TICK | rx=1 | busy=1 | done=0
# [470] STOP bit
# [490] RX_BAUD_TICK | rx=1 | busy=1 | done=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:16:12 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 20:16:13 on Feb 04,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:16:13 on Feb 04,2026, Elapsed time: 0:12:01
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 20:16:13 on Feb 04,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# Sending byte 0xA5...
# RX DONE: data = 0xa5, framing_error = 0
# ** Note: $finish    : uart_rx_tb.sv(120)
#    Time: 83190 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.sv line 120
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:31:27 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 20:31:27 on Feb 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:31:29 on Feb 04,2026, Elapsed time: 0:15:16
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 20:31:29 on Feb 04,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# Sending byte 0 : 0xa5
# RX DONE: data = 0xa5, framing_error = 0
# Sending byte 1 : 0x3c
# RX DONE: data = 0x3c, framing_error = 0
# Sending byte 2 : 0xf0
# RX DONE: data = 0xf0, framing_error = 0
# Sending byte 3 : 0x55
# RX DONE: data = 0x55, framing_error = 0
# ** Note: $finish    : uart_rx_tb.sv(124)
#    Time: 365940 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.sv line 124
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:33:09 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 20:33:09 on Feb 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:33:11 on Feb 04,2026, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 20:33:11 on Feb 04,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# Sending byte 0 : 0xa5
# RX DONE: data = 0xa5, framing_error = 0
# RX DONE: data = 0x165, framing_error = 0
# Sending byte 1 : 0x3c
# RX DONE: data = 0x3c, framing_error = 0
# RX DONE: data = 0x60, framing_error = 0
# Sending byte 2 : 0xf0
# RX DONE: data = 0xf0, framing_error = 0
# RX DONE: data = 0x240, framing_error = 0
# Sending byte 3 : 0x55
# RX DONE: data = 0x55, framing_error = 0
# RX DONE: data = 0x85, framing_error = 0
# ** Note: $finish    : uart_rx_tb.sv(126)
#    Time: 365940 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.sv line 126
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:25:12 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 22:25:13 on Feb 04,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:25:15 on Feb 04,2026, Elapsed time: 1:52:04
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 22:25:15 on Feb 04,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# Sending byte 0 : 0xa5
# RX DONE: data = 0xa5, framing_error = 0
# RX DONE: data = 0x165, framing_error = 0
# Sending byte 1 : 0x3c
# RX DONE: data = 0x3c, framing_error = 0
# RX DONE: data = 0x60, framing_error = 0
# Sending byte 2 : 0xf0
# RX DONE: data = 0xf0, framing_error = 0
# RX DONE: data = 0x240, framing_error = 0
# Sending byte 3 : 0x55
# RX DONE: data = 0x55, framing_error = 0
# RX DONE: data = 0x85, framing_error = 0
# ** Note: $finish    : uart_rx_tb.sv(128)
#    Time: 365940 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.sv line 128
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:37:10 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 22:37:10 on Feb 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:37:12 on Feb 04,2026, Elapsed time: 0:11:57
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 22:37:12 on Feb 04,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# ---------------------------------------------------------
#  UART RX MULTI-BYTE TEST 
# ---------------------------------------------------------
# [TX] Sending byte 0 : 0xa5 (165)
# [RX] Received byte  : 0xa5 (165) | Framing Error = 0
# ---------------------------------------------------------
# [TX] Sending byte 1 : 0x3c (60)
# [RX] Received byte  : 0x3c (60) | Framing Error = 0
# ---------------------------------------------------------
# [TX] Sending byte 2 : 0xf0 (240)
# [RX] Received byte  : 0xf0 (240) | Framing Error = 0
# ---------------------------------------------------------
# [TX] Sending byte 3 : 0x55 (85)
# [RX] Received byte  : 0x55 (85) | Framing Error = 0
# ---------------------------------------------------------
# ** Note: $finish    : uart_rx_tb.sv(165)
#    Time: 365940 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.sv line 165
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:39:27 on Feb 04,2026
# vlog -reportprogress 300 uart_rx_tb.sv "+acc" 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 22:39:27 on Feb 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:39:29 on Feb 04,2026, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
# vsim uart_rx_tb 
# Start time: 22:39:29 on Feb 04,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# ---------------------------------------------------------
#  UART RX MULTI-BYTE TEST 
# ---------------------------------------------------------
# [TX] Sending byte 0 : 0xa5 (165)
# [RX] Received byte  : 0xa5 (165) | Framing Error = 0
# ---------------------------------------------------------
# [TX] Sending byte 1 : 0x3c (60)
# [RX] Received byte  : 0x3c (60) | Framing Error = 0
# ---------------------------------------------------------
# [TX] Sending byte 2 : 0xf0 (240)
# [RX] Received byte  : 0xf0 (240) | Framing Error = 0
# ---------------------------------------------------------
# [TX] Sending byte 3 : 0x55 (85)
# [RX] Received byte  : 0x55 (85) | Framing Error = 0
# ---------------------------------------------------------
# [TX] Sending byte 4 : 0xa7 (167)
# [RX] Received byte  : 0xa7 (167) | Framing Error = 0
# ---------------------------------------------------------
# [TX] Sending byte 5 : 0xb5 (181)
# [RX] Received byte  : 0xb5 (181) | Framing Error = 0
# ---------------------------------------------------------
# [TX] Sending byte 6 : 0xc5 (197)
# [RX] Received byte  : 0xc5 (197) | Framing Error = 0
# ---------------------------------------------------------
# [TX] Sending byte 7 : 0xa8 (168)
# [RX] Received byte  : 0xa8 (168) | Framing Error = 0
# ---------------------------------------------------------
# ** Note: $finish    : uart_rx_tb.sv(169)
#    Time: 731380 ns  Iteration: 0  Instance: /uart_rx_tb
# 1
# Break in Module uart_rx_tb at uart_rx_tb.sv line 169
vsim -debugdb uart_rx_tb
# End time: 22:42:15 on Feb 04,2026, Elapsed time: 0:02:46
# Errors: 0, Warnings: 0
# vsim -debugdb uart_rx_tb 
# Start time: 22:42:15 on Feb 04,2026
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# Loading sv_std.std
# Loading work.uart_rx_tb(fast)
# Loading work.uart_rx(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
