{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553946656610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553946656610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 12:50:56 2019 " "Processing started: Sat Mar 30 12:50:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553946656610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946656610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top_codec_control -c synthi_top_codec_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top_codec_control -c synthi_top_codec_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946656610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553946657297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553946657297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "../source/tone_gen_pkg.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/tone_gen_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946669125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-rtl " "Found design unit 1: synthi_top-rtl" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669141 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946669141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/synchronize_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/synchronize_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronize_single-rtl " "Found design unit 1: synchronize_single-rtl" {  } { { "../source/synchronize_single.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synchronize_single.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669141 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronize_single " "Found entity 1: synchronize_single" {  } { { "../source/synchronize_single.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synchronize_single.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946669141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/synchronize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/synchronize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronize-rtl " "Found design unit 1: synchronize-rtl" {  } { { "../source/synchronize.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synchronize.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669141 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronize " "Found entity 1: synchronize" {  } { { "../source/synchronize.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synchronize.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946669141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946669141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/modulo_divider.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669156 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/modulo_divider.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946669156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/infrastructure.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/infrastructure.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669156 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/infrastructure.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946669156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "../source/i2c_slave_bfm.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/i2c_slave_bfm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669156 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "../source/i2c_slave_bfm.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/i2c_slave_bfm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946669156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669156 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946669156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone1/source/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/codec_controller.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/codec_controller.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669156 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/codec_controller.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/codec_controller.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553946669156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946669156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553946669250 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT synthi_top.vhd(45) " "VHDL Signal Declaration warning at synthi_top.vhd(45): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553946669266 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_BCLK synthi_top.vhd(46) " "VHDL Signal Declaration warning at synthi_top.vhd(46): used implicit default value for signal \"AUD_BCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553946669266 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACLRCK synthi_top.vhd(47) " "VHDL Signal Declaration warning at synthi_top.vhd(47): used implicit default value for signal \"AUD_DACLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553946669266 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_ADCLRCK synthi_top.vhd(48) " "VHDL Signal Declaration warning at synthi_top.vhd(48): used implicit default value for signal \"AUD_ADCLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553946669266 "|synthi_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_26_sync_2 synthi_top.vhd(69) " "Verilog HDL or VHDL warning at synthi_top.vhd(69): object \"gpio_26_sync_2\" assigned a value but never read" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553946669266 "|synthi_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mute_o synthi_top.vhd(77) " "Verilog HDL or VHDL warning at synthi_top.vhd(77): object \"mute_o\" assigned a value but never read" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553946669266 "|synthi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure infrastructure:infrastructure_1 " "Elaborating entity \"infrastructure\" for hierarchy \"infrastructure:infrastructure_1\"" {  } { { "../source/synthi_top.vhd" "infrastructure_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946669344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize infrastructure:infrastructure_1\|synchronize:synchronize_1 " "Elaborating entity \"synchronize\" for hierarchy \"infrastructure:infrastructure_1\|synchronize:synchronize_1\"" {  } { { "../source/infrastructure.vhd" "synchronize_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/infrastructure.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946669360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize infrastructure:infrastructure_1\|synchronize:synchronize_2 " "Elaborating entity \"synchronize\" for hierarchy \"infrastructure:infrastructure_1\|synchronize:synchronize_2\"" {  } { { "../source/infrastructure.vhd" "synchronize_2" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/infrastructure.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946669375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize infrastructure:infrastructure_1\|synchronize:synchronize_3 " "Elaborating entity \"synchronize\" for hierarchy \"infrastructure:infrastructure_1\|synchronize:synchronize_3\"" {  } { { "../source/infrastructure.vhd" "synchronize_3" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/infrastructure.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946669375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1 " "Elaborating entity \"modulo_divider\" for hierarchy \"infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\"" {  } { { "../source/infrastructure.vhd" "modulo_divider_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/infrastructure.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946669375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_controller codec_controller:codec_controller_1 " "Elaborating entity \"codec_controller\" for hierarchy \"codec_controller:codec_controller_1\"" {  } { { "../source/synthi_top.vhd" "codec_controller_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946669375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_1\"" {  } { { "../source/synthi_top.vhd" "i2c_master_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946669406 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/i2c_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/i2c_master.vhd" 300 -1 0 } } { "../source/i2c_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/i2c_master.vhd" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1553946670328 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1553946670328 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553946670422 "|synthi_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_BCLK GND " "Pin \"AUD_BCLK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553946670422 "|synthi_top|AUD_BCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553946670422 "|synthi_top|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCK GND " "Pin \"AUD_ADCLRCK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553946670422 "|synthi_top|AUD_ADCLRCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553946670422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553946670531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553946671671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553946671671 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_26 " "No output dependent on input pin \"GPIO_26\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|GPIO_26"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/source/synthi_top.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553946671890 "|synthi_top|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553946671890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553946671906 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553946671906 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553946671906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553946671906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553946671906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553946671937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 12:51:11 2019 " "Processing ended: Sat Mar 30 12:51:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553946671937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553946671937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553946671937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553946671937 ""}
