{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534112662085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534112662090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 12 18:24:21 2018 " "Processing started: Sun Aug 12 18:24:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534112662090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112662090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator5 -c elevator5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator5 -c elevator5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112662090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534112662705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 48 " "Parallel compilation is enabled and will use 16 of the 48 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534112662705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator5.v 10 10 " "Found 10 design units, including 10 entities, in source file elevator5.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator5 " "Found entity 1: elevator5" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112678835 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112678835 ""} { "Info" "ISGN_ENTITY_NAME" "3 ratedivider " "Found entity 3: ratedivider" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112678835 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder " "Found entity 4: decoder" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112678835 ""} { "Info" "ISGN_ENTITY_NAME" "5 control " "Found entity 5: control" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112678835 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_right " "Found entity 6: decoder_right" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112678835 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder_left " "Found entity 7: decoder_left" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112678835 ""} { "Info" "ISGN_ENTITY_NAME" "8 ratedividerdoors " "Found entity 8: ratedividerdoors" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112678835 ""} { "Info" "ISGN_ENTITY_NAME" "9 register " "Found entity 9: register" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112678835 ""} { "Info" "ISGN_ENTITY_NAME" "10 control_master " "Found entity 10: control_master" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112678835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112678835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_enable1 elevator5.v(75) " "Verilog HDL Implicit Net warning at elevator5.v(75): created implicit net for \"control_enable1\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112678836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_enable2 elevator5.v(95) " "Verilog HDL Implicit Net warning at elevator5.v(95): created implicit net for \"control_enable2\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112678836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator5 " "Elaborating entity \"elevator5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534112679115 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] elevator5.v(5) " "Output port \"LEDR\[9..4\]\" at elevator5.v(5) has no driver" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1534112679121 "|elevator5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:fl0 " "Elaborating entity \"register\" for hierarchy \"register:fl0\"" {  } { { "elevator5.v" "fl0" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112679231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c1 " "Elaborating entity \"control\" for hierarchy \"control:c1\"" {  } { { "elevator5.v" "c1" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112679261 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move_up elevator5.v(403) " "Verilog HDL Always Construct warning at elevator5.v(403): inferring latch(es) for variable \"move_up\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 403 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534112679265 "|elevator5|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_up elevator5.v(403) " "Inferred latch for \"move_up\" at elevator5.v(403)" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112679266 "|elevator5|control:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_master control_master:cm " "Elaborating entity \"control_master\" for hierarchy \"control_master:cm\"" {  } { { "elevator5.v" "cm" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112679287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ratedivider ratedivider:r0 " "Elaborating entity \"ratedivider\" for hierarchy \"ratedivider:r0\"" {  } { { "elevator5.v" "r0" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112679328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ratedividerdoors ratedividerdoors:r2 " "Elaborating entity \"ratedividerdoors\" for hierarchy \"ratedividerdoors:r2\"" {  } { { "elevator5.v" "r2" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112679349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:data1\"" {  } { { "elevator5.v" "data1" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112679367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_right decoder_right:dc0 " "Elaborating entity \"decoder_right\" for hierarchy \"decoder_right:dc0\"" {  } { { "elevator5.v" "dc0" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112679384 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 elevator5.v(486) " "Verilog HDL Always Construct warning at elevator5.v(486): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 486 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534112679384 "|elevator5|decoder_right:dc0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s2 elevator5.v(486) " "Verilog HDL Always Construct warning at elevator5.v(486): inferring latch(es) for variable \"s2\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 486 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534112679384 "|elevator5|decoder_right:dc0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s4 elevator5.v(486) " "Verilog HDL Always Construct warning at elevator5.v(486): inferring latch(es) for variable \"s4\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 486 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534112679385 "|elevator5|decoder_right:dc0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s5 elevator5.v(486) " "Verilog HDL Always Construct warning at elevator5.v(486): inferring latch(es) for variable \"s5\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 486 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534112679385 "|elevator5|decoder_right:dc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_left decoder_left:dc1 " "Elaborating entity \"decoder_left\" for hierarchy \"decoder_left:dc1\"" {  } { { "elevator5.v" "dc1" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112679402 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 elevator5.v(521) " "Verilog HDL Always Construct warning at elevator5.v(521): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 521 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534112679403 "|elevator5|decoder_left:dc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s2 elevator5.v(521) " "Verilog HDL Always Construct warning at elevator5.v(521): inferring latch(es) for variable \"s2\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 521 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534112679403 "|elevator5|decoder_left:dc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s4 elevator5.v(521) " "Verilog HDL Always Construct warning at elevator5.v(521): inferring latch(es) for variable \"s4\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 521 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534112679403 "|elevator5|decoder_left:dc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s5 elevator5.v(521) " "Verilog HDL Always Construct warning at elevator5.v(521): inferring latch(es) for variable \"s5\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 521 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534112679404 "|elevator5|decoder_left:dc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dc2 " "Elaborating entity \"decoder\" for hierarchy \"decoder:dc2\"" {  } { { "elevator5.v" "dc2" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112679423 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1534112680430 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534112680640 "|elevator5|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1534112680640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1534112680775 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534112681301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1534112681618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112681618 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534112681821 "|elevator5|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534112681821 "|elevator5|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534112681821 "|elevator5|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534112681821 "|elevator5|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534112681821 "|elevator5|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534112681821 "|elevator5|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534112681821 "|elevator5|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534112681821 "|elevator5|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534112681821 "|elevator5|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1534112681821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1534112681824 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1534112681824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1534112681824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1534112681824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1095 " "Peak virtual memory: 1095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534112681891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 12 18:24:41 2018 " "Processing ended: Sun Aug 12 18:24:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534112681891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534112681891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534112681891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112681891 ""}
