#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fbd930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fbdac0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1fcbe00 .functor NOT 1, L_0x2005000, C4<0>, C4<0>, C4<0>;
L_0x1fbe600 .functor XOR 2, L_0x2004b90, L_0x2004d50, C4<00>, C4<00>;
L_0x1fcbe70 .functor XOR 2, L_0x1fbe600, L_0x2004e90, C4<00>, C4<00>;
v0x1ff3000_0 .net *"_ivl_10", 1 0, L_0x2004e90;  1 drivers
v0x1ff3100_0 .net *"_ivl_12", 1 0, L_0x1fcbe70;  1 drivers
v0x1ff31e0_0 .net *"_ivl_2", 1 0, L_0x2004af0;  1 drivers
v0x1ff32a0_0 .net *"_ivl_4", 1 0, L_0x2004b90;  1 drivers
v0x1ff3380_0 .net *"_ivl_6", 1 0, L_0x2004d50;  1 drivers
v0x1ff34b0_0 .net *"_ivl_8", 1 0, L_0x1fbe600;  1 drivers
v0x1ff3590_0 .var "clk", 0 0;
v0x1ff3630_0 .net "f_dut", 0 0, v0x1ff26a0_0;  1 drivers
v0x1ff36d0_0 .net "f_ref", 0 0, L_0x2004030;  1 drivers
v0x1ff3770_0 .net "g_dut", 0 0, v0x1ff2760_0;  1 drivers
v0x1ff3810_0 .net "g_ref", 0 0, L_0x1fa3f70;  1 drivers
v0x1ff38b0_0 .net "resetn", 0 0, v0x1ff17f0_0;  1 drivers
v0x1ff3950_0 .var/2u "stats1", 223 0;
v0x1ff39f0_0 .var/2u "strobe", 0 0;
v0x1ff3a90_0 .net "tb_match", 0 0, L_0x2005000;  1 drivers
v0x1ff3b30_0 .net "tb_mismatch", 0 0, L_0x1fcbe00;  1 drivers
v0x1ff3bf0_0 .net "x", 0 0, v0x1ff18c0_0;  1 drivers
v0x1ff3da0_0 .net "y", 0 0, v0x1ff19c0_0;  1 drivers
L_0x2004af0 .concat [ 1 1 0 0], L_0x1fa3f70, L_0x2004030;
L_0x2004b90 .concat [ 1 1 0 0], L_0x1fa3f70, L_0x2004030;
L_0x2004d50 .concat [ 1 1 0 0], v0x1ff2760_0, v0x1ff26a0_0;
L_0x2004e90 .concat [ 1 1 0 0], L_0x1fa3f70, L_0x2004030;
L_0x2005000 .cmp/eeq 2, L_0x2004af0, L_0x1fcbe70;
S_0x1fbdc50 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x1fbdac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1f86a40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1f86a80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1f86ac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1f86b00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1f86b40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1f86b80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1f86bc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1f86c00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1f86c40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x1fa3d90 .functor OR 1, L_0x2004300, L_0x20045b0, C4<0>, C4<0>;
L_0x1fa3f70 .functor OR 1, L_0x1fa3d90, L_0x2004870, C4<0>, C4<0>;
v0x1fcbff0_0 .net *"_ivl_0", 31 0, L_0x1ff3ec0;  1 drivers
L_0x7f0f059740a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fcc090_0 .net *"_ivl_11", 27 0, L_0x7f0f059740a8;  1 drivers
L_0x7f0f059740f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1fa3e00_0 .net/2u *"_ivl_12", 31 0, L_0x7f0f059740f0;  1 drivers
v0x1fa3fe0_0 .net *"_ivl_14", 0 0, L_0x2004300;  1 drivers
v0x1ff03c0_0 .net *"_ivl_16", 31 0, L_0x2004470;  1 drivers
L_0x7f0f05974138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ff04f0_0 .net *"_ivl_19", 27 0, L_0x7f0f05974138;  1 drivers
L_0x7f0f05974180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1ff05d0_0 .net/2u *"_ivl_20", 31 0, L_0x7f0f05974180;  1 drivers
v0x1ff06b0_0 .net *"_ivl_22", 0 0, L_0x20045b0;  1 drivers
v0x1ff0770_0 .net *"_ivl_25", 0 0, L_0x1fa3d90;  1 drivers
v0x1ff0830_0 .net *"_ivl_26", 31 0, L_0x20047d0;  1 drivers
L_0x7f0f059741c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ff0910_0 .net *"_ivl_29", 27 0, L_0x7f0f059741c8;  1 drivers
L_0x7f0f05974018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ff09f0_0 .net *"_ivl_3", 27 0, L_0x7f0f05974018;  1 drivers
L_0x7f0f05974210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1ff0ad0_0 .net/2u *"_ivl_30", 31 0, L_0x7f0f05974210;  1 drivers
v0x1ff0bb0_0 .net *"_ivl_32", 0 0, L_0x2004870;  1 drivers
L_0x7f0f05974060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ff0c70_0 .net/2u *"_ivl_4", 31 0, L_0x7f0f05974060;  1 drivers
v0x1ff0d50_0 .net *"_ivl_8", 31 0, L_0x20041c0;  1 drivers
v0x1ff0e30_0 .net "clk", 0 0, v0x1ff3590_0;  1 drivers
v0x1ff0ef0_0 .net "f", 0 0, L_0x2004030;  alias, 1 drivers
v0x1ff0fb0_0 .net "g", 0 0, L_0x1fa3f70;  alias, 1 drivers
v0x1ff1070_0 .var "next", 3 0;
v0x1ff1150_0 .net "resetn", 0 0, v0x1ff17f0_0;  alias, 1 drivers
v0x1ff1210_0 .var "state", 3 0;
v0x1ff12f0_0 .net "x", 0 0, v0x1ff18c0_0;  alias, 1 drivers
v0x1ff13b0_0 .net "y", 0 0, v0x1ff19c0_0;  alias, 1 drivers
E_0x1fb5ae0 .event anyedge, v0x1ff1210_0, v0x1ff12f0_0, v0x1ff13b0_0;
E_0x1fb5f90 .event posedge, v0x1ff0e30_0;
L_0x1ff3ec0 .concat [ 4 28 0 0], v0x1ff1210_0, L_0x7f0f05974018;
L_0x2004030 .cmp/eq 32, L_0x1ff3ec0, L_0x7f0f05974060;
L_0x20041c0 .concat [ 4 28 0 0], v0x1ff1210_0, L_0x7f0f059740a8;
L_0x2004300 .cmp/eq 32, L_0x20041c0, L_0x7f0f059740f0;
L_0x2004470 .concat [ 4 28 0 0], v0x1ff1210_0, L_0x7f0f05974138;
L_0x20045b0 .cmp/eq 32, L_0x2004470, L_0x7f0f05974180;
L_0x20047d0 .concat [ 4 28 0 0], v0x1ff1210_0, L_0x7f0f059741c8;
L_0x2004870 .cmp/eq 32, L_0x20047d0, L_0x7f0f05974210;
S_0x1ff1530 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x1fbdac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x1ff1700_0 .net "clk", 0 0, v0x1ff3590_0;  alias, 1 drivers
v0x1ff17f0_0 .var "resetn", 0 0;
v0x1ff18c0_0 .var "x", 0 0;
v0x1ff19c0_0 .var "y", 0 0;
E_0x1fb5880/0 .event negedge, v0x1ff0e30_0;
E_0x1fb5880/1 .event posedge, v0x1ff0e30_0;
E_0x1fb5880 .event/or E_0x1fb5880/0, E_0x1fb5880/1;
S_0x1ff1ac0 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x1fbdac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1ff1ca0 .param/l "A" 1 4 11, +C4<00000000000000000000000000000000>;
P_0x1ff1ce0 .param/l "B" 1 4 11, +C4<00000000000000000000000000000001>;
P_0x1ff1d20 .param/l "G1" 1 4 11, +C4<00000000000000000000000000000101>;
P_0x1ff1d60 .param/l "G2" 1 4 11, +C4<00000000000000000000000000000110>;
P_0x1ff1da0 .param/l "P0" 1 4 11, +C4<00000000000000000000000000000111>;
P_0x1ff1de0 .param/l "P1" 1 4 11, +C4<00000000000000000000000000001000>;
P_0x1ff1e20 .param/l "S0" 1 4 11, +C4<00000000000000000000000000000010>;
P_0x1ff1e60 .param/l "S1" 1 4 11, +C4<00000000000000000000000000000011>;
P_0x1ff1ea0 .param/l "S10" 1 4 11, +C4<00000000000000000000000000000100>;
v0x1ff25b0_0 .net "clk", 0 0, v0x1ff3590_0;  alias, 1 drivers
v0x1ff26a0_0 .var "f", 0 0;
v0x1ff2760_0 .var "g", 0 0;
v0x1ff2800_0 .var "next_state", 3 0;
v0x1ff28e0_0 .net "resetn", 0 0, v0x1ff17f0_0;  alias, 1 drivers
v0x1ff2a20_0 .var "state", 3 0;
v0x1ff2b00_0 .net "x", 0 0, v0x1ff18c0_0;  alias, 1 drivers
v0x1ff2bf0_0 .net "y", 0 0, v0x1ff19c0_0;  alias, 1 drivers
E_0x1fd24d0 .event anyedge, v0x1ff2a20_0;
E_0x1ff24f0 .event anyedge, v0x1ff2a20_0, v0x1ff12f0_0, v0x1ff13b0_0;
E_0x1ff2550/0 .event negedge, v0x1ff1150_0;
E_0x1ff2550/1 .event posedge, v0x1ff0e30_0;
E_0x1ff2550 .event/or E_0x1ff2550/0, E_0x1ff2550/1;
S_0x1ff2de0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x1fbdac0;
 .timescale -12 -12;
E_0x1fd21b0 .event anyedge, v0x1ff39f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ff39f0_0;
    %nor/r;
    %assign/vec4 v0x1ff39f0_0, 0;
    %wait E_0x1fd21b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ff1530;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff17f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff19c0_0, 0, 1;
    %wait E_0x1fb5f90;
    %wait E_0x1fb5f90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ff17f0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb5880;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1ff17f0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1ff19c0_0, 0;
    %assign/vec4 v0x1ff18c0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1fbdc50;
T_2 ;
    %wait E_0x1fb5f90;
    %load/vec4 v0x1ff1150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ff1210_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1ff1070_0;
    %assign/vec4 v0x1ff1210_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1fbdc50;
T_3 ;
Ewait_0 .event/or E_0x1fb5ae0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1ff1210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1ff1070_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1ff1070_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1ff1070_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x1ff12f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x1ff1070_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x1ff12f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x1ff1070_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x1ff12f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x1ff1070_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x1ff13b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x1ff1070_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x1ff13b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x1ff1070_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1ff1070_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1ff1070_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1ff1ac0;
T_4 ;
    %wait E_0x1ff2550;
    %load/vec4 v0x1ff28e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ff2a20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1ff2800_0;
    %assign/vec4 v0x1ff2a20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ff1ac0;
T_5 ;
    %wait E_0x1ff24f0;
    %load/vec4 v0x1ff2a20_0;
    %store/vec4 v0x1ff2800_0, 0, 4;
    %load/vec4 v0x1ff2a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1ff2800_0, 0, 4;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1ff2800_0, 0, 4;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x1ff2b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 4;
    %store/vec4 v0x1ff2800_0, 0, 4;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x1ff2b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %pad/s 4;
    %store/vec4 v0x1ff2800_0, 0, 4;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x1ff2b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %pad/s 4;
    %store/vec4 v0x1ff2800_0, 0, 4;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x1ff2bf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %pad/s 4;
    %store/vec4 v0x1ff2800_0, 0, 4;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x1ff2bf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.18, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %pad/s 4;
    %store/vec4 v0x1ff2800_0, 0, 4;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1ff2800_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1ff2800_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1ff1ac0;
T_6 ;
    %wait E_0x1fd24d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff26a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff2760_0, 0, 1;
    %load/vec4 v0x1ff2a20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ff26a0_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ff2760_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ff2760_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ff2760_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1fbdac0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff3590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff39f0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1fbdac0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ff3590_0;
    %inv;
    %store/vec4 v0x1ff3590_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1fbdac0;
T_9 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ff1700_0, v0x1ff3b30_0, v0x1ff3590_0, v0x1ff38b0_0, v0x1ff3bf0_0, v0x1ff3da0_0, v0x1ff36d0_0, v0x1ff3630_0, v0x1ff3810_0, v0x1ff3770_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1fbdac0;
T_10 ;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_10.3 ;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1fbdac0;
T_11 ;
    %wait E_0x1fb5880;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff3950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff3950_0, 4, 32;
    %load/vec4 v0x1ff3a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff3950_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff3950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff3950_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1ff36d0_0;
    %load/vec4 v0x1ff36d0_0;
    %load/vec4 v0x1ff3630_0;
    %xor;
    %load/vec4 v0x1ff36d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff3950_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff3950_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x1ff3810_0;
    %load/vec4 v0x1ff3810_0;
    %load/vec4 v0x1ff3770_0;
    %xor;
    %load/vec4 v0x1ff3810_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff3950_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x1ff3950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff3950_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/machine/2013_q2bfsm/iter9/response1/top_module.sv";
