// xc2064 xc2064l
chip CHIP0 {
	kind xc2000;
	columns 8;
	rows 8;
	cols_bidi X3, X6;
	rows_bidi Y2, Y5;
	cfg_io A0 = IOB_N7_1;
	cfg_io A1 = IOB_N7_0;
	cfg_io A2 = IOB_N6_1;
	cfg_io A3 = IOB_N6_0;
	cfg_io A4 = IOB_N5_0;
	cfg_io A5 = IOB_N4_0;
	cfg_io A6 = IOB_N3_0;
	cfg_io A7 = IOB_N2_0;
	cfg_io A8 = IOB_N1_0;
	cfg_io A9 = IOB_N0_0;
	cfg_io A10 = IOB_N0_1;
	cfg_io A11 = IOB_N1_1;
	cfg_io A12 = IOB_N2_1;
	cfg_io A13 = IOB_N3_1;
	cfg_io A14 = IOB_N4_1;
	cfg_io A15 = IOB_N5_1;
	cfg_io D0 = IOB_E6_0;
	cfg_io D1 = IOB_E5_0;
	cfg_io D2 = IOB_E4_0;
	cfg_io D3 = IOB_E3_1;
	cfg_io D4 = IOB_E2_0;
	cfg_io D5 = IOB_E1_0;
	cfg_io D6 = IOB_S7_0;
	cfg_io D7 = IOB_S6_1;
	cfg_io LDC = IOB_S1_1;
	cfg_io HDC = IOB_S0_1;
	cfg_io RCLK_B = IOB_E6_1;
	cfg_io DOUT = IOB_E7_1;
	cfg_io M2 = IOB_S0_0;
}

// xc2018 xc2018l
chip CHIP1 {
	kind xc2000;
	columns 10;
	rows 10;
	cols_bidi X4, X7;
	rows_bidi Y3, Y6;
	cfg_io A0 = IOB_N9_1;
	cfg_io A1 = IOB_N9_0;
	cfg_io A2 = IOB_N8_1;
	cfg_io A3 = IOB_N8_0;
	cfg_io A4 = IOB_N7_0;
	cfg_io A5 = IOB_N5_0;
	cfg_io A6 = IOB_N3_0;
	cfg_io A7 = IOB_N2_0;
	cfg_io A8 = IOB_N1_0;
	cfg_io A9 = IOB_N0_0;
	cfg_io A10 = IOB_N0_1;
	cfg_io A11 = IOB_N1_1;
	cfg_io A12 = IOB_N2_1;
	cfg_io A13 = IOB_N4_1;
	cfg_io A14 = IOB_N6_1;
	cfg_io A15 = IOB_N7_1;
	cfg_io D0 = IOB_E8_0;
	cfg_io D1 = IOB_E7_0;
	cfg_io D2 = IOB_E5_0;
	cfg_io D3 = IOB_E4_1;
	cfg_io D4 = IOB_E3_0;
	cfg_io D5 = IOB_E1_0;
	cfg_io D6 = IOB_S9_0;
	cfg_io D7 = IOB_S8_1;
	cfg_io LDC = IOB_S1_1;
	cfg_io HDC = IOB_S0_1;
	cfg_io RCLK_B = IOB_E8_1;
	cfg_io DOUT = IOB_E9_1;
	cfg_io M2 = IOB_S0_0;
}

// xc2064-pc44
bond BOND0 {
	pin P1 = GND;
	pin P2 = IOB_N3_0;
	pin P3 = IOB_N2_0;
	pin P4 = IOB_N1_1;
	pin P5 = IOB_N1_0;
	pin P6 = IOB_N0_1;
	pin P7 = IOB_N0_0;
	pin P8 = PWRDWN_B;
	pin P9 = IOB_W7_1;
	pin P10 = IOB_W6_1;
	pin P11 = IOB_W5_1;
	pin P12 = VCC;
	pin P13 = IOB_W2_0;
	pin P14 = IOB_W2_1;
	pin P15 = IOB_W1_1;
	pin P16 = M1;
	pin P17 = M0;
	pin P18 = IOB_S0_0;
	pin P19 = IOB_S0_1;
	pin P20 = IOB_S1_1;
	pin P21 = IOB_S2_1;
	pin P22 = IOB_S3_1;
	pin P23 = GND;
	pin P24 = IOB_S6_1;
	pin P25 = IOB_S7_0;
	pin P26 = IOB_S7_1;
	pin P27 = PROG_B;
	pin P28 = DONE;
	pin P29 = IOB_E0_0;
	pin P30 = IOB_E1_0;
	pin P31 = IOB_E2_0;
	pin P32 = IOB_E3_1;
	pin P33 = VCC;
	pin P34 = IOB_E4_0;
	pin P35 = IOB_E5_0;
	pin P36 = IOB_E6_0;
	pin P37 = IOB_E7_1;
	pin P38 = CCLK;
	pin P39 = IOB_N7_1;
	pin P40 = IOB_N7_0;
	pin P41 = IOB_N6_1;
	pin P42 = IOB_N6_0;
	pin P43 = IOB_N5_0;
	pin P44 = IOB_N4_0;
}

// xc2064-pc68 xc2064l-pc68
bond BOND1 {
	pin P1 = GND;
	pin P2 = IOB_N3_1;
	pin P3 = IOB_N3_0;
	pin P4 = IOB_N2_1;
	pin P5 = IOB_N2_0;
	pin P6 = IOB_N1_1;
	pin P7 = IOB_N1_0;
	pin P8 = IOB_N0_1;
	pin P9 = IOB_N0_0;
	pin P10 = PWRDWN_B;
	pin P11 = IOB_W7_1;
	pin P12 = IOB_W6_0;
	pin P13 = IOB_W6_1;
	pin P14 = IOB_W5_0;
	pin P15 = IOB_W5_1;
	pin P16 = IOB_W4_0;
	pin P17 = IOB_W4_1;
	pin P18 = VCC;
	pin P19 = IOB_W3_1;
	pin P20 = IOB_W2_0;
	pin P21 = IOB_W2_1;
	pin P22 = IOB_W1_0;
	pin P23 = IOB_W1_1;
	pin P24 = IOB_W0_0;
	pin P25 = M1;
	pin P26 = M0;
	pin P27 = IOB_S0_0;
	pin P28 = IOB_S0_1;
	pin P29 = IOB_S1_0;
	pin P30 = IOB_S1_1;
	pin P31 = IOB_S2_0;
	pin P32 = IOB_S2_1;
	pin P33 = IOB_S3_0;
	pin P34 = IOB_S3_1;
	pin P35 = GND;
	pin P36 = IOB_S4_0;
	pin P37 = IOB_S4_1;
	pin P38 = IOB_S5_0;
	pin P39 = IOB_S5_1;
	pin P40 = IOB_S6_0;
	pin P41 = IOB_S6_1;
	pin P42 = IOB_S7_0;
	pin P43 = IOB_S7_1;
	pin P44 = PROG_B;
	pin P45 = DONE;
	pin P46 = IOB_E0_0;
	pin P47 = IOB_E1_1;
	pin P48 = IOB_E1_0;
	pin P49 = IOB_E2_1;
	pin P50 = IOB_E2_0;
	pin P51 = IOB_E3_1;
	pin P52 = VCC;
	pin P53 = IOB_E4_1;
	pin P54 = IOB_E4_0;
	pin P55 = IOB_E5_1;
	pin P56 = IOB_E5_0;
	pin P57 = IOB_E6_1;
	pin P58 = IOB_E6_0;
	pin P59 = IOB_E7_1;
	pin P60 = CCLK;
	pin P61 = IOB_N7_1;
	pin P62 = IOB_N7_0;
	pin P63 = IOB_N6_1;
	pin P64 = IOB_N6_0;
	pin P65 = IOB_N5_1;
	pin P66 = IOB_N5_0;
	pin P67 = IOB_N4_1;
	pin P68 = IOB_N4_0;
}

// xc2064-pd48
bond BOND2 {
	pin P1 = IOB_N3_0;
	pin P2 = IOB_N2_0;
	pin P3 = IOB_N1_1;
	pin P4 = IOB_N1_0;
	pin P5 = IOB_N0_1;
	pin P6 = IOB_N0_0;
	pin P7 = PWRDWN_B;
	pin P8 = IOB_W7_1;
	pin P9 = IOB_W6_1;
	pin P10 = IOB_W5_1;
	pin P11 = IOB_W4_1;
	pin P12 = VCC;
	pin P13 = IOB_W3_1;
	pin P14 = IOB_W2_1;
	pin P15 = IOB_W1_1;
	pin P16 = IOB_W0_0;
	pin P17 = M1;
	pin P18 = M0;
	pin P19 = IOB_S0_0;
	pin P20 = IOB_S0_1;
	pin P21 = IOB_S1_1;
	pin P22 = IOB_S2_1;
	pin P23 = IOB_S3_1;
	pin P24 = GND;
	pin P25 = IOB_S4_1;
	pin P26 = IOB_S5_1;
	pin P27 = IOB_S6_0;
	pin P28 = IOB_S6_1;
	pin P29 = IOB_S7_0;
	pin P30 = IOB_S7_1;
	pin P31 = PROG_B;
	pin P32 = DONE;
	pin P33 = IOB_E0_0;
	pin P34 = IOB_E1_0;
	pin P35 = IOB_E2_0;
	pin P36 = IOB_E3_1;
	pin P37 = IOB_E4_0;
	pin P38 = IOB_E5_0;
	pin P39 = IOB_E6_1;
	pin P40 = IOB_E6_0;
	pin P41 = IOB_E7_1;
	pin P42 = CCLK;
	pin P43 = IOB_N7_1;
	pin P44 = IOB_N7_0;
	pin P45 = IOB_N6_1;
	pin P46 = IOB_N6_0;
	pin P47 = IOB_N5_0;
	pin P48 = IOB_N4_0;
}

// xc2064-pg68
bond BOND3 {
	pin A2 = IOB_N0_0;
	pin A3 = IOB_N0_1;
	pin A4 = IOB_N1_1;
	pin A5 = IOB_N2_1;
	pin A6 = IOB_N3_1;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_0;
	pin A9 = IOB_N6_0;
	pin A10 = IOB_N7_0;
	pin B1 = IOB_W7_1;
	pin B2 = PWRDWN_B;
	pin B3 = IOB_N1_0;
	pin B4 = IOB_N2_0;
	pin B5 = IOB_N3_0;
	pin B6 = GND;
	pin B7 = IOB_N4_1;
	pin B8 = IOB_N5_1;
	pin B9 = IOB_N6_1;
	pin B10 = IOB_N7_1;
	pin B11 = CCLK;
	pin C1 = IOB_W6_1;
	pin C2 = IOB_W6_0;
	pin C10 = IOB_E6_0;
	pin C11 = IOB_E7_1;
	pin D1 = IOB_W5_1;
	pin D2 = IOB_W5_0;
	pin D10 = IOB_E5_0;
	pin D11 = IOB_E6_1;
	pin E1 = IOB_W4_1;
	pin E2 = IOB_W4_0;
	pin E10 = IOB_E4_0;
	pin E11 = IOB_E5_1;
	pin F1 = IOB_W3_1;
	pin F2 = VCC;
	pin F10 = VCC;
	pin F11 = IOB_E4_1;
	pin G1 = IOB_W2_1;
	pin G2 = IOB_W2_0;
	pin G10 = IOB_E2_0;
	pin G11 = IOB_E3_1;
	pin H1 = IOB_W1_1;
	pin H2 = IOB_W1_0;
	pin H10 = IOB_E1_0;
	pin H11 = IOB_E2_1;
	pin J1 = M1;
	pin J2 = IOB_W0_0;
	pin J10 = IOB_E0_0;
	pin J11 = IOB_E1_1;
	pin K1 = M0;
	pin K2 = IOB_S0_0;
	pin K3 = IOB_S1_0;
	pin K4 = IOB_S2_0;
	pin K5 = IOB_S3_0;
	pin K6 = GND;
	pin K7 = IOB_S4_1;
	pin K8 = IOB_S5_1;
	pin K9 = IOB_S6_1;
	pin K10 = PROG_B;
	pin K11 = DONE;
	pin L2 = IOB_S0_1;
	pin L3 = IOB_S1_1;
	pin L4 = IOB_S2_1;
	pin L5 = IOB_S3_1;
	pin L6 = IOB_S4_0;
	pin L7 = IOB_S5_0;
	pin L8 = IOB_S6_0;
	pin L9 = IOB_S7_0;
	pin L10 = IOB_S7_1;
}

// xc2064l-vq64
bond BOND4 {
	pin P1 = IOB_N7_1;
	pin P2 = IOB_N7_0;
	pin P3 = IOB_N6_1;
	pin P4 = IOB_N6_0;
	pin P5 = IOB_N5_0;
	pin P6 = IOB_N4_1;
	pin P7 = IOB_N4_0;
	pin P8 = GND;
	pin P9 = IOB_N3_1;
	pin P10 = IOB_N3_0;
	pin P11 = IOB_N2_1;
	pin P12 = IOB_N2_0;
	pin P13 = IOB_N1_1;
	pin P14 = IOB_N1_0;
	pin P15 = IOB_N0_1;
	pin P16 = IOB_N0_0;
	pin P17 = PWRDWN_B;
	pin P18 = IOB_W7_1;
	pin P19 = IOB_W6_1;
	pin P20 = IOB_W5_0;
	pin P21 = IOB_W5_1;
	pin P22 = IOB_W4_0;
	pin P23 = IOB_W4_1;
	pin P24 = VCC;
	pin P25 = IOB_W3_1;
	pin P26 = IOB_W2_0;
	pin P27 = IOB_W2_1;
	pin P28 = IOB_W1_0;
	pin P29 = IOB_W1_1;
	pin P30 = IOB_W0_0;
	pin P31 = M1;
	pin P32 = M0;
	pin P33 = IOB_S0_0;
	pin P34 = IOB_S0_1;
	pin P35 = IOB_S1_0;
	pin P36 = IOB_S1_1;
	pin P37 = IOB_S2_0;
	pin P38 = IOB_S2_1;
	pin P39 = IOB_S3_0;
	pin P40 = IOB_S3_1;
	pin P41 = GND;
	pin P42 = IOB_S4_1;
	pin P43 = IOB_S5_1;
	pin P44 = IOB_S6_0;
	pin P45 = IOB_S6_1;
	pin P46 = IOB_S7_0;
	pin P47 = IOB_S7_1;
	pin P48 = PROG_B;
	pin P49 = DONE;
	pin P50 = IOB_E0_0;
	pin P51 = IOB_E1_1;
	pin P52 = IOB_E1_0;
	pin P53 = IOB_E2_1;
	pin P54 = IOB_E2_0;
	pin P55 = IOB_E3_1;
	pin P56 = VCC;
	pin P57 = IOB_E4_1;
	pin P58 = IOB_E4_0;
	pin P59 = IOB_E5_1;
	pin P60 = IOB_E5_0;
	pin P61 = IOB_E6_1;
	pin P62 = IOB_E6_0;
	pin P63 = IOB_E7_1;
	pin P64 = CCLK;
}

// xc2018-pc44
bond BOND5 {
	pin P1 = GND;
	pin P2 = IOB_N3_0;
	pin P3 = IOB_N2_0;
	pin P4 = IOB_N1_1;
	pin P5 = IOB_N1_0;
	pin P6 = IOB_N0_1;
	pin P7 = IOB_N0_0;
	pin P8 = PWRDWN_B;
	pin P9 = IOB_W9_1;
	pin P10 = IOB_W8_1;
	pin P11 = IOB_W7_1;
	pin P12 = VCC;
	pin P13 = IOB_W3_1;
	pin P14 = IOB_W2_1;
	pin P15 = IOB_W1_1;
	pin P16 = M1;
	pin P17 = M0;
	pin P18 = IOB_S0_0;
	pin P19 = IOB_S0_1;
	pin P20 = IOB_S1_1;
	pin P21 = IOB_S2_1;
	pin P22 = IOB_S4_1;
	pin P23 = GND;
	pin P24 = IOB_S8_1;
	pin P25 = IOB_S9_0;
	pin P26 = IOB_S9_1;
	pin P27 = PROG_B;
	pin P28 = DONE;
	pin P29 = IOB_E0_0;
	pin P30 = IOB_E1_0;
	pin P31 = IOB_E3_0;
	pin P32 = IOB_E4_1;
	pin P33 = VCC;
	pin P34 = IOB_E5_0;
	pin P35 = IOB_E7_0;
	pin P36 = IOB_E8_0;
	pin P37 = IOB_E9_1;
	pin P38 = CCLK;
	pin P39 = IOB_N9_1;
	pin P40 = IOB_N9_0;
	pin P41 = IOB_N8_1;
	pin P42 = IOB_N8_0;
	pin P43 = IOB_N7_0;
	pin P44 = IOB_N5_0;
}

// xc2018-pc68
bond BOND6 {
	pin P1 = GND;
	pin P2 = IOB_N4_1;
	pin P3 = IOB_N3_0;
	pin P4 = IOB_N2_1;
	pin P5 = IOB_N2_0;
	pin P6 = IOB_N1_1;
	pin P7 = IOB_N1_0;
	pin P8 = IOB_N0_1;
	pin P9 = IOB_N0_0;
	pin P10 = PWRDWN_B;
	pin P11 = IOB_W9_1;
	pin P12 = IOB_W8_0;
	pin P13 = IOB_W8_1;
	pin P14 = IOB_W7_0;
	pin P15 = IOB_W7_1;
	pin P16 = IOB_W6_1;
	pin P17 = IOB_W5_1;
	pin P18 = VCC;
	pin P19 = IOB_W4_1;
	pin P20 = IOB_W3_1;
	pin P21 = IOB_W2_1;
	pin P22 = IOB_W1_0;
	pin P23 = IOB_W1_1;
	pin P24 = IOB_W0_0;
	pin P25 = M1;
	pin P26 = M0;
	pin P27 = IOB_S0_0;
	pin P28 = IOB_S0_1;
	pin P29 = IOB_S1_0;
	pin P30 = IOB_S1_1;
	pin P31 = IOB_S2_0;
	pin P32 = IOB_S2_1;
	pin P33 = IOB_S3_1;
	pin P34 = IOB_S4_0;
	pin P35 = GND;
	pin P36 = IOB_S5_1;
	pin P37 = IOB_S6_0;
	pin P38 = IOB_S6_1;
	pin P39 = IOB_S7_1;
	pin P40 = IOB_S8_0;
	pin P41 = IOB_S8_1;
	pin P42 = IOB_S9_0;
	pin P43 = IOB_S9_1;
	pin P44 = PROG_B;
	pin P45 = DONE;
	pin P46 = IOB_E0_0;
	pin P47 = IOB_E1_1;
	pin P48 = IOB_E1_0;
	pin P49 = IOB_E2_0;
	pin P50 = IOB_E3_0;
	pin P51 = IOB_E4_1;
	pin P52 = VCC;
	pin P53 = IOB_E5_1;
	pin P54 = IOB_E5_0;
	pin P55 = IOB_E6_0;
	pin P56 = IOB_E7_0;
	pin P57 = IOB_E8_1;
	pin P58 = IOB_E8_0;
	pin P59 = IOB_E9_1;
	pin P60 = CCLK;
	pin P61 = IOB_N9_1;
	pin P62 = IOB_N9_0;
	pin P63 = IOB_N8_1;
	pin P64 = IOB_N8_0;
	pin P65 = IOB_N7_1;
	pin P66 = IOB_N7_0;
	pin P67 = IOB_N6_1;
	pin P68 = IOB_N5_0;
}

// xc2018-pc84 xc2018l-pc84
bond BOND7 {
	pin P1 = GND;
	pin P2 = IOB_N4_1;
	pin P3 = IOB_N4_0;
	pin P4 = IOB_N3_1;
	pin P5 = IOB_N3_0;
	pin P6 = IOB_N2_1;
	pin P7 = IOB_N2_0;
	pin P8 = IOB_N1_1;
	pin P9 = IOB_N1_0;
	pin P10 = IOB_N0_1;
	pin P11 = IOB_N0_0;
	pin P12 = PWRDWN_B;
	pin P13 = IOB_W9_1;
	pin P14 = IOB_W8_0;
	pin P15 = IOB_W8_1;
	pin P16 = IOB_W7_0;
	pin P17 = IOB_W7_1;
	pin P18 = IOB_W6_0;
	pin P19 = IOB_W6_1;
	pin P20 = IOB_W5_0;
	pin P21 = IOB_W5_1;
	pin P22 = VCC;
	pin P23 = IOB_W4_1;
	pin P24 = IOB_W3_0;
	pin P25 = IOB_W3_1;
	pin P26 = IOB_W2_0;
	pin P27 = IOB_W2_1;
	pin P28 = IOB_W1_0;
	pin P29 = IOB_W1_1;
	pin P30 = IOB_W0_0;
	pin P31 = M1;
	pin P32 = M0;
	pin P33 = IOB_S0_0;
	pin P34 = IOB_S0_1;
	pin P35 = IOB_S1_0;
	pin P36 = IOB_S1_1;
	pin P37 = IOB_S2_0;
	pin P38 = IOB_S2_1;
	pin P39 = IOB_S3_0;
	pin P40 = IOB_S3_1;
	pin P41 = IOB_S4_0;
	pin P42 = IOB_S4_1;
	pin P43 = GND;
	pin P44 = IOB_S5_0;
	pin P45 = IOB_S5_1;
	pin P46 = IOB_S6_0;
	pin P47 = IOB_S6_1;
	pin P48 = IOB_S7_0;
	pin P49 = IOB_S7_1;
	pin P50 = IOB_S8_0;
	pin P51 = IOB_S8_1;
	pin P52 = IOB_S9_0;
	pin P53 = IOB_S9_1;
	pin P54 = PROG_B;
	pin P55 = DONE;
	pin P56 = IOB_E0_0;
	pin P57 = IOB_E1_1;
	pin P58 = IOB_E1_0;
	pin P59 = IOB_E2_1;
	pin P60 = IOB_E2_0;
	pin P61 = IOB_E3_1;
	pin P62 = IOB_E3_0;
	pin P63 = IOB_E4_1;
	pin P64 = VCC;
	pin P65 = IOB_E5_1;
	pin P66 = IOB_E5_0;
	pin P67 = IOB_E6_1;
	pin P68 = IOB_E6_0;
	pin P69 = IOB_E7_1;
	pin P70 = IOB_E7_0;
	pin P71 = IOB_E8_1;
	pin P72 = IOB_E8_0;
	pin P73 = IOB_E9_1;
	pin P74 = CCLK;
	pin P75 = IOB_N9_1;
	pin P76 = IOB_N9_0;
	pin P77 = IOB_N8_1;
	pin P78 = IOB_N8_0;
	pin P79 = IOB_N7_1;
	pin P80 = IOB_N7_0;
	pin P81 = IOB_N6_1;
	pin P82 = IOB_N6_0;
	pin P83 = IOB_N5_1;
	pin P84 = IOB_N5_0;
}

// xc2018-pg84
bond BOND8 {
	pin A1 = IOB_N0_0;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N1_1;
	pin A4 = IOB_N2_1;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N4_1;
	pin A7 = IOB_N5_1;
	pin A8 = IOB_N7_0;
	pin A9 = IOB_N8_0;
	pin A10 = IOB_N8_1;
	pin A11 = CCLK;
	pin B1 = IOB_W8_0;
	pin B2 = PWRDWN_B;
	pin B3 = IOB_N0_1;
	pin B4 = IOB_N2_0;
	pin B5 = IOB_N3_1;
	pin B6 = IOB_N6_1;
	pin B7 = IOB_N6_0;
	pin B8 = IOB_N7_1;
	pin B9 = IOB_N9_0;
	pin B10 = IOB_N9_1;
	pin B11 = IOB_E8_0;
	pin C1 = IOB_W8_1;
	pin C2 = IOB_W9_1;
	pin C5 = IOB_N3_0;
	pin C6 = GND;
	pin C7 = IOB_N5_0;
	pin C10 = IOB_E9_1;
	pin C11 = IOB_E8_1;
	pin D1 = IOB_W7_1;
	pin D2 = IOB_W7_0;
	pin D10 = IOB_E7_0;
	pin D11 = IOB_E7_1;
	pin E1 = IOB_W5_0;
	pin E2 = IOB_W6_1;
	pin E3 = IOB_W6_0;
	pin E9 = IOB_E6_0;
	pin E10 = IOB_E6_1;
	pin E11 = IOB_E5_0;
	pin F1 = IOB_W2_0;
	pin F2 = IOB_W5_1;
	pin F3 = VCC;
	pin F9 = VCC;
	pin F10 = IOB_E2_0;
	pin F11 = IOB_E5_1;
	pin G1 = IOB_W3_0;
	pin G2 = IOB_W3_1;
	pin G3 = IOB_W4_1;
	pin G9 = IOB_E4_1;
	pin G10 = IOB_E3_1;
	pin G11 = IOB_E3_0;
	pin H1 = IOB_W2_1;
	pin H2 = IOB_W1_0;
	pin H10 = IOB_E1_0;
	pin H11 = IOB_E2_1;
	pin J1 = IOB_W1_1;
	pin J2 = M1;
	pin J5 = IOB_S3_0;
	pin J6 = GND;
	pin J7 = IOB_S5_0;
	pin J10 = DONE;
	pin J11 = IOB_E1_1;
	pin K1 = IOB_W0_0;
	pin K2 = IOB_S0_0;
	pin K3 = IOB_S0_1;
	pin K4 = IOB_S2_0;
	pin K5 = IOB_S3_1;
	pin K6 = IOB_S4_1;
	pin K7 = IOB_S6_0;
	pin K8 = IOB_S7_1;
	pin K9 = IOB_S9_0;
	pin K10 = PROG_B;
	pin K11 = IOB_E0_0;
	pin L1 = M0;
	pin L2 = IOB_S1_0;
	pin L3 = IOB_S1_1;
	pin L4 = IOB_S2_1;
	pin L5 = IOB_S4_0;
	pin L6 = IOB_S6_1;
	pin L7 = IOB_S5_1;
	pin L8 = IOB_S7_0;
	pin L9 = IOB_S8_0;
	pin L10 = IOB_S8_1;
	pin L11 = IOB_S9_1;
}

// xc2018-tq100 xc2018l-vq100
bond BOND9 {
	pin P1 = NC;
	pin P2 = IOB_N9_1;
	pin P3 = IOB_N9_0;
	pin P4 = NC;
	pin P5 = IOB_N8_1;
	pin P6 = IOB_N8_0;
	pin P7 = IOB_N7_1;
	pin P8 = IOB_N7_0;
	pin P9 = IOB_N6_1;
	pin P10 = IOB_N6_0;
	pin P11 = IOB_N5_1;
	pin P12 = IOB_N5_0;
	pin P13 = GND;
	pin P14 = IOB_N4_1;
	pin P15 = IOB_N4_0;
	pin P16 = IOB_N3_1;
	pin P17 = IOB_N3_0;
	pin P18 = IOB_N2_1;
	pin P19 = IOB_N2_0;
	pin P20 = IOB_N1_1;
	pin P21 = IOB_N1_0;
	pin P22 = IOB_N0_1;
	pin P23 = IOB_N0_0;
	pin P24 = NC;
	pin P25 = NC;
	pin P26 = PWRDWN_B;
	pin P27 = IOB_W9_1;
	pin P28 = NC;
	pin P29 = IOB_W8_0;
	pin P30 = IOB_W8_1;
	pin P31 = NC;
	pin P32 = IOB_W7_0;
	pin P33 = IOB_W7_1;
	pin P34 = IOB_W6_0;
	pin P35 = IOB_W6_1;
	pin P36 = IOB_W5_0;
	pin P37 = IOB_W5_1;
	pin P38 = VCC;
	pin P39 = IOB_W4_1;
	pin P40 = IOB_W3_0;
	pin P41 = IOB_W3_1;
	pin P42 = IOB_W2_0;
	pin P43 = IOB_W2_1;
	pin P44 = NC;
	pin P45 = IOB_W1_0;
	pin P46 = NC;
	pin P47 = IOB_W1_1;
	pin P48 = IOB_W0_0;
	pin P49 = M1;
	pin P50 = NC;
	pin P51 = M0;
	pin P52 = NC;
	pin P53 = IOB_S0_0;
	pin P54 = IOB_S0_1;
	pin P55 = IOB_S1_0;
	pin P56 = IOB_S1_1;
	pin P57 = IOB_S2_0;
	pin P58 = IOB_S2_1;
	pin P59 = IOB_S3_0;
	pin P60 = IOB_S3_1;
	pin P61 = IOB_S4_0;
	pin P62 = IOB_S4_1;
	pin P63 = GND;
	pin P64 = IOB_S5_0;
	pin P65 = IOB_S5_1;
	pin P66 = IOB_S6_0;
	pin P67 = IOB_S6_1;
	pin P68 = IOB_S7_0;
	pin P69 = IOB_S7_1;
	pin P70 = IOB_S8_0;
	pin P71 = IOB_S8_1;
	pin P72 = IOB_S9_0;
	pin P73 = IOB_S9_1;
	pin P74 = NC;
	pin P75 = PROG_B;
	pin P76 = NC;
	pin P77 = DONE;
	pin P78 = IOB_E0_0;
	pin P79 = IOB_E1_1;
	pin P80 = IOB_E1_0;
	pin P81 = NC;
	pin P82 = IOB_E2_1;
	pin P83 = NC;
	pin P84 = IOB_E2_0;
	pin P85 = IOB_E3_1;
	pin P86 = IOB_E3_0;
	pin P87 = IOB_E4_1;
	pin P88 = VCC;
	pin P89 = IOB_E5_1;
	pin P90 = IOB_E5_0;
	pin P91 = IOB_E6_1;
	pin P92 = IOB_E6_0;
	pin P93 = IOB_E7_1;
	pin P94 = NC;
	pin P95 = IOB_E7_0;
	pin P96 = IOB_E8_1;
	pin P97 = IOB_E8_0;
	pin P98 = IOB_E9_1;
	pin P99 = CCLK;
	pin P100 = NC;
}

// xc2018-vq64 xc2018l-vq64
bond BOND10 {
	pin P1 = IOB_N9_1;
	pin P2 = IOB_N9_0;
	pin P3 = IOB_N8_1;
	pin P4 = IOB_N8_0;
	pin P5 = IOB_N7_0;
	pin P6 = IOB_N6_1;
	pin P7 = IOB_N5_0;
	pin P8 = GND;
	pin P9 = IOB_N4_1;
	pin P10 = IOB_N3_0;
	pin P11 = IOB_N2_1;
	pin P12 = IOB_N2_0;
	pin P13 = IOB_N1_1;
	pin P14 = IOB_N1_0;
	pin P15 = IOB_N0_1;
	pin P16 = IOB_N0_0;
	pin P17 = PWRDWN_B;
	pin P18 = IOB_W9_1;
	pin P19 = IOB_W8_0;
	pin P20 = IOB_W8_1;
	pin P21 = IOB_W7_1;
	pin P22 = IOB_W6_1;
	pin P23 = IOB_W5_1;
	pin P24 = VCC;
	pin P25 = IOB_W4_1;
	pin P26 = IOB_W3_1;
	pin P27 = IOB_W2_1;
	pin P28 = IOB_W1_0;
	pin P29 = IOB_W1_1;
	pin P30 = IOB_W0_0;
	pin P31 = M1;
	pin P32 = M0;
	pin P33 = IOB_S0_0;
	pin P34 = IOB_S0_1;
	pin P35 = IOB_S1_0;
	pin P36 = IOB_S1_1;
	pin P37 = IOB_S2_0;
	pin P38 = IOB_S2_1;
	pin P39 = IOB_S3_1;
	pin P40 = IOB_S4_0;
	pin P41 = GND;
	pin P42 = IOB_S5_1;
	pin P43 = IOB_S6_1;
	pin P44 = IOB_S7_1;
	pin P45 = IOB_S8_1;
	pin P46 = IOB_S9_0;
	pin P47 = IOB_S9_1;
	pin P48 = PROG_B;
	pin P49 = DONE;
	pin P50 = IOB_E0_0;
	pin P51 = IOB_E1_1;
	pin P52 = IOB_E1_0;
	pin P53 = IOB_E2_0;
	pin P54 = IOB_E3_0;
	pin P55 = IOB_E4_1;
	pin P56 = VCC;
	pin P57 = IOB_E5_1;
	pin P58 = IOB_E5_0;
	pin P59 = IOB_E6_0;
	pin P60 = IOB_E7_0;
	pin P61 = IOB_E8_1;
	pin P62 = IOB_E8_0;
	pin P63 = IOB_E9_1;
	pin P64 = CCLK;
}

device xc2064 {
	chip CHIP0;
	bond pc44 = BOND0;
	bond pc68 = BOND1;
	bond pd48 = BOND2;
	bond pg68 = BOND3;
}

device xc2064l {
	chip CHIP0;
	bond pc68 = BOND1;
	bond vq64 = BOND4;
}

device xc2018 {
	chip CHIP1;
	bond pc44 = BOND5;
	bond pc68 = BOND6;
	bond pc84 = BOND7;
	bond pg84 = BOND8;
	bond tq100 = BOND9;
	bond vq64 = BOND10;
}

device xc2018l {
	chip CHIP1;
	bond pc84 = BOND7;
	bond vq100 = BOND9;
	bond vq64 = BOND10;
}

intdb {
	enum FF_MODE {
		FF,
		LATCH,
	}

	enum CLB_MODE {
		FGM,
		FG,
	}

	enum CLB_MUX_I1 {
		A,
		B,
	}

	enum CLB_MUX_I2 {
		B,
		C,
	}

	enum CLB_MUX_I3 {
		C,
		D,
		Q,
	}

	enum CLB_MUX_XY {
		F,
		G,
		Q,
	}

	enum CLB_MUX_RES {
		D,
		G,
		TIE_0,
	}

	enum CLB_MUX_SET {
		A,
		F,
		TIE_0,
	}

	enum IO_MUX_I {
		PAD,
		Q,
	}

	enum READBACK_MODE {
		ENABLE,
		ONCE,
		DISABLE,
	}

	enum STARTUP_SEQ {
		BEFORE,
		AFTER,
	}

	enum IO_INPUT_MODE {
		TTL,
		CMOS,
	}

	bel_class CLB {
		input A;
		input B;
		input C;
		input D;
		input K;
		output X;
		output Y;
		attribute F: bitvec[8];
		attribute G: bitvec[8];
		attribute MODE: CLB_MODE;
		attribute FF_MODE: FF_MODE;
		attribute MUX_F1: CLB_MUX_I1;
		attribute MUX_G1: CLB_MUX_I1;
		attribute MUX_F2: CLB_MUX_I2;
		attribute MUX_G2: CLB_MUX_I2;
		attribute MUX_F3: CLB_MUX_I3;
		attribute MUX_G3: CLB_MUX_I3;
		attribute MUX_X: CLB_MUX_XY;
		attribute MUX_Y: CLB_MUX_XY;
		attribute MUX_RES: CLB_MUX_RES;
		attribute MUX_SET: CLB_MUX_SET;
		attribute READBACK_Q: bitvec[1];
	}

	bel_class TBUF {
		input I;
		input T;
		bidir O;
	}

	bel_class PULLUP {
		bidir O;
		attribute ENABLE: bool;
	}

	bel_class IO {
		input O;
		input T;
		input K;
		output I;
		pad PAD: inout
		attribute MUX_I: IO_MUX_I;
		attribute READBACK_Q: bitvec[1];
	}

	bel_class OSC {
		output O;
	}

	bel_class CLKIOB {
		output I;
	}

	bel_class MISC_SW {
		pad M0: input
		pad M1: inout
		attribute READBACK_MODE: READBACK_MODE;
	}

	bel_class MISC_SE {
		pad PROG_B: input
		pad DONE: inout
		attribute TLC: bool;
		attribute REPROGRAM_ENABLE: bool;
		attribute DONE_PULLUP: bool;
	}

	bel_class MISC_NW {
		pad PWRDWN_B: input
		attribute IO_INPUT_MODE: IO_INPUT_MODE;
	}

	bel_class MISC_NE {
		pad CCLK: inout
		attribute TAC: bool;
	}

	bel_class MISC_E {
		attribute TLC: bool;
	}

	region_slot GLOBAL;
	region_slot LONG_H;
	region_slot LONG_H_IO0;
	region_slot LONG_V;
	region_slot LONG_V_IO0;
	region_slot LONG_V_IO1;
	wire SINGLE_H[0]: multi_root;
	wire SINGLE_H[1]: multi_root;
	wire SINGLE_H[2]: multi_root;
	wire SINGLE_H[3]: multi_root;
	wire SINGLE_H_E[0]: multi_branch W;
	wire SINGLE_H_E[1]: multi_branch W;
	wire SINGLE_H_E[2]: multi_branch W;
	wire SINGLE_H_E[3]: multi_branch W;
	wire SINGLE_HS[0]: multi_root;
	wire SINGLE_HS[1]: multi_root;
	wire SINGLE_HS[2]: multi_root;
	wire SINGLE_HS[3]: multi_root;
	wire SINGLE_HS_E[0]: multi_branch W;
	wire SINGLE_HS_E[1]: multi_branch W;
	wire SINGLE_HS_E[2]: multi_branch W;
	wire SINGLE_HS_E[3]: multi_branch W;
	wire SINGLE_HN[0]: multi_root;
	wire SINGLE_HN[1]: multi_root;
	wire SINGLE_HN[2]: multi_root;
	wire SINGLE_HN[3]: multi_root;
	wire SINGLE_HN_E[0]: multi_branch W;
	wire SINGLE_HN_E[1]: multi_branch W;
	wire SINGLE_HN_E[2]: multi_branch W;
	wire SINGLE_HN_E[3]: multi_branch W;
	wire SINGLE_V[0]: multi_root;
	wire SINGLE_V[1]: multi_root;
	wire SINGLE_V[2]: multi_root;
	wire SINGLE_V[3]: multi_root;
	wire SINGLE_V[4]: multi_root;
	wire SINGLE_V_S[0]: multi_branch N;
	wire SINGLE_V_S[1]: multi_branch N;
	wire SINGLE_V_S[2]: multi_branch N;
	wire SINGLE_V_S[3]: multi_branch N;
	wire SINGLE_V_S[4]: multi_branch N;
	wire SINGLE_VW[0]: multi_root;
	wire SINGLE_VW[1]: multi_root;
	wire SINGLE_VW[2]: multi_root;
	wire SINGLE_VW[3]: multi_root;
	wire SINGLE_VW_S[0]: multi_branch N;
	wire SINGLE_VW_S[1]: multi_branch N;
	wire SINGLE_VW_S[2]: multi_branch N;
	wire SINGLE_VW_S[3]: multi_branch N;
	wire SINGLE_VE[0]: multi_root;
	wire SINGLE_VE[1]: multi_root;
	wire SINGLE_VE[2]: multi_root;
	wire SINGLE_VE[3]: multi_root;
	wire SINGLE_VE_S[0]: multi_branch N;
	wire SINGLE_VE_S[1]: multi_branch N;
	wire SINGLE_VE_S[2]: multi_branch N;
	wire SINGLE_VE_S[3]: multi_branch N;
	wire LONG_H: regional LONG_H;
	wire LONG_HS: regional LONG_H;
	wire LONG_IO_S: regional LONG_H;
	wire LONG_IO_N: regional LONG_H;
	wire LONG_V[0]: regional LONG_V;
	wire LONG_V[1]: regional LONG_V;
	wire LONG_VE[0]: regional LONG_V;
	wire LONG_VE[1]: regional LONG_V;
	wire LONG_IO_W: regional LONG_V;
	wire LONG_IO_E: regional LONG_V;
	wire GCLK: regional GLOBAL;
	wire ACLK: regional GLOBAL;
	wire IOCLK_W: regional GLOBAL;
	wire IOCLK_E: regional GLOBAL;
	wire IOCLK_S: regional GLOBAL;
	wire IOCLK_N: regional GLOBAL;
	wire IMUX_CLB_A: mux;
	wire IMUX_CLB_B: mux;
	wire IMUX_CLB_C: mux;
	wire IMUX_CLB_D: mux;
	wire IMUX_CLB_D_N: branch S;
	wire IMUX_CLB_K: mux;
	wire IMUX_IO_W_O[0]: mux;
	wire IMUX_IO_W_O[1]: mux;
	wire IMUX_IO_W_T[0]: mux;
	wire IMUX_IO_W_T[1]: mux;
	wire IMUX_IO_E_O[0]: mux;
	wire IMUX_IO_E_O[1]: mux;
	wire IMUX_IO_E_T[0]: mux;
	wire IMUX_IO_E_T[1]: mux;
	wire IMUX_IO_S_O[0]: mux;
	wire IMUX_IO_S_O[1]: mux;
	wire IMUX_IO_S_T[0]: mux;
	wire IMUX_IO_S_T[1]: mux;
	wire IMUX_IO_N_O[0]: mux;
	wire IMUX_IO_N_O[1]: mux;
	wire IMUX_IO_N_T[0]: mux;
	wire IMUX_IO_N_T[1]: mux;
	wire IMUX_BUFG: mux;
	wire OUT_CLB_X: bel;
	wire OUT_CLB_X_E: branch W;
	wire OUT_CLB_X_S: branch N;
	wire OUT_CLB_X_N: branch S;
	wire OUT_CLB_Y: bel;
	wire OUT_CLB_Y_E: branch W;
	wire OUT_IO_W_I[0]: bel;
	wire OUT_IO_W_I[1]: bel;
	wire OUT_IO_W_I_S1: branch N;
	wire OUT_IO_E_I[0]: bel;
	wire OUT_IO_E_I[1]: bel;
	wire OUT_IO_E_I_S1: branch N;
	wire OUT_IO_S_I[0]: bel;
	wire OUT_IO_S_I[1]: bel;
	wire OUT_IO_S_I_E1: branch W;
	wire OUT_IO_N_I[0]: bel;
	wire OUT_IO_N_I[1]: bel;
	wire OUT_IO_N_I_E1: branch W;
	wire OUT_OSC: bel;

	tile_slot MAIN {
		bel_slot INT: routing;
		bel_slot CLB: CLB;
		bel_slot TBUF[0]: TBUF;
		bel_slot TBUF[1]: TBUF;
		bel_slot TBUF_E[0]: TBUF;
		bel_slot TBUF_E[1]: TBUF;
		bel_slot PULLUP_TBUF[0]: PULLUP;
		bel_slot PULLUP_TBUF[1]: PULLUP;
		bel_slot IO_W[0]: IO;
		bel_slot IO_W[1]: IO;
		bel_slot IO_E[0]: IO;
		bel_slot IO_E[1]: IO;
		bel_slot IO_S[0]: IO;
		bel_slot IO_S[1]: IO;
		bel_slot IO_N[0]: IO;
		bel_slot IO_N[1]: IO;
		bel_slot CLKIOB: CLKIOB;
		bel_slot BUFG: routing;
		bel_slot OSC: OSC;

		tile_class CLB {
			cell CELL;
			bitrect MAIN: Vertical (rev 18, rev 8);

			switchbox INT {
				mux IMUX_CLB_A = SINGLE_H[0] | SINGLE_H[1] | SINGLE_H[2] | SINGLE_H[3] | LONG_H | OUT_CLB_X_S;
				mux IMUX_CLB_B = SINGLE_V[0] | SINGLE_V[1] | SINGLE_V[2] | SINGLE_V[3] | SINGLE_V[4] | LONG_V[0] | LONG_V[1] | GCLK | OUT_CLB_X_S | OUT_CLB_Y_E;
				mux IMUX_CLB_C = SINGLE_V[0] | SINGLE_V[1] | SINGLE_V[2] | SINGLE_V[3] | SINGLE_V[4] | LONG_V[0] | LONG_V[1] | OUT_CLB_X_N;
				mux IMUX_CLB_D = SINGLE_H[0] | SINGLE_H[1] | SINGLE_H[2] | SINGLE_H[3] | LONG_H | OUT_CLB_X;
				mux IMUX_CLB_K = LONG_V[1] | GCLK;
				pass SINGLE_V[0] = OUT_CLB_Y_E @XXX57005[57005][57005];
				pass SINGLE_V[1] = OUT_CLB_X_E @XXX57005[57005][57005];
				pass SINGLE_V[2] = OUT_CLB_Y_E @XXX57005[57005][57005];
				pass SINGLE_V[3] = OUT_CLB_X_E @XXX57005[57005][57005];
				pass SINGLE_V[4] = OUT_CLB_Y_E @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_CLB_X_E @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_CLB_Y_E @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_V[1] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = LONG_V[1] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_V[0] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_V[1] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_V[4] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = LONG_V[0] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_V[3] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_V[4] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = LONG_V[1] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_V[2] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_V[3] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = LONG_V[0] @XXX57005[57005][57005];
				bipass SINGLE_H_E[0] = SINGLE_V[0] @XXX57005[57005][57005];
				bipass SINGLE_H_E[0] = SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass SINGLE_H_E[0] = SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass SINGLE_H_E[1] = SINGLE_V[0] @XXX57005[57005][57005];
				bipass SINGLE_H_E[1] = SINGLE_V[1] @XXX57005[57005][57005];
				bipass SINGLE_H_E[1] = SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass SINGLE_H_E[2] = SINGLE_V[2] @XXX57005[57005][57005];
				bipass SINGLE_H_E[2] = SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass SINGLE_H_E[2] = SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass SINGLE_H_E[3] = SINGLE_V[2] @XXX57005[57005][57005];
				bipass SINGLE_H_E[3] = SINGLE_V[3] @XXX57005[57005][57005];
				bipass SINGLE_H_E[3] = SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass SINGLE_V[0] = SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass SINGLE_V[0] = SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass SINGLE_V[0] = LONG_H @XXX57005[57005][57005];
				bipass SINGLE_V[1] = SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass SINGLE_V[1] = SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass SINGLE_V[2] = SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass SINGLE_V[2] = SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass SINGLE_V[3] = SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass SINGLE_V[3] = SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass SINGLE_V[3] = LONG_H @XXX57005[57005][57005];
				bipass SINGLE_V[4] = SINGLE_V_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = IMUX_CLB_A;
				input B = IMUX_CLB_B;
				input C = IMUX_CLB_C;
				input D = IMUX_CLB_D_N;
				input K = IMUX_CLB_K;
				output X = OUT_CLB_X;
				output Y = OUT_CLB_Y;
			}

			// wire IMUX_CLB_A                     CLB.A
			// wire IMUX_CLB_B                     CLB.B
			// wire IMUX_CLB_C                     CLB.C
			// wire IMUX_CLB_D_N                   CLB.D
			// wire IMUX_CLB_K                     CLB.K
			// wire OUT_CLB_X                      CLB.X
			// wire OUT_CLB_Y                      CLB.Y
		}

		tile_class CLB_W {
			cell CELL;
			cell S;
			bitrect MAIN: Vertical (rev 21, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[3] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.LONG_IO_W | CELL.GCLK | CELL.OUT_CLB_X_S | CELL.OUT_IO_W_I[1];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[3] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.LONG_IO_W | CELL.OUT_CLB_X_N;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X;
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H | CELL.LONG_V[1];
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_V[0] | CELL.LONG_IO_W | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_V[0] | CELL.LONG_IO_W;
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_V[0] | CELL.LONG_IO_W;
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_H = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_IO_W = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_IO_W @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input K = CELL.IOCLK_W;
				output I = CELL.OUT_IO_W_I[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input K = CELL.IOCLK_W;
				output I = CELL.OUT_IO_W_I[1];
			}

			// wire CELL.IOCLK_W                   IO_W[0].K IO_W[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
		}

		tile_class CLB_E {
			cell CELL;
			cell S;
			bitrect MAIN: Vertical (rev 27, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.GCLK | CELL.OUT_CLB_X_S | CELL.OUT_CLB_Y_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.OUT_CLB_X_N;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X;
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[2] | CELL.LONG_VE[0] | CELL.LONG_IO_E | CELL.OUT_CLB_X | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[3] | CELL.LONG_VE[1] | CELL.OUT_CLB_X | CELL.OUT_CLB_Y | S.SINGLE_H[0] | S.SINGLE_H[2] | S.LONG_H;
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[3] | CELL.LONG_VE[1] | CELL.LONG_IO_E;
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[3] | CELL.LONG_VE[1] | CELL.LONG_IO_E;
				pass CELL.SINGLE_H[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_H = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.LONG_VE[0] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.LONG_VE[0] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_VE[1] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.LONG_VE[1] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_E = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.LONG_IO_E = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.LONG_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.LONG_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.LONG_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.LONG_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_VE[0] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_VE[1] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_IO_E @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input K = CELL.IOCLK_E;
				output I = CELL.OUT_IO_E_I[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input K = CELL.IOCLK_E;
				output I = CELL.OUT_IO_E_I[1];
			}

			// wire CELL.IOCLK_E                   IO_E[0].K IO_E[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
		}

		tile_class CLB_MW {
			cell CELL;
			cell S;
			bitrect MAIN: Vertical (rev 21, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[3] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.LONG_IO_W | CELL.GCLK | CELL.OUT_CLB_X_S | CELL.OUT_IO_W_I[1];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[3] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.LONG_IO_W | CELL.OUT_CLB_X_N;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X;
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_V[0] | CELL.LONG_IO_W | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_V[0] | CELL.LONG_IO_W;
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_H = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_IO_W @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input K = CELL.IOCLK_W;
				output I = CELL.OUT_IO_W_I[1];
			}

			// wire CELL.IOCLK_W                   IO_W[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
		}

		tile_class CLB_ME {
			cell CELL;
			cell S;
			bitrect MAIN: Vertical (rev 27, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.GCLK | CELL.OUT_CLB_X_S | CELL.OUT_CLB_Y_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.OUT_CLB_X_N;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X;
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[3] | CELL.LONG_VE[1] | CELL.OUT_CLB_X | CELL.OUT_CLB_Y | S.SINGLE_H[0] | S.SINGLE_H[2] | S.LONG_H;
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[3] | CELL.LONG_VE[1] | CELL.LONG_IO_E;
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.LONG_VE[0] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.LONG_VE[0] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_VE[1] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.LONG_IO_E = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.LONG_IO_E = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.LONG_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.LONG_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.LONG_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.LONG_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_VE[0] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_VE[1] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_IO_E @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input K = CELL.IOCLK_E;
				output I = CELL.OUT_IO_E_I[1];
			}

			// wire CELL.IOCLK_E                   IO_E[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
		}

		tile_class CLB_S {
			cell CELL;
			cell E;
			bitrect MAIN: Vertical (rev 18, rev 12);
			bitrect MAIN_E: Vertical (rev 18, rev 12);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.GCLK | CELL.OUT_CLB_X_S | CELL.OUT_CLB_Y_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X;
				mux CELL.IMUX_CLB_D_N = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[1] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.LONG_IO_S | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_IO_S | CELL.LONG_V[0];
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.OUT_CLB_X | E.SINGLE_V[1] | E.SINGLE_V[3] | E.SINGLE_V[4] | E.LONG_V[1];
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.LONG_IO_S;
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.LONG_IO_S;
				pass CELL.SINGLE_HS[0] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_HS = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_S = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.ACLK @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.LONG_HS @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.LONG_HS @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.LONG_HS = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_HS = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.LONG_IO_S = CELL.LONG_V[0] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input K = CELL.IOCLK_S;
				output I = CELL.OUT_IO_S_I[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input K = CELL.IOCLK_S;
				output I = CELL.OUT_IO_S_I[1];
			}

			// wire CELL.IOCLK_S                   IO_S[0].K IO_S[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
		}

		tile_class CLB_SW {
			cell CELL;
			cell E;
			bitrect MAIN: Vertical (rev 21, rev 12);
			bitrect MAIN_E: Vertical (rev 18, rev 12);

			switchbox INT {
				mux CELL.IOCLK_W = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[3] | CELL.LONG_V[0] | CELL.GCLK;
				mux CELL.IOCLK_S = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[1] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.GCLK;
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[3] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.LONG_IO_W | CELL.GCLK | CELL.OUT_CLB_X_S | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[3] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.LONG_IO_W | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X;
				mux CELL.IMUX_CLB_D_N = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[1] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.LONG_IO_S | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H | CELL.LONG_V[1];
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_V[0] | CELL.LONG_IO_W;
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_IO_S | CELL.LONG_V[0] | CELL.LONG_IO_W;
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.OUT_CLB_X | E.SINGLE_V[1] | E.SINGLE_V[3] | E.SINGLE_V[4] | E.LONG_V[1];
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.LONG_IO_S;
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.LONG_IO_S;
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_H = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.LONG_HS = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_S = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.ACLK @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_W = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_W = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.LONG_IO_W @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.LONG_IO_S @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.LONG_HS @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_IO_W @XXX57005[57005][57005];
				bipass CELL.LONG_HS = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_HS = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.LONG_IO_S = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_IO_S = CELL.LONG_IO_W @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input K = CELL.IOCLK_W;
				output I = CELL.OUT_IO_W_I[0];
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input K = CELL.IOCLK_S;
				output I = CELL.OUT_IO_S_I[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input K = CELL.IOCLK_S;
				output I = CELL.OUT_IO_S_I[1];
			}

			// wire CELL.IOCLK_W                   IO_W[0].K
			// wire CELL.IOCLK_S                   IO_S[0].K IO_S[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
		}

		tile_class CLB_SE {
			cell CELL;
			bitrect MAIN: Vertical (rev 27, rev 12);

			switchbox INT {
				mux IMUX_CLB_A = SINGLE_H[0] | SINGLE_H[1] | SINGLE_H[2] | SINGLE_H[3] | LONG_H | OUT_CLB_X_S;
				mux IMUX_CLB_B = SINGLE_V[0] | SINGLE_V[1] | SINGLE_V[2] | SINGLE_V[3] | SINGLE_V[4] | LONG_V[0] | LONG_V[1] | GCLK | OUT_CLB_X_S | OUT_CLB_Y_E;
				mux IMUX_CLB_C = SINGLE_V[0] | SINGLE_V[1] | SINGLE_V[2] | SINGLE_V[3] | SINGLE_V[4] | LONG_V[0] | LONG_V[1] | OUT_IO_S_I[0];
				mux IMUX_CLB_D = SINGLE_H[0] | SINGLE_H[1] | SINGLE_H[2] | SINGLE_H[3] | LONG_H | OUT_CLB_X;
				mux IMUX_CLB_D_N = SINGLE_HS[0] | SINGLE_HS[1] | SINGLE_HS[2] | SINGLE_HS[3] | LONG_HS | LONG_IO_S | OUT_IO_S_I[0];
				mux IMUX_CLB_K = LONG_V[1] | GCLK;
				mux IMUX_IO_E_O[0] = SINGLE_H[1] | SINGLE_H[3] | SINGLE_VE[0] | SINGLE_VE[2] | LONG_VE[0] | LONG_IO_E | OUT_CLB_X | OUT_CLB_Y;
				mux IMUX_IO_E_T[0] = SINGLE_VE[1] | SINGLE_VE[3] | LONG_VE[1] | LONG_IO_E;
				mux IMUX_IO_S_O[0] = SINGLE_HS[0] | SINGLE_HS[2] | SINGLE_V[0] | SINGLE_V[2] | LONG_IO_S | LONG_V[0];
				mux IMUX_IO_S_O[1] = SINGLE_HS[1] | SINGLE_HS[3] | SINGLE_VE[1] | SINGLE_VE[3] | LONG_HS | LONG_VE[1] | LONG_IO_E | ACLK | OUT_CLB_X;
				mux IMUX_IO_S_T[0] = SINGLE_HS[1] | SINGLE_HS[3] | LONG_HS | LONG_IO_S;
				mux IMUX_IO_S_T[1] = SINGLE_HS[1] | SINGLE_HS[3] | LONG_HS | LONG_IO_S;
				mux IMUX_BUFG = SINGLE_HS[1] | SINGLE_VE[1] | LONG_HS | LONG_VE[1] | OUT_IO_E_I[0] | OUT_IO_S_I[1] | OUT_OSC;
				pass SINGLE_H[0] = OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass SINGLE_H[1] = OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass SINGLE_H[2] = OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass SINGLE_H[3] = OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass SINGLE_HS[0] = OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass SINGLE_HS[1] = OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass SINGLE_HS[2] = OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass SINGLE_HS[3] = OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass SINGLE_V[0] = OUT_CLB_Y_E @XXX57005[57005][57005];
				pass SINGLE_V[0] = OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass SINGLE_V[1] = OUT_CLB_X_E @XXX57005[57005][57005];
				pass SINGLE_V[1] = OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass SINGLE_V[2] = OUT_CLB_Y_E @XXX57005[57005][57005];
				pass SINGLE_V[2] = OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass SINGLE_V[3] = OUT_CLB_X_E @XXX57005[57005][57005];
				pass SINGLE_V[3] = OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass SINGLE_V[4] = OUT_CLB_Y_E @XXX57005[57005][57005];
				pass SINGLE_V[4] = OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass SINGLE_VE[0] = OUT_CLB_Y @XXX57005[57005][57005];
				pass SINGLE_VE[0] = OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass SINGLE_VE[1] = OUT_CLB_X @XXX57005[57005][57005];
				pass SINGLE_VE[1] = OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass SINGLE_VE[2] = OUT_CLB_Y @XXX57005[57005][57005];
				pass SINGLE_VE[2] = OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass SINGLE_VE[3] = OUT_CLB_X @XXX57005[57005][57005];
				pass SINGLE_VE[3] = OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass LONG_H = OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass LONG_HS = OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass LONG_IO_S = OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_CLB_X_E @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass LONG_V[1] = ACLK @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_CLB_Y_E @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass LONG_VE[0] = OUT_CLB_Y @XXX57005[57005][57005];
				pass LONG_VE[0] = OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass LONG_VE[1] = OUT_CLB_X @XXX57005[57005][57005];
				pass LONG_VE[1] = OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass LONG_IO_E = OUT_CLB_Y @XXX57005[57005][57005];
				pass LONG_IO_E = OUT_IO_S_I[1] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_V[1] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_VE[0] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = LONG_V[1] @XXX57005[57005][57005];
				bipass SINGLE_H[0] = LONG_VE[1] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_V[0] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_V[1] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_V[4] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_VE[0] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_VE[1] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = LONG_V[0] @XXX57005[57005][57005];
				bipass SINGLE_H[1] = LONG_VE[0] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_V[3] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_V[4] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_VE[2] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = LONG_V[1] @XXX57005[57005][57005];
				bipass SINGLE_H[2] = LONG_VE[1] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_V[2] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_V[3] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_VE[2] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_VE[3] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = LONG_V[0] @XXX57005[57005][57005];
				bipass SINGLE_H[3] = LONG_VE[0] @XXX57005[57005][57005];
				bipass SINGLE_H_E[0] = SINGLE_V[0] @XXX57005[57005][57005];
				bipass SINGLE_H_E[0] = SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass SINGLE_H_E[0] = SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass SINGLE_H_E[1] = SINGLE_V[0] @XXX57005[57005][57005];
				bipass SINGLE_H_E[1] = SINGLE_V[1] @XXX57005[57005][57005];
				bipass SINGLE_H_E[1] = SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass SINGLE_H_E[2] = SINGLE_V[2] @XXX57005[57005][57005];
				bipass SINGLE_H_E[2] = SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass SINGLE_H_E[2] = SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass SINGLE_H_E[3] = SINGLE_V[2] @XXX57005[57005][57005];
				bipass SINGLE_H_E[3] = SINGLE_V[3] @XXX57005[57005][57005];
				bipass SINGLE_H_E[3] = SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass SINGLE_HS[0] = SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass SINGLE_HS[0] = SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass SINGLE_HS[0] = SINGLE_V[2] @XXX57005[57005][57005];
				bipass SINGLE_HS[0] = SINGLE_V[3] @XXX57005[57005][57005];
				bipass SINGLE_HS[0] = SINGLE_VE[0] @XXX57005[57005][57005];
				bipass SINGLE_HS[0] = LONG_V[0] @XXX57005[57005][57005];
				bipass SINGLE_HS[1] = SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass SINGLE_HS[1] = SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass SINGLE_HS[1] = SINGLE_V[3] @XXX57005[57005][57005];
				bipass SINGLE_HS[1] = SINGLE_V[4] @XXX57005[57005][57005];
				bipass SINGLE_HS[1] = SINGLE_VE[1] @XXX57005[57005][57005];
				bipass SINGLE_HS[1] = LONG_V[1] @XXX57005[57005][57005];
				bipass SINGLE_HS[2] = SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass SINGLE_HS[2] = SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass SINGLE_HS[2] = SINGLE_V[0] @XXX57005[57005][57005];
				bipass SINGLE_HS[2] = SINGLE_V[1] @XXX57005[57005][57005];
				bipass SINGLE_HS[2] = SINGLE_V[4] @XXX57005[57005][57005];
				bipass SINGLE_HS[2] = SINGLE_VE[2] @XXX57005[57005][57005];
				bipass SINGLE_HS[2] = LONG_V[0] @XXX57005[57005][57005];
				bipass SINGLE_HS[3] = SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass SINGLE_HS[3] = SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass SINGLE_HS[3] = SINGLE_V[1] @XXX57005[57005][57005];
				bipass SINGLE_HS[3] = SINGLE_VE[3] @XXX57005[57005][57005];
				bipass SINGLE_HS[3] = LONG_V[1] @XXX57005[57005][57005];
				bipass SINGLE_HS[3] = LONG_IO_E @XXX57005[57005][57005];
				bipass SINGLE_HS_E[0] = SINGLE_V[2] @XXX57005[57005][57005];
				bipass SINGLE_HS_E[0] = SINGLE_V[3] @XXX57005[57005][57005];
				bipass SINGLE_HS_E[1] = SINGLE_V[2] @XXX57005[57005][57005];
				bipass SINGLE_HS_E[2] = SINGLE_V[0] @XXX57005[57005][57005];
				bipass SINGLE_HS_E[2] = SINGLE_V[1] @XXX57005[57005][57005];
				bipass SINGLE_HS_E[3] = SINGLE_V[0] @XXX57005[57005][57005];
				bipass SINGLE_V[0] = SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass SINGLE_V[0] = SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass SINGLE_V[0] = LONG_H @XXX57005[57005][57005];
				bipass SINGLE_V[0] = LONG_HS @XXX57005[57005][57005];
				bipass SINGLE_V[1] = SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass SINGLE_V[1] = SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass SINGLE_V[2] = SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass SINGLE_V[2] = SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass SINGLE_V[3] = SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass SINGLE_V[3] = SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass SINGLE_V[3] = LONG_H @XXX57005[57005][57005];
				bipass SINGLE_V[3] = LONG_HS @XXX57005[57005][57005];
				bipass SINGLE_V[4] = SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass SINGLE_VE[0] = SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass SINGLE_VE[0] = SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass SINGLE_VE[0] = LONG_H @XXX57005[57005][57005];
				bipass SINGLE_VE[1] = SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass SINGLE_VE[1] = SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass SINGLE_VE[2] = SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass SINGLE_VE[2] = SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass SINGLE_VE[3] = SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass SINGLE_VE[3] = SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass SINGLE_VE[3] = LONG_H @XXX57005[57005][57005];
				bipass SINGLE_VE[3] = LONG_IO_S @XXX57005[57005][57005];
				bipass LONG_H = LONG_VE[0] @XXX57005[57005][57005];
				bipass LONG_H = LONG_VE[1] @XXX57005[57005][57005];
				bipass LONG_H = LONG_IO_E @XXX57005[57005][57005];
				bipass LONG_HS = LONG_V[0] @XXX57005[57005][57005];
				bipass LONG_HS = LONG_V[1] @XXX57005[57005][57005];
				bipass LONG_HS = LONG_VE[0] @XXX57005[57005][57005];
				bipass LONG_HS = LONG_VE[1] @XXX57005[57005][57005];
				bipass LONG_IO_S = LONG_V[0] @XXX57005[57005][57005];
				bipass LONG_IO_S = LONG_IO_E @XXX57005[57005][57005];
			}

			bel CLB {
				input A = IMUX_CLB_A;
				input B = IMUX_CLB_B;
				input C = IMUX_CLB_C;
				input D = IMUX_CLB_D_N;
				input K = IMUX_CLB_K;
				output X = OUT_CLB_X;
				output Y = OUT_CLB_Y;
			}

			bel IO_E[0] {
				input O = IMUX_IO_E_O[0];
				input T = IMUX_IO_E_T[0];
				input K = IOCLK_E;
				output I = OUT_IO_E_I[0];
			}

			bel IO_S[0] {
				input O = IMUX_IO_S_O[0];
				input T = IMUX_IO_S_T[0];
				input K = IOCLK_S;
				output I = OUT_IO_S_I[0];
			}

			bel IO_S[1] {
				input O = IMUX_IO_S_O[1];
				input T = IMUX_IO_S_T[1];
				input K = IOCLK_S;
				output I = OUT_IO_S_I[1];
			}

			switchbox BUFG {
				permabuf ACLK = IMUX_BUFG;
			}

			bel OSC {
				output O = OUT_OSC;
			}

			// wire IOCLK_E                        IO_E[0].K
			// wire IOCLK_S                        IO_S[0].K IO_S[1].K
			// wire IMUX_CLB_A                     CLB.A
			// wire IMUX_CLB_B                     CLB.B
			// wire IMUX_CLB_C                     CLB.C
			// wire IMUX_CLB_D_N                   CLB.D
			// wire IMUX_CLB_K                     CLB.K
			// wire IMUX_IO_E_O[0]                 IO_E[0].O
			// wire IMUX_IO_E_T[0]                 IO_E[0].T
			// wire IMUX_IO_S_O[0]                 IO_S[0].O
			// wire IMUX_IO_S_O[1]                 IO_S[1].O
			// wire IMUX_IO_S_T[0]                 IO_S[0].T
			// wire IMUX_IO_S_T[1]                 IO_S[1].T
			// wire OUT_CLB_X                      CLB.X
			// wire OUT_CLB_Y                      CLB.Y
			// wire OUT_IO_E_I[0]                  IO_E[0].I
			// wire OUT_IO_S_I[0]                  IO_S[0].I
			// wire OUT_IO_S_I[1]                  IO_S[1].I
			// wire OUT_OSC                        OSC.O
		}

		tile_class CLB_SE1 {
			cell CELL;
			cell E;
			bitrect MAIN: Vertical (rev 18, rev 12);
			bitrect MAIN_E: Vertical (rev 27, rev 12);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.GCLK | CELL.OUT_CLB_X_S | CELL.OUT_CLB_Y_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[2] | CELL.SINGLE_H[3] | CELL.LONG_H | CELL.OUT_CLB_X;
				mux CELL.IMUX_CLB_D_N = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[1] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.LONG_IO_S | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_IO_S | CELL.LONG_V[0];
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.OUT_CLB_X | E.SINGLE_V[1] | E.SINGLE_V[3] | E.SINGLE_V[4] | E.LONG_V[1];
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.LONG_IO_S;
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_HS | CELL.LONG_IO_S;
				pass CELL.SINGLE_HS[0] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_HS = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_S = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.ACLK @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.LONG_HS @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.LONG_HS @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.LONG_HS = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_HS = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.LONG_IO_S = CELL.LONG_V[0] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input K = CELL.IOCLK_S;
				output I = CELL.OUT_IO_S_I[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input K = CELL.IOCLK_S;
				output I = CELL.OUT_IO_S_I[1];
			}

			// wire CELL.IOCLK_S                   IO_S[0].K IO_S[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
		}

		tile_class CLB_N {
			cell CELL;
			cell E;
			bitrect MAIN: Vertical (rev 18, rev 9);
			bitrect MAIN_E: Vertical (rev 18, rev 9);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[3] | CELL.LONG_H | CELL.LONG_IO_N | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.GCLK | CELL.OUT_CLB_Y_E | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.OUT_CLB_X_N;
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_IO_N | CELL.LONG_V[0];
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.OUT_CLB_X | E.SINGLE_V[1] | E.SINGLE_V[3] | E.SINGLE_V[4] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.LONG_IO_N;
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.LONG_IO_N;
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_H = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_N = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.LONG_IO_N = CELL.LONG_V[0] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input K = CELL.IOCLK_N;
				output I = CELL.OUT_IO_N_I[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input K = CELL.IOCLK_N;
				output I = CELL.OUT_IO_N_I[1];
			}

			// wire CELL.IOCLK_N                   IO_N[0].K IO_N[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
		}

		tile_class CLB_NW {
			cell CELL;
			cell S;
			cell E;
			bitrect MAIN: Vertical (rev 21, rev 9);
			bitrect MAIN_E: Vertical (rev 18, rev 9);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[3] | CELL.LONG_H | CELL.LONG_IO_N | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[3] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.LONG_IO_W | CELL.GCLK | CELL.OUT_IO_W_I[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[3] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.LONG_IO_W | CELL.OUT_CLB_X_N;
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_V[0] | CELL.LONG_IO_W | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_V[0] | CELL.LONG_IO_W;
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_IO_N | CELL.LONG_V[0] | CELL.LONG_IO_W | CELL.GCLK;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.OUT_CLB_X | E.SINGLE_V[1] | E.SINGLE_V[3] | E.SINGLE_V[4] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.LONG_IO_N;
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.LONG_IO_N;
				mux CELL.IMUX_BUFG = CELL.SINGLE_HN[2] | CELL.SINGLE_VW[2] | CELL.LONG_H | CELL.LONG_V[0] | CELL.OUT_IO_W_I[1] | CELL.OUT_IO_N_I[0];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_H = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_N = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_W = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.LONG_IO_W @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.LONG_IO_N @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.LONG_IO_N = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_IO_N = CELL.LONG_IO_W @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input K = CELL.IOCLK_W;
				output I = CELL.OUT_IO_W_I[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input K = CELL.IOCLK_N;
				output I = CELL.OUT_IO_N_I[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input K = CELL.IOCLK_N;
				output I = CELL.OUT_IO_N_I[1];
			}

			switchbox BUFG {
				permabuf CELL.GCLK = CELL.IMUX_BUFG;
			}

			// wire CELL.IOCLK_W                   IO_W[1].K
			// wire CELL.IOCLK_N                   IO_N[0].K IO_N[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
		}

		tile_class CLB_NE {
			cell CELL;
			cell S;
			bitrect MAIN: Vertical (rev 27, rev 9);

			switchbox INT {
				mux CELL.IOCLK_E = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[3] | CELL.LONG_VE[1] | CELL.GCLK;
				mux CELL.IOCLK_N = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[3] | CELL.LONG_H | CELL.GCLK;
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[3] | CELL.LONG_H | CELL.LONG_IO_N | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.GCLK | CELL.OUT_CLB_Y_E | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.OUT_CLB_X_N;
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[3] | CELL.LONG_VE[1] | CELL.OUT_CLB_X | CELL.OUT_CLB_Y | S.SINGLE_H[0] | S.SINGLE_H[2] | S.LONG_H;
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[3] | CELL.LONG_VE[1] | CELL.LONG_IO_E;
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_IO_N | CELL.LONG_V[0];
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[2] | CELL.LONG_H | CELL.LONG_VE[0] | CELL.LONG_IO_E | CELL.OUT_CLB_X;
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.LONG_IO_N;
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.LONG_IO_N;
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_H = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_N = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_VE[0] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.LONG_VE[0] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_VE[1] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.LONG_VE[1] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_IO_E = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.LONG_IO_E = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_IO_E = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.LONG_IO_E @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.LONG_IO_N @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_VE[0] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_VE[1] @XXX57005[57005][57005];
				bipass CELL.LONG_IO_N = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_IO_N = CELL.LONG_IO_E @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input K = CELL.IOCLK_E;
				output I = CELL.OUT_IO_E_I[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input K = CELL.IOCLK_N;
				output I = CELL.OUT_IO_N_I[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input K = CELL.IOCLK_N;
				output I = CELL.OUT_IO_N_I[1];
			}

			// wire CELL.IOCLK_E                   IO_E[1].K
			// wire CELL.IOCLK_N                   IO_N[0].K IO_N[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
		}

		tile_class CLB_NE1 {
			cell CELL;
			cell E;
			bitrect MAIN: Vertical (rev 18, rev 9);
			bitrect MAIN_E: Vertical (rev 27, rev 9);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[3] | CELL.LONG_H | CELL.LONG_IO_N | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.GCLK | CELL.OUT_CLB_Y_E | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[0] | CELL.SINGLE_V[1] | CELL.SINGLE_V[2] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.LONG_V[1] | CELL.OUT_CLB_X_N;
				mux CELL.IMUX_CLB_K = CELL.LONG_V[1] | CELL.GCLK;
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_IO_N | CELL.LONG_V[0];
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.OUT_CLB_X | E.SINGLE_V[1] | E.SINGLE_V[3] | E.SINGLE_V[4] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.LONG_IO_N;
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_H | CELL.LONG_IO_N;
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_H = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.LONG_IO_N = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.LONG_V[0] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.LONG_V[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.LONG_H @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[0] @XXX57005[57005][57005];
				bipass CELL.LONG_H = CELL.LONG_V[1] @XXX57005[57005][57005];
				bipass CELL.LONG_IO_N = CELL.LONG_V[0] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D_N;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input K = CELL.IOCLK_N;
				output I = CELL.OUT_IO_N_I[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input K = CELL.IOCLK_N;
				output I = CELL.OUT_IO_N_I[1];
			}

			// wire CELL.IOCLK_N                   IO_N[0].K IO_N[1].K
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D_N              CLB.D
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
		}
	}

	tile_slot EXTRA_COL {
		bel_slot LLH: routing;

		tile_class BIDIH {
			bitrect BIDI: Vertical (rev 2, rev 8);

			switchbox LLH {
			}
		}

		tile_class BIDIH_S {
			bitrect BIDI: Vertical (rev 2, rev 12);

			switchbox LLH {
			}
		}

		tile_class BIDIH_N {
			bitrect BIDI: Vertical (rev 2, rev 9);

			switchbox LLH {
			}
		}
	}

	tile_slot EXTRA_ROW {
		bel_slot LLV: routing;

		tile_class BIDIV {
			bitrect BIDI: Vertical (rev 18, rev 1);

			switchbox LLV {
			}
		}

		tile_class BIDIV_W {
			bitrect BIDI: Vertical (rev 21, rev 1);

			switchbox LLV {
			}
		}

		tile_class BIDIV_E {
			bitrect BIDI: Vertical (rev 27, rev 1);

			switchbox LLV {
			}
		}
	}

	tile_slot MISC_E {
		bel_slot MISC_E: MISC_E;

		tile_class MISC_E {
			bitrect MAIN: Vertical (rev 27, rev 8);

			bel MISC_E {
				attribute TLC @!MAIN[0][1];
			}
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass SINGLE_H_E[0] = SINGLE_H[0];
			pass SINGLE_H_E[1] = SINGLE_H[1];
			pass SINGLE_H_E[2] = SINGLE_H[2];
			pass SINGLE_H_E[3] = SINGLE_H[3];
			pass SINGLE_HS_E[0] = SINGLE_HS[0];
			pass SINGLE_HS_E[1] = SINGLE_HS[1];
			pass SINGLE_HS_E[2] = SINGLE_HS[2];
			pass SINGLE_HS_E[3] = SINGLE_HS[3];
			pass SINGLE_HN_E[0] = SINGLE_HN[0];
			pass SINGLE_HN_E[1] = SINGLE_HN[1];
			pass SINGLE_HN_E[2] = SINGLE_HN[2];
			pass SINGLE_HN_E[3] = SINGLE_HN[3];
			pass OUT_CLB_X_E = OUT_CLB_X;
			pass OUT_CLB_Y_E = OUT_CLB_Y;
			pass OUT_IO_S_I_E1 = OUT_IO_S_I[1];
			pass OUT_IO_N_I_E1 = OUT_IO_N_I[1];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass IMUX_CLB_D_N = IMUX_CLB_D;
			pass OUT_CLB_X_N = OUT_CLB_X;
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass SINGLE_V_S[0] = SINGLE_V[0];
			pass SINGLE_V_S[1] = SINGLE_V[1];
			pass SINGLE_V_S[2] = SINGLE_V[2];
			pass SINGLE_V_S[3] = SINGLE_V[3];
			pass SINGLE_V_S[4] = SINGLE_V[4];
			pass SINGLE_VW_S[0] = SINGLE_VW[0];
			pass SINGLE_VW_S[1] = SINGLE_VW[1];
			pass SINGLE_VW_S[2] = SINGLE_VW[2];
			pass SINGLE_VW_S[3] = SINGLE_VW[3];
			pass SINGLE_VE_S[0] = SINGLE_VE[0];
			pass SINGLE_VE_S[1] = SINGLE_VE[1];
			pass SINGLE_VE_S[2] = SINGLE_VE[2];
			pass SINGLE_VE_S[3] = SINGLE_VE[3];
			pass OUT_CLB_X_S = OUT_CLB_X;
			pass OUT_IO_W_I_S1 = OUT_IO_W_I[1];
			pass OUT_IO_E_I_S1 = OUT_IO_E_I[1];
		}
	}
}

bstile BIDIH {
	INT:BIDI.SINGLE_H[0]: R0.F1.B3
		0: E
		1: W
	INT:BIDI.SINGLE_H[1]: R0.F1.B7
		0: E
		1: W
	INT:BIDI.SINGLE_H[2]: R0.F0.B0
		0: E
		1: W
	INT:BIDI.SINGLE_H[3]: R0.F0.B3
		0: E
		1: W
}

bstile BIDIH_N {
	INT:BIDI.SINGLE_HN[0]: R0.F0.B8
		0: E
		1: W
	INT:BIDI.SINGLE_HN[1]: R0.F1.B8
		0: E
		1: W
	INT:BIDI.SINGLE_HN[2]: R0.F1.B7
		0: E
		1: W
	INT:BIDI.SINGLE_HN[3]: R0.F0.B4
		0: E
		1: W
}

bstile BIDIH_S {
	INT:BIDI.SINGLE_HS[0]: R0.F1.B4
		0: E
		1: W
	INT:BIDI.SINGLE_HS[1]: R0.F1.B1
		0: E
		1: W
	INT:BIDI.SINGLE_HS[2]: R0.F1.B0
		0: E
		1: W
	INT:BIDI.SINGLE_HS[3]: R0.F0.B0
		0: E
		1: W
	INT:BIDI.SINGLE_H[0]: R0.F1.B7
		0: E
		1: W
	INT:BIDI.SINGLE_H[1]: R0.F1.B11
		0: E
		1: W
	INT:BIDI.SINGLE_H[2]: R0.F0.B4
		0: E
		1: W
	INT:BIDI.SINGLE_H[3]: R0.F0.B7
		0: E
		1: W
}

bstile BIDIV {
	INT:BIDI.SINGLE_V[0]: R0.F17.B0
		1: N
		0: S
	INT:BIDI.SINGLE_V[1]: R0.F9.B0
		1: N
		0: S
	INT:BIDI.SINGLE_V[2]: R0.F6.B0
		1: N
		0: S
	INT:BIDI.SINGLE_V[3]: R0.F0.B0
		1: N
		0: S
	INT:BIDI.SINGLE_V[4]: R0.F11.B0
		1: N
		0: S
}

bstile BIDIV_E {
	INT:BIDI.SINGLE_VE[0]: R1.F0.B0
		1: N
		0: S
	INT:BIDI.SINGLE_VE[1]: R0.F1.B0
		1: N
		0: S
	INT:BIDI.SINGLE_VE[2]: R0.F2.B0
		1: N
		0: S
	INT:BIDI.SINGLE_VE[3]: R0.F8.B0
		1: N
		0: S
	INT:BIDI.SINGLE_V[0]: R0.F26.B0
		1: N
		0: S
	INT:BIDI.SINGLE_V[1]: R0.F18.B0
		1: N
		0: S
	INT:BIDI.SINGLE_V[2]: R0.F15.B0
		1: N
		0: S
	INT:BIDI.SINGLE_V[3]: R0.F9.B0
		1: N
		0: S
	INT:BIDI.SINGLE_V[4]: R0.F20.B0
		1: N
		0: S
}

bstile BIDIV_W {
	INT:BIDI.SINGLE_VW[0]: R0.F17.B0
		1: N
		0: S
	INT:BIDI.SINGLE_VW[1]: R0.F9.B0
		1: N
		0: S
	INT:BIDI.SINGLE_VW[2]: R0.F6.B0
		1: N
		0: S
	INT:BIDI.SINGLE_VW[3]: R0.F0.B0
		1: N
		0: S
}

bstile CLB {
	CLB:F: R0.F10.B0 R0.F11.B0 R0.F13.B0 R0.F12.B0 R0.F14.B0 R0.F15.B0 R0.F17.B0 R0.F16.B0 inv 11111111
	CLB:FF_MODE: R0.F8.B2
		1: FF
		0: LATCH
	CLB:G: R0.F7.B0 R0.F6.B0 R0.F4.B0 R0.F5.B0 R0.F3.B0 R0.F2.B0 R0.F0.B0 R0.F1.B0 inv 11111111
	CLB:INV.K: R0.F12.B3 inv 1
	CLB:MODE: R0.F8.B0
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F10.B1
		0: A
		1: B
	CLB:MUX.F2: R0.F11.B1
		0: B
		1: C
	CLB:MUX.F3: R0.F16.B1 R0.F17.B1
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F6.B1
		0: A
		1: B
	CLB:MUX.G2: R0.F5.B1
		0: B
		1: C
	CLB:MUX.G3: R0.F1.B1 R0.F0.B1
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F7.B2 R0.F6.B2
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F4.B2 R0.F5.B2
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F3.B2 inv 1
	CLB:RES: R0.F16.B2 R0.F17.B2
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F15.B2 R0.F14.B2
		11: A
		10: F
		01: NONE
	INT:BIPASS.SINGLE_H[0].LONG_V[1]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[0]: R0.F9.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_V[0]: R0.F10.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[4]: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[4]: R0.F14.B5 inv 1
	INT:BIPASS.SINGLE_H[2].LONG_V[1]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F1.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[4]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[4]: R0.F13.B5 inv 1
	INT:BIPASS.SINGLE_H[3].LONG_V[0]: R0.F7.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F17.B5 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F8.B5 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_H: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_H: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F15.B5 inv 1
	INT:MUX.IMUX_CLB_A: R0.F1.B3 R0.F3.B3 R0.F2.B3 R0.F4.B5
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X_S
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_B: R0.F7.B4 R0.F17.B4 R0.F6.B4 R0.F15.B4 R0.F14.B4 R0.F11.B4
		011011: 0.GCLK
		010110: 0.LONG_V[0]
		011110: 0.LONG_V[1]
		110111: 0.OUT_CLB_X_S
		000111: 0.OUT_CLB_Y_E
		001111: 0.SINGLE_V[0]
		010011: 0.SINGLE_V[1]
		111111: 0.SINGLE_V[2]
		011101: 0.SINGLE_V[3]
		010101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F10.B4 R0.F16.B4 R0.F8.B4 R0.F13.B4 R0.F12.B4
		01110: 0.LONG_V[0]
		01010: 0.LONG_V[1]
		11111: 0.OUT_CLB_X_N
		00011: 0.SINGLE_V[0]
		00111: 0.SINGLE_V[1]
		11011: 0.SINGLE_V[2]
		01001: 0.SINGLE_V[3]
		01101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B3 R0.F4.B3 R0.F2.B5 R0.F5.B3
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_K: R0.F11.B3 R0.F14.B3 R0.F15.B3 R0.F13.B3
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:PASS.LONG_V[0].OUT_CLB_X_E: R0.F8.B3 inv 1
	INT:PASS.LONG_V[1].OUT_CLB_Y_E: R0.F7.B3 inv 1
	INT:PASS.SINGLE_V[0].OUT_CLB_Y_E: R0.F17.B3 inv 1
	INT:PASS.SINGLE_V[1].OUT_CLB_X_E: R0.F10.B3 inv 1
	INT:PASS.SINGLE_V[2].OUT_CLB_Y_E: R0.F6.B3 inv 1
	INT:PASS.SINGLE_V[3].OUT_CLB_X_E: R0.F9.B4 inv 1
	INT:PASS.SINGLE_V[4].OUT_CLB_Y_E: R0.F16.B3 inv 1
}

bstile CLB_E {
	CLB:F: R0.F19.B0 R0.F20.B0 R0.F22.B0 R0.F21.B0 R0.F23.B0 R0.F24.B0 R0.F26.B0 R0.F25.B0 inv 11111111
	CLB:FF_MODE: R0.F17.B2
		1: FF
		0: LATCH
	CLB:G: R0.F16.B0 R0.F15.B0 R0.F13.B0 R0.F14.B0 R0.F12.B0 R0.F11.B0 R0.F9.B0 R0.F10.B0 inv 11111111
	CLB:INV.K: R0.F21.B3 inv 1
	CLB:MODE: R0.F17.B0
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F19.B1
		0: A
		1: B
	CLB:MUX.F2: R0.F20.B1
		0: B
		1: C
	CLB:MUX.F3: R0.F25.B1 R0.F26.B1
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F15.B1
		0: A
		1: B
	CLB:MUX.G2: R0.F14.B1
		0: B
		1: C
	CLB:MUX.G3: R0.F10.B1 R0.F9.B1
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F16.B2 R0.F15.B2
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F13.B2 R0.F14.B2
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F12.B2 inv 1
	CLB:RES: R0.F25.B2 R0.F26.B2
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F24.B2 R0.F23.B2
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_H.LONG_IO_E: R0.F7.B5 inv 1
	INT:BIPASS.LONG_H.LONG_VE[0]: R0.F5.B5 inv 1
	INT:BIPASS.LONG_H.LONG_VE[1]: R0.F1.B5 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_VE[1]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_V[1]: R0.F15.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F23.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F24.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[0]: R0.F2.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[0]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[1]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[0]: R0.F18.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_VE[0]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_V[0]: R0.F19.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F25.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F24.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[0]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[1]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[0]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[4]: R0.F20.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[4]: R0.F23.B5 inv 1
	INT:BIPASS.SINGLE_H[2].LONG_VE[1]: R0.F6.B4 inv 1
	INT:BIPASS.SINGLE_H[2].LONG_V[1]: R0.F14.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[2]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[2]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[3]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F10.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[4]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[4]: R0.F22.B5 inv 1
	INT:BIPASS.SINGLE_H[3].LONG_VE[0]: R0.F5.B4 inv 1
	INT:BIPASS.SINGLE_H[3].LONG_V[0]: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[3]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F25.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F23.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F26.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F17.B5 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_VE[0].LONG_H: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[0]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[1]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[0]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[1]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[3]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_VE[3].LONG_H: R0.F8.B5 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[3]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_H: R0.F25.B5 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F22.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_H: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F24.B5 inv 1
	INT:MUX.IMUX_CLB_A: R0.F10.B3 R0.F12.B3 R0.F11.B3 R0.F13.B5
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X_S
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_B: R0.F16.B4 R0.F26.B4 R0.F15.B4 R0.F24.B4 R0.F23.B4 R0.F20.B4
		011011: 0.GCLK
		010110: 0.LONG_V[0]
		011110: 0.LONG_V[1]
		110111: 0.OUT_CLB_X_S
		000111: 0.OUT_CLB_Y_E
		001111: 0.SINGLE_V[0]
		010011: 0.SINGLE_V[1]
		111111: 0.SINGLE_V[2]
		011101: 0.SINGLE_V[3]
		010101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F19.B4 R0.F25.B4 R0.F17.B4 R0.F22.B4 R0.F21.B4
		01110: 0.LONG_V[0]
		01010: 0.LONG_V[1]
		11111: 0.OUT_CLB_X_N
		00011: 0.SINGLE_V[0]
		00111: 0.SINGLE_V[1]
		11011: 0.SINGLE_V[2]
		01001: 0.SINGLE_V[3]
		01101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F9.B3 R0.F13.B3 R0.F11.B5 R0.F14.B3
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_K: R0.F20.B3 R0.F23.B3 R0.F24.B3 R0.F22.B3
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_E_O[0]: R0.F0.B2 R0.F1.B3 R0.F1.B2 R0.F2.B2 R0.F3.B2
		11111: 0.LONG_IO_E
		01101: 0.LONG_VE[0]
		00110: 0.OUT_CLB_X
		10111: 0.OUT_CLB_Y
		00011: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01110: 0.SINGLE_VE[0]
		01011: 0.SINGLE_VE[2]
	INT:MUX.IMUX_IO_E_O[1]: R0.F6.B0 R0.F6.B1 R0.F7.B1 R0.F7.B0 R0.F8.B0
		00101: 0.LONG_VE[1]
		10011: 0.OUT_CLB_X
		11111: 0.OUT_CLB_Y
		01111: 0.SINGLE_VE[1]
		00011: 0.SINGLE_VE[3]
		00110: 1.LONG_H
		10101: 1.SINGLE_H[0]
		10110: 1.SINGLE_H[2]
	INT:MUX.IMUX_IO_E_T[0]: R0.F2.B1 R0.F3.B0 R0.F1.B1
		101: 0.LONG_IO_E
		001: 0.LONG_VE[1]
		111: 0.SINGLE_VE[1]
		011: 0.SINGLE_VE[3]
		100: GND
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F5.B0 R0.F5.B2 R0.F4.B0
		101: 0.LONG_IO_E
		111: 0.LONG_VE[1]
		001: 0.SINGLE_VE[1]
		011: 0.SINGLE_VE[3]
		010: GND
		110: VCC
	INT:PASS.LONG_H.OUT_IO_E_I[0]: R0.F6.B2 inv 1
	INT:PASS.LONG_IO_E.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.LONG_IO_E.OUT_IO_E_I[1]: R0.F7.B2 inv 1
	INT:PASS.LONG_VE[0].OUT_CLB_Y: R0.F5.B3 inv 1
	INT:PASS.LONG_VE[0].OUT_IO_E_I[1]: R0.F4.B1 inv 1
	INT:PASS.LONG_VE[1].OUT_CLB_X: R0.F2.B3 inv 1
	INT:PASS.LONG_VE[1].OUT_IO_E_I[0]: R0.F0.B4 inv 1
	INT:PASS.LONG_V[0].OUT_CLB_X_E: R0.F17.B3 inv 1
	INT:PASS.LONG_V[1].OUT_CLB_Y_E: R0.F16.B3 inv 1
	INT:PASS.SINGLE_H[0].OUT_IO_E_I[0]: R0.F1.B4 inv 1
	INT:PASS.SINGLE_H[1].OUT_IO_E_I_S1: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[2].OUT_IO_E_I[0]: R0.F7.B4 inv 1
	INT:PASS.SINGLE_H[3].OUT_IO_E_I_S1: R0.F4.B4 inv 1
	INT:PASS.SINGLE_VE[0].OUT_CLB_Y: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[0].OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[1].OUT_CLB_X: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[1].OUT_IO_E_I[0]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_VE[2].OUT_CLB_Y: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[2].OUT_IO_E_I[1]: R0.F5.B1 inv 1
	INT:PASS.SINGLE_VE[3].OUT_CLB_X: R0.F8.B3 inv 1
	INT:PASS.SINGLE_VE[3].OUT_IO_E_I[0]: R0.F8.B4 inv 1
	INT:PASS.SINGLE_V[0].OUT_CLB_Y_E: R0.F26.B3 inv 1
	INT:PASS.SINGLE_V[1].OUT_CLB_X_E: R0.F19.B3 inv 1
	INT:PASS.SINGLE_V[2].OUT_CLB_Y_E: R0.F15.B3 inv 1
	INT:PASS.SINGLE_V[3].OUT_CLB_X_E: R0.F18.B4 inv 1
	INT:PASS.SINGLE_V[4].OUT_CLB_Y_E: R0.F25.B3 inv 1
	IO_E[0]:I: R0.F0.B1
		0: PAD
		1: Q
	IO_E[0]:READBACK_Q: R0.F0.B3 inv 1
	IO_E[1]:I: R0.F2.B0
		0: PAD
		1: Q
	IO_E[1]:READBACK_Q: R0.F8.B2 inv 1
}

bstile CLB_ME {
	CLB:F: R0.F19.B0 R0.F20.B0 R0.F22.B0 R0.F21.B0 R0.F23.B0 R0.F24.B0 R0.F26.B0 R0.F25.B0 inv 11111111
	CLB:FF_MODE: R0.F17.B2
		1: FF
		0: LATCH
	CLB:G: R0.F16.B0 R0.F15.B0 R0.F13.B0 R0.F14.B0 R0.F12.B0 R0.F11.B0 R0.F9.B0 R0.F10.B0 inv 11111111
	CLB:INV.K: R0.F21.B3 inv 1
	CLB:MODE: R0.F17.B0
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F19.B1
		0: A
		1: B
	CLB:MUX.F2: R0.F20.B1
		0: B
		1: C
	CLB:MUX.F3: R0.F25.B1 R0.F26.B1
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F15.B1
		0: A
		1: B
	CLB:MUX.G2: R0.F14.B1
		0: B
		1: C
	CLB:MUX.G3: R0.F10.B1 R0.F9.B1
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F16.B2 R0.F15.B2
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F13.B2 R0.F14.B2
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F12.B2 inv 1
	CLB:RES: R0.F25.B2 R0.F26.B2
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F24.B2 R0.F23.B2
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_H.LONG_IO_E: R0.F7.B5 inv 1
	INT:BIPASS.LONG_H.LONG_VE[0]: R0.F5.B5 inv 1
	INT:BIPASS.LONG_H.LONG_VE[1]: R0.F1.B5 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_VE[1]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_V[1]: R0.F15.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F23.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F24.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[0]: R0.F2.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[0]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[1]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[0]: R0.F18.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_VE[0]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_V[0]: R0.F19.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F25.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F24.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[0]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[1]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[0]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[4]: R0.F20.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[4]: R0.F23.B5 inv 1
	INT:BIPASS.SINGLE_H[2].LONG_VE[1]: R0.F6.B4 inv 1
	INT:BIPASS.SINGLE_H[2].LONG_V[1]: R0.F14.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[2]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[2]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[3]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F10.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[4]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[4]: R0.F22.B5 inv 1
	INT:BIPASS.SINGLE_H[3].LONG_VE[0]: R0.F5.B4 inv 1
	INT:BIPASS.SINGLE_H[3].LONG_V[0]: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[3]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F25.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F23.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F26.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F17.B5 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_VE[0].LONG_H: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[0]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[1]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[0]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[1]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[3]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_VE[3].LONG_H: R0.F8.B5 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[3]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_H: R0.F25.B5 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F22.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_H: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F24.B5 inv 1
	INT:MUX.IMUX_CLB_A: R0.F10.B3 R0.F12.B3 R0.F11.B3 R0.F13.B5
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X_S
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_B: R0.F16.B4 R0.F26.B4 R0.F15.B4 R0.F24.B4 R0.F23.B4 R0.F20.B4
		011011: 0.GCLK
		010110: 0.LONG_V[0]
		011110: 0.LONG_V[1]
		110111: 0.OUT_CLB_X_S
		000111: 0.OUT_CLB_Y_E
		001111: 0.SINGLE_V[0]
		010011: 0.SINGLE_V[1]
		111111: 0.SINGLE_V[2]
		011101: 0.SINGLE_V[3]
		010101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F19.B4 R0.F25.B4 R0.F17.B4 R0.F22.B4 R0.F21.B4
		01110: 0.LONG_V[0]
		01010: 0.LONG_V[1]
		11111: 0.OUT_CLB_X_N
		00011: 0.SINGLE_V[0]
		00111: 0.SINGLE_V[1]
		11011: 0.SINGLE_V[2]
		01001: 0.SINGLE_V[3]
		01101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F9.B3 R0.F13.B3 R0.F11.B5 R0.F14.B3
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_K: R0.F20.B3 R0.F23.B3 R0.F24.B3 R0.F22.B3
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_E_O[1]: R0.F6.B0 R0.F6.B1 R0.F7.B1 R0.F7.B0 R0.F8.B0
		00101: 0.LONG_VE[1]
		10011: 0.OUT_CLB_X
		11111: 0.OUT_CLB_Y
		01111: 0.SINGLE_VE[1]
		00011: 0.SINGLE_VE[3]
		00110: 1.LONG_H
		10101: 1.SINGLE_H[0]
		10110: 1.SINGLE_H[2]
	INT:MUX.IMUX_IO_E_T[1]: R0.F5.B0 R0.F5.B2 R0.F4.B0
		101: 0.LONG_IO_E
		111: 0.LONG_VE[1]
		001: 0.SINGLE_VE[1]
		011: 0.SINGLE_VE[3]
		010: GND
		110: VCC
	INT:PASS.LONG_IO_E.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.LONG_IO_E.OUT_IO_E_I[1]: R0.F7.B2 inv 1
	INT:PASS.LONG_VE[0].OUT_CLB_Y: R0.F5.B3 inv 1
	INT:PASS.LONG_VE[0].OUT_IO_E_I[1]: R0.F4.B1 inv 1
	INT:PASS.LONG_VE[1].OUT_CLB_X: R0.F2.B3 inv 1
	INT:PASS.LONG_V[0].OUT_CLB_X_E: R0.F17.B3 inv 1
	INT:PASS.LONG_V[1].OUT_CLB_Y_E: R0.F16.B3 inv 1
	INT:PASS.SINGLE_H[1].OUT_IO_E_I_S1: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[3].OUT_IO_E_I_S1: R0.F4.B4 inv 1
	INT:PASS.SINGLE_VE[0].OUT_CLB_Y: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[0].OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[1].OUT_CLB_X: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[2].OUT_CLB_Y: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[2].OUT_IO_E_I[1]: R0.F5.B1 inv 1
	INT:PASS.SINGLE_VE[3].OUT_CLB_X: R0.F8.B3 inv 1
	INT:PASS.SINGLE_V[0].OUT_CLB_Y_E: R0.F26.B3 inv 1
	INT:PASS.SINGLE_V[1].OUT_CLB_X_E: R0.F19.B3 inv 1
	INT:PASS.SINGLE_V[2].OUT_CLB_Y_E: R0.F15.B3 inv 1
	INT:PASS.SINGLE_V[3].OUT_CLB_X_E: R0.F18.B4 inv 1
	INT:PASS.SINGLE_V[4].OUT_CLB_Y_E: R0.F25.B3 inv 1
	IO_E[1]:I: R0.F2.B0
		0: PAD
		1: Q
	IO_E[1]:READBACK_Q: R0.F8.B2 inv 1
	MISC:TLC: R0.F0.B1 inv 1
}

bstile CLB_MW {
	CLB:F: R0.F10.B0 R0.F11.B0 R0.F13.B0 R0.F12.B0 R0.F14.B0 R0.F15.B0 R0.F17.B0 R0.F16.B0 inv 11111111
	CLB:FF_MODE: R0.F8.B2
		1: FF
		0: LATCH
	CLB:G: R0.F7.B0 R0.F6.B0 R0.F4.B0 R0.F5.B0 R0.F3.B0 R0.F2.B0 R0.F0.B0 R0.F1.B0 inv 11111111
	CLB:INV.K: R0.F12.B3 inv 1
	CLB:MODE: R0.F8.B0
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F10.B1
		0: A
		1: B
	CLB:MUX.F2: R0.F11.B1
		0: B
		1: C
	CLB:MUX.F3: R0.F16.B1 R0.F17.B1
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F6.B1
		0: A
		1: B
	CLB:MUX.G2: R0.F5.B1
		0: B
		1: C
	CLB:MUX.G3: R0.F1.B1 R0.F0.B1
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F7.B2 R0.F6.B2
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F4.B2 R0.F5.B2
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F3.B2 inv 1
	CLB:RES: R0.F16.B2 R0.F17.B2
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F15.B2 R0.F14.B2
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_H.LONG_IO_W: R0.F15.B5 inv 1
	INT:BIPASS.LONG_H.LONG_V[0]: R0.F10.B5 inv 1
	INT:BIPASS.LONG_H.LONG_V[1]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_V[0]: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[1]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[0]: R0.F14.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[1]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_V[1]: R0.F9.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[0]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[1]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[1]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[3]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[2]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[3]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[2]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[3]: R0.F8.B5 inv 1
	INT:BIPASS.SINGLE_VW[0].LONG_H: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[0]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[1]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[0]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[1]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[2]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[3]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_VW[3].LONG_H: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[2]: R0.F1.B5 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[3]: R0.F2.B6 inv 1
	INT:MUX.IMUX_CLB_A: R0.F1.B3 R0.F3.B3 R0.F2.B3 R0.F4.B5
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X_S
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_B: R0.F7.B4 R0.F17.B4 R0.F6.B4 R0.F15.B4 R0.F14.B4 R0.F11.B4
		011011: 0.GCLK
		010101: 0.LONG_IO_W
		010110: 0.LONG_V[0]
		011110: 0.LONG_V[1]
		110111: 0.OUT_CLB_X_S
		000111: 0.OUT_IO_W_I[1]
		001111: 0.SINGLE_VW[0]
		010011: 0.SINGLE_VW[1]
		111111: 0.SINGLE_VW[2]
		011101: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_C: R0.F10.B4 R0.F16.B4 R0.F8.B4 R0.F13.B4 R0.F12.B4
		01101: 0.LONG_IO_W
		01110: 0.LONG_V[0]
		01010: 0.LONG_V[1]
		11111: 0.OUT_CLB_X_N
		00011: 0.SINGLE_VW[0]
		00111: 0.SINGLE_VW[1]
		11011: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_D: R0.F0.B3 R0.F4.B3 R0.F2.B5 R0.F5.B3
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_K: R0.F11.B3 R0.F14.B3 R0.F15.B3 R0.F13.B3
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_W_O[1]: R0.F18.B1 R0.F19.B1 R0.F20.B1 R0.F18.B0
		0101: 0.LONG_IO_W
		0100: 0.LONG_V[0]
		0011: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
		0010: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_W_T[1]: R0.F20.B2 R0.F19.B2 R0.F18.B2
		011: 0.LONG_IO_W
		010: 0.LONG_V[0]
		000: 0.SINGLE_VW[0]
		001: 0.SINGLE_VW[2]
		111: GND
		101: VCC
	INT:PASS.LONG_H.OUT_IO_W_I_S1: R0.F13.B5 inv 1
	INT:PASS.LONG_V[1].OUT_IO_W_I[1]: R0.F7.B3 inv 1
	INT:PASS.SINGLE_H[2].OUT_IO_W_I_S1: R0.F12.B5 inv 1
	INT:PASS.SINGLE_VW[1].OUT_IO_W_I[1]: R0.F10.B3 inv 1
	INT:PASS.SINGLE_VW[3].OUT_IO_W_I[1]: R0.F9.B4 inv 1
	IO_W[1]:I: R0.F19.B0
		0: PAD
		1: Q
	IO_W[1]:READBACK_Q: R0.F20.B0 inv 1
}

bstile CLB_N {
	CLB:F: R0.F10.B0 R0.F11.B0 R0.F13.B0 R0.F12.B0 R0.F14.B0 R0.F15.B0 R0.F17.B0 R0.F16.B0 inv 11111111
	CLB:FF_MODE: R0.F8.B2
		1: FF
		0: LATCH
	CLB:G: R0.F7.B0 R0.F6.B0 R0.F4.B0 R0.F5.B0 R0.F3.B0 R0.F2.B0 R0.F0.B0 R0.F1.B0 inv 11111111
	CLB:INV.K: R0.F12.B3 inv 1
	CLB:MODE: R0.F8.B0
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F10.B1
		0: A
		1: B
	CLB:MUX.F2: R0.F11.B1
		0: B
		1: C
	CLB:MUX.F3: R0.F16.B1 R0.F17.B1
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F6.B1
		0: A
		1: B
	CLB:MUX.G2: R0.F5.B1
		0: B
		1: C
	CLB:MUX.G3: R0.F1.B1 R0.F0.B1
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F7.B2 R0.F6.B2
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F4.B2 R0.F5.B2
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F3.B2 inv 1
	CLB:RES: R0.F16.B2 R0.F17.B2
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F15.B2 R0.F14.B2
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_H.LONG_V[0]: R0.F6.B6 inv 1
	INT:BIPASS.LONG_H.LONG_V[1]: R0.F6.B5 inv 1
	INT:BIPASS.LONG_IO_N.LONG_V[0]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].LONG_V[1]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[0]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[1]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[1]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].LONG_V[0]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F15.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[4]: R0.F10.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].LONG_V[1]: R0.F3.B8 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[2]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[3]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[3]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[4]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].LONG_V[0]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F2.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F17.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F13.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F1.B5 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_H: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_H: R0.F0.B7 inv 1
	INT:MUX.IMUX_CLB_A: R0.F5.B8 R0.F5.B7 R0.F4.B8 R0.F6.B8 R0.F6.B7
		01101: 0.LONG_H
		11011: 0.LONG_IO_N
		11111: 0.OUT_IO_N_I[0]
		00111: 0.SINGLE_HN[0]
		01001: 0.SINGLE_HN[1]
		00011: 0.SINGLE_HN[2]
		01110: 0.SINGLE_HN[3]
	INT:MUX.IMUX_CLB_B: R0.F0.B3 R0.F5.B3 R0.F14.B4 R0.F4.B3 R0.F2.B3 R0.F15.B4
		011101: 0.GCLK
		010111: 0.LONG_V[0]
		011011: 0.LONG_V[1]
		001110: 0.OUT_CLB_Y_E
		101111: 0.OUT_IO_N_I[0]
		000111: 0.SINGLE_V[0]
		001011: 0.SINGLE_V[1]
		001101: 0.SINGLE_V[2]
		111111: 0.SINGLE_V[3]
		011110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F1.B3 R0.F17.B4 R0.F16.B4 R0.F3.B3 R0.F13.B4
		01010: 0.LONG_V[0]
		01100: 0.LONG_V[1]
		11111: 0.OUT_CLB_X_N
		00111: 0.SINGLE_V[0]
		01011: 0.SINGLE_V[1]
		01101: 0.SINGLE_V[2]
		11110: 0.SINGLE_V[3]
		00110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_K: R0.F11.B3 R0.F14.B3 R0.F15.B3 R0.F13.B3
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_N_O[0]: R0.F15.B7 R0.F16.B7 R0.F16.B8 R0.F17.B8
		0100: 0.LONG_IO_N
		0001: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		1101: 0.SINGLE_HN[3]
		1111: 0.SINGLE_V[0]
		0110: 0.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_O[1]: R1.F17.B7 R0.F1.B8 R0.F1.B7 R0.F2.B8 R0.F0.B8
		01011: 0.LONG_H
		00101: 0.OUT_CLB_X
		00111: 0.SINGLE_HN[0]
		01001: 0.SINGLE_HN[2]
		11111: 1.LONG_V[1]
		11101: 1.SINGLE_V[1]
		01100: 1.SINGLE_V[3]
		01110: 1.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_T[0]: R0.F15.B8 R0.F12.B8 R0.F14.B8
		011: 0.LONG_H
		101: 0.LONG_IO_N
		001: 0.SINGLE_HN[0]
		111: 0.SINGLE_HN[2]
		110: GND
		010: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B8 R0.F11.B8 R0.F9.B8
		011: 0.LONG_H
		101: 0.LONG_IO_N
		001: 0.SINGLE_HN[0]
		111: 0.SINGLE_HN[2]
		010: GND
		110: VCC
	INT:PASS.LONG_H.OUT_IO_N_I[0]: R0.F9.B5 inv 1
	INT:PASS.LONG_IO_N.OUT_IO_N_I[1]: R0.F2.B7 inv 1
	INT:PASS.LONG_V[0].OUT_CLB_X_E: R0.F8.B3 inv 1
	INT:PASS.LONG_V[0].OUT_IO_N_I_E1: R0.F8.B6 inv 1
	INT:PASS.LONG_V[1].OUT_CLB_Y_E: R0.F7.B3 inv 1
	INT:PASS.LONG_V[1].OUT_IO_N_I[0]: R0.F11.B7 inv 1
	INT:PASS.SINGLE_HN[0].OUT_IO_N_I[0]: R0.F11.B6 inv 1
	INT:PASS.SINGLE_HN[1].OUT_IO_N_I[1]: R0.F7.B7 inv 1
	INT:PASS.SINGLE_HN[2].OUT_IO_N_I[0]: R0.F8.B5 inv 1
	INT:PASS.SINGLE_HN[3].OUT_IO_N_I[1]: R0.F3.B7 inv 1
	INT:PASS.SINGLE_V[0].OUT_CLB_Y_E: R0.F17.B3 inv 1
	INT:PASS.SINGLE_V[0].OUT_IO_N_I_E1: R0.F14.B5 inv 1
	INT:PASS.SINGLE_V[1].OUT_CLB_X_E: R0.F10.B3 inv 1
	INT:PASS.SINGLE_V[1].OUT_IO_N_I[0]: R0.F11.B5 inv 1
	INT:PASS.SINGLE_V[2].OUT_CLB_Y_E: R0.F6.B3 inv 1
	INT:PASS.SINGLE_V[2].OUT_IO_N_I_E1: R0.F7.B5 inv 1
	INT:PASS.SINGLE_V[3].OUT_CLB_X_E: R0.F12.B4 inv 1
	INT:PASS.SINGLE_V[3].OUT_IO_N_I[0]: R0.F10.B7 inv 1
	INT:PASS.SINGLE_V[4].OUT_CLB_Y_E: R0.F16.B3 inv 1
	INT:PASS.SINGLE_V[4].OUT_IO_N_I[0]: R0.F10.B6 inv 1
	IO_N[0]:I: R0.F13.B8
		0: PAD
		1: Q
	IO_N[0]:READBACK_Q: R0.F4.B7 inv 1
	IO_N[1]:I: R0.F7.B8
		0: PAD
		1: Q
	IO_N[1]:READBACK_Q: R0.F8.B8 inv 1
}

bstile CLB_NE {
	CLB:F: R0.F19.B0 R0.F20.B0 R0.F22.B0 R0.F21.B0 R0.F23.B0 R0.F24.B0 R0.F26.B0 R0.F25.B0 inv 11111111
	CLB:FF_MODE: R0.F17.B2
		1: FF
		0: LATCH
	CLB:G: R0.F16.B0 R0.F15.B0 R0.F13.B0 R0.F14.B0 R0.F12.B0 R0.F11.B0 R0.F9.B0 R0.F10.B0 inv 11111111
	CLB:INV.K: R0.F21.B3 inv 1
	CLB:MODE: R0.F17.B0
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F19.B1
		0: A
		1: B
	CLB:MUX.F2: R0.F20.B1
		0: B
		1: C
	CLB:MUX.F3: R0.F25.B1 R0.F26.B1
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F15.B1
		0: A
		1: B
	CLB:MUX.G2: R0.F14.B1
		0: B
		1: C
	CLB:MUX.G3: R0.F10.B1 R0.F9.B1
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F16.B2 R0.F15.B2
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F13.B2 R0.F14.B2
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F12.B2 inv 1
	CLB:RES: R0.F25.B2 R0.F26.B2
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F24.B2 R0.F23.B2
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_H.LONG_VE[0]: R0.F5.B6 inv 1
	INT:BIPASS.LONG_H.LONG_VE[1]: R0.F6.B6 inv 1
	INT:BIPASS.LONG_H.LONG_V[0]: R0.F15.B6 inv 1
	INT:BIPASS.LONG_H.LONG_V[1]: R0.F15.B5 inv 1
	INT:BIPASS.LONG_IO_N.LONG_IO_E: R0.F6.B4 inv 1
	INT:BIPASS.LONG_IO_N.LONG_V[0]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].LONG_IO_E: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].LONG_V[1]: R0.F14.B5 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[0]: R0.F23.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[1]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_VE[3]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[1]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].LONG_V[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F25.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_VE[2]: R0.F4.B4 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F24.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[4]: R0.F19.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].LONG_V[1]: R0.F12.B8 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[2]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[3]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_VE[1]: R0.F2.B4 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[3]: R0.F9.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[4]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].LONG_V[0]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F13.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_VE[0]: R0.F3.B4 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F25.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F22.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F10.B5 inv 1
	INT:BIPASS.SINGLE_VE[3].LONG_IO_N: R0.F7.B4 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_H: R0.F24.B6 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_H: R0.F9.B7 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B8 R0.F14.B7 R0.F13.B8 R0.F15.B8 R0.F15.B7
		01101: 0.LONG_H
		11011: 0.LONG_IO_N
		11111: 0.OUT_IO_N_I[0]
		00111: 0.SINGLE_HN[0]
		01001: 0.SINGLE_HN[1]
		00011: 0.SINGLE_HN[2]
		01110: 0.SINGLE_HN[3]
	INT:MUX.IMUX_CLB_B: R0.F9.B3 R0.F14.B3 R0.F23.B4 R0.F13.B3 R0.F11.B3 R0.F24.B4
		011101: 0.GCLK
		010111: 0.LONG_V[0]
		011011: 0.LONG_V[1]
		001110: 0.OUT_CLB_Y_E
		101111: 0.OUT_IO_N_I[0]
		000111: 0.SINGLE_V[0]
		001011: 0.SINGLE_V[1]
		001101: 0.SINGLE_V[2]
		111111: 0.SINGLE_V[3]
		011110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F10.B3 R0.F26.B4 R0.F25.B4 R0.F12.B3 R0.F22.B4
		01010: 0.LONG_V[0]
		01100: 0.LONG_V[1]
		11111: 0.OUT_CLB_X_N
		00111: 0.SINGLE_V[0]
		01011: 0.SINGLE_V[1]
		01101: 0.SINGLE_V[2]
		11110: 0.SINGLE_V[3]
		00110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_K: R0.F20.B3 R0.F23.B3 R0.F24.B3 R0.F22.B3
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_E_O[1]: R0.F6.B0 R0.F6.B1 R0.F7.B1 R0.F7.B0 R0.F8.B0
		00101: 0.LONG_VE[1]
		10011: 0.OUT_CLB_X
		11111: 0.OUT_CLB_Y
		01111: 0.SINGLE_VE[1]
		00011: 0.SINGLE_VE[3]
		00110: 1.LONG_H
		10101: 1.SINGLE_H[0]
		10110: 1.SINGLE_H[2]
	INT:MUX.IMUX_IO_E_T[1]: R0.F5.B0 R0.F5.B2 R0.F4.B0
		101: 0.LONG_IO_E
		111: 0.LONG_VE[1]
		001: 0.SINGLE_VE[1]
		011: 0.SINGLE_VE[3]
		010: GND
		110: VCC
	INT:MUX.IMUX_IO_N_O[0]: R0.F24.B7 R0.F25.B7 R0.F25.B8 R0.F26.B8
		0100: 0.LONG_IO_N
		0001: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		1101: 0.SINGLE_HN[3]
		1111: 0.SINGLE_V[0]
		0110: 0.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_O[1]: R0.F8.B7 R0.F10.B8 R0.F11.B8 R0.F10.B7 R0.F9.B8
		01101: 0.LONG_H
		11111: 0.LONG_IO_E
		11011: 0.LONG_VE[0]
		00011: 0.OUT_CLB_X
		00111: 0.SINGLE_HN[0]
		01001: 0.SINGLE_HN[2]
		01010: 0.SINGLE_VE[0]
		01110: 0.SINGLE_VE[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F24.B8 R0.F21.B8 R0.F23.B8
		011: 0.LONG_H
		101: 0.LONG_IO_N
		001: 0.SINGLE_HN[0]
		111: 0.SINGLE_HN[2]
		110: GND
		010: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F19.B8 R0.F20.B8 R0.F18.B8
		011: 0.LONG_H
		101: 0.LONG_IO_N
		001: 0.SINGLE_HN[0]
		111: 0.SINGLE_HN[2]
		010: GND
		110: VCC
	INT:MUX.IOCLK_E: R0.F2.B6 R0.F3.B6 R0.F1.B6 R0.F4.B6
		0100: 0.GCLK
		0001: 0.LONG_VE[1]
		0011: 0.SINGLE_VE[0]
		1101: 0.SINGLE_VE[1]
		1111: 0.SINGLE_VE[2]
		0110: 0.SINGLE_VE[3]
	INT:MUX.IOCLK_N: R0.F2.B7 R0.F3.B7 R0.F7.B7 R0.F6.B7
		0010: 0.GCLK
		1010: 0.LONG_H
		0001: 0.SINGLE_HN[0]
		1111: 0.SINGLE_HN[1]
		0111: 0.SINGLE_HN[2]
		1001: 0.SINGLE_HN[3]
	INT:PASS.LONG_H.OUT_IO_N_I[0]: R0.F18.B5 inv 1
	INT:PASS.LONG_IO_E.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.LONG_IO_E.OUT_IO_E_I[1]: R0.F7.B2 inv 1
	INT:PASS.LONG_IO_E.OUT_IO_N_I[1]: R0.F5.B4 inv 1
	INT:PASS.LONG_IO_N.OUT_IO_N_I[1]: R0.F11.B7 inv 1
	INT:PASS.LONG_VE[0].OUT_CLB_Y: R0.F5.B3 inv 1
	INT:PASS.LONG_VE[0].OUT_IO_E_I[1]: R0.F4.B1 inv 1
	INT:PASS.LONG_VE[1].OUT_CLB_X: R0.F2.B3 inv 1
	INT:PASS.LONG_VE[1].OUT_IO_N_I[1]: R0.F0.B4 inv 1
	INT:PASS.LONG_V[0].OUT_CLB_X_E: R0.F17.B3 inv 1
	INT:PASS.LONG_V[0].OUT_IO_N_I_E1: R0.F17.B6 inv 1
	INT:PASS.LONG_V[1].OUT_CLB_Y_E: R0.F16.B3 inv 1
	INT:PASS.LONG_V[1].OUT_IO_N_I[0]: R0.F20.B7 inv 1
	INT:PASS.SINGLE_HN[0].OUT_IO_N_I[0]: R0.F20.B6 inv 1
	INT:PASS.SINGLE_HN[1].OUT_IO_N_I[1]: R0.F16.B7 inv 1
	INT:PASS.SINGLE_HN[2].OUT_IO_N_I[0]: R0.F17.B5 inv 1
	INT:PASS.SINGLE_HN[3].OUT_IO_N_I[1]: R0.F12.B7 inv 1
	INT:PASS.SINGLE_VE[0].OUT_CLB_Y: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[0].OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[1].OUT_CLB_X: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[1].OUT_IO_N_I[1]: R0.F1.B4 inv 1
	INT:PASS.SINGLE_VE[2].OUT_CLB_Y: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[2].OUT_IO_E_I[1]: R0.F5.B1 inv 1
	INT:PASS.SINGLE_VE[3].OUT_CLB_X: R0.F8.B3 inv 1
	INT:PASS.SINGLE_VE[3].OUT_IO_N_I[1]: R0.F8.B4 inv 1
	INT:PASS.SINGLE_V[0].OUT_CLB_Y_E: R0.F26.B3 inv 1
	INT:PASS.SINGLE_V[0].OUT_IO_N_I_E1: R0.F23.B5 inv 1
	INT:PASS.SINGLE_V[1].OUT_CLB_X_E: R0.F19.B3 inv 1
	INT:PASS.SINGLE_V[1].OUT_IO_N_I[0]: R0.F20.B5 inv 1
	INT:PASS.SINGLE_V[2].OUT_CLB_Y_E: R0.F15.B3 inv 1
	INT:PASS.SINGLE_V[2].OUT_IO_N_I_E1: R0.F16.B5 inv 1
	INT:PASS.SINGLE_V[3].OUT_CLB_X_E: R0.F21.B4 inv 1
	INT:PASS.SINGLE_V[3].OUT_IO_N_I[0]: R0.F19.B7 inv 1
	INT:PASS.SINGLE_V[4].OUT_CLB_Y_E: R0.F25.B3 inv 1
	INT:PASS.SINGLE_V[4].OUT_IO_N_I[0]: R0.F19.B6 inv 1
	IO_E[1]:I: R0.F2.B0
		0: PAD
		1: Q
	IO_E[1]:READBACK_Q: R0.F8.B2 inv 1
	IO_N[0]:I: R0.F22.B8
		0: PAD
		1: Q
	IO_N[0]:READBACK_Q: R0.F13.B7 inv 1
	IO_N[1]:I: R0.F16.B8
		0: PAD
		1: Q
	IO_N[1]:READBACK_Q: R0.F17.B8 inv 1
	MISC:TAC: R0.F8.B8 inv 1
}

bstile CLB_NE1 {
	CLB:F: R0.F10.B0 R0.F11.B0 R0.F13.B0 R0.F12.B0 R0.F14.B0 R0.F15.B0 R0.F17.B0 R0.F16.B0 inv 11111111
	CLB:FF_MODE: R0.F8.B2
		1: FF
		0: LATCH
	CLB:G: R0.F7.B0 R0.F6.B0 R0.F4.B0 R0.F5.B0 R0.F3.B0 R0.F2.B0 R0.F0.B0 R0.F1.B0 inv 11111111
	CLB:INV.K: R0.F12.B3 inv 1
	CLB:MODE: R0.F8.B0
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F10.B1
		0: A
		1: B
	CLB:MUX.F2: R0.F11.B1
		0: B
		1: C
	CLB:MUX.F3: R0.F16.B1 R0.F17.B1
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F6.B1
		0: A
		1: B
	CLB:MUX.G2: R0.F5.B1
		0: B
		1: C
	CLB:MUX.G3: R0.F1.B1 R0.F0.B1
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F7.B2 R0.F6.B2
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F4.B2 R0.F5.B2
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F3.B2 inv 1
	CLB:RES: R0.F16.B2 R0.F17.B2
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F15.B2 R0.F14.B2
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_H.LONG_V[0]: R0.F6.B6 inv 1
	INT:BIPASS.LONG_H.LONG_V[1]: R0.F6.B5 inv 1
	INT:BIPASS.LONG_IO_N.LONG_V[0]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].LONG_V[1]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[0]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[1]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[1]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].LONG_V[0]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F15.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[4]: R0.F10.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].LONG_V[1]: R0.F3.B8 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[2]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[3]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[3]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[4]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].LONG_V[0]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F2.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F17.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F13.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F1.B5 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_H: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_H: R0.F0.B7 inv 1
	INT:MUX.IMUX_CLB_A: R0.F5.B8 R0.F5.B7 R0.F4.B8 R0.F6.B8 R0.F6.B7
		01101: 0.LONG_H
		11011: 0.LONG_IO_N
		11111: 0.OUT_IO_N_I[0]
		00111: 0.SINGLE_HN[0]
		01001: 0.SINGLE_HN[1]
		00011: 0.SINGLE_HN[2]
		01110: 0.SINGLE_HN[3]
	INT:MUX.IMUX_CLB_B: R0.F0.B3 R0.F5.B3 R0.F14.B4 R0.F4.B3 R0.F2.B3 R0.F15.B4
		011101: 0.GCLK
		010111: 0.LONG_V[0]
		011011: 0.LONG_V[1]
		001110: 0.OUT_CLB_Y_E
		101111: 0.OUT_IO_N_I[0]
		000111: 0.SINGLE_V[0]
		001011: 0.SINGLE_V[1]
		001101: 0.SINGLE_V[2]
		111111: 0.SINGLE_V[3]
		011110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F1.B3 R0.F17.B4 R0.F16.B4 R0.F3.B3 R0.F13.B4
		01010: 0.LONG_V[0]
		01100: 0.LONG_V[1]
		11111: 0.OUT_CLB_X_N
		00111: 0.SINGLE_V[0]
		01011: 0.SINGLE_V[1]
		01101: 0.SINGLE_V[2]
		11110: 0.SINGLE_V[3]
		00110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_K: R0.F11.B3 R0.F14.B3 R0.F15.B3 R0.F13.B3
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_N_O[0]: R0.F15.B7 R0.F16.B7 R0.F16.B8 R0.F17.B8
		0100: 0.LONG_IO_N
		0001: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		1101: 0.SINGLE_HN[3]
		1111: 0.SINGLE_V[0]
		0110: 0.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_O[1]: R1.F26.B7 R0.F1.B8 R0.F1.B7 R0.F2.B8 R0.F0.B8
		01011: 0.LONG_H
		00101: 0.OUT_CLB_X
		00111: 0.SINGLE_HN[0]
		01001: 0.SINGLE_HN[2]
		11111: 1.LONG_V[1]
		11101: 1.SINGLE_V[1]
		01100: 1.SINGLE_V[3]
		01110: 1.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_T[0]: R0.F15.B8 R0.F12.B8 R0.F14.B8
		011: 0.LONG_H
		101: 0.LONG_IO_N
		001: 0.SINGLE_HN[0]
		111: 0.SINGLE_HN[2]
		110: GND
		010: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B8 R0.F11.B8 R0.F9.B8
		011: 0.LONG_H
		101: 0.LONG_IO_N
		001: 0.SINGLE_HN[0]
		111: 0.SINGLE_HN[2]
		010: GND
		110: VCC
	INT:PASS.LONG_H.OUT_IO_N_I[0]: R0.F9.B5 inv 1
	INT:PASS.LONG_IO_N.OUT_IO_N_I[1]: R0.F2.B7 inv 1
	INT:PASS.LONG_V[0].OUT_CLB_X_E: R0.F8.B3 inv 1
	INT:PASS.LONG_V[0].OUT_IO_N_I_E1: R0.F8.B6 inv 1
	INT:PASS.LONG_V[1].OUT_CLB_Y_E: R0.F7.B3 inv 1
	INT:PASS.LONG_V[1].OUT_IO_N_I[0]: R0.F11.B7 inv 1
	INT:PASS.SINGLE_HN[0].OUT_IO_N_I[0]: R0.F11.B6 inv 1
	INT:PASS.SINGLE_HN[1].OUT_IO_N_I[1]: R0.F7.B7 inv 1
	INT:PASS.SINGLE_HN[2].OUT_IO_N_I[0]: R0.F8.B5 inv 1
	INT:PASS.SINGLE_HN[3].OUT_IO_N_I[1]: R0.F3.B7 inv 1
	INT:PASS.SINGLE_V[0].OUT_CLB_Y_E: R0.F17.B3 inv 1
	INT:PASS.SINGLE_V[0].OUT_IO_N_I_E1: R0.F14.B5 inv 1
	INT:PASS.SINGLE_V[1].OUT_CLB_X_E: R0.F10.B3 inv 1
	INT:PASS.SINGLE_V[1].OUT_IO_N_I[0]: R0.F11.B5 inv 1
	INT:PASS.SINGLE_V[2].OUT_CLB_Y_E: R0.F6.B3 inv 1
	INT:PASS.SINGLE_V[2].OUT_IO_N_I_E1: R0.F7.B5 inv 1
	INT:PASS.SINGLE_V[3].OUT_CLB_X_E: R0.F12.B4 inv 1
	INT:PASS.SINGLE_V[3].OUT_IO_N_I[0]: R0.F10.B7 inv 1
	INT:PASS.SINGLE_V[4].OUT_CLB_Y_E: R0.F16.B3 inv 1
	INT:PASS.SINGLE_V[4].OUT_IO_N_I[0]: R0.F10.B6 inv 1
	IO_N[0]:I: R0.F13.B8
		0: PAD
		1: Q
	IO_N[0]:READBACK_Q: R0.F4.B7 inv 1
	IO_N[1]:I: R0.F7.B8
		0: PAD
		1: Q
	IO_N[1]:READBACK_Q: R0.F8.B8 inv 1
}

bstile CLB_NW {
	CLB:F: R0.F10.B0 R0.F11.B0 R0.F13.B0 R0.F12.B0 R0.F14.B0 R0.F15.B0 R0.F17.B0 R0.F16.B0 inv 11111111
	CLB:FF_MODE: R0.F8.B2
		1: FF
		0: LATCH
	CLB:G: R0.F7.B0 R0.F6.B0 R0.F4.B0 R0.F5.B0 R0.F3.B0 R0.F2.B0 R0.F0.B0 R0.F1.B0 inv 11111111
	CLB:INV.K: R0.F12.B3 inv 1
	CLB:MODE: R0.F8.B0
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F10.B1
		0: A
		1: B
	CLB:MUX.F2: R0.F11.B1
		0: B
		1: C
	CLB:MUX.F3: R0.F16.B1 R0.F17.B1
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F6.B1
		0: A
		1: B
	CLB:MUX.G2: R0.F5.B1
		0: B
		1: C
	CLB:MUX.G3: R0.F1.B1 R0.F0.B1
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F7.B2 R0.F6.B2
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F4.B2 R0.F5.B2
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F3.B2 inv 1
	CLB:RES: R0.F16.B2 R0.F17.B2
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F15.B2 R0.F14.B2
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_H.LONG_V[0]: R0.F7.B5 inv 1
	INT:BIPASS.LONG_H.LONG_V[1]: R0.F4.B5 inv 1
	INT:BIPASS.LONG_IO_N.LONG_IO_W: R0.F14.B5 inv 1
	INT:BIPASS.LONG_IO_N.LONG_V[0]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].LONG_IO_W: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_VW[0]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_VW[1]: R0.F8.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].LONG_V[1]: R0.F3.B8 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_VW[2]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_VW[3]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_VW[0].LONG_IO_N: R0.F13.B5 inv 1
	INT:BIPASS.SINGLE_VW[3].LONG_H: R0.F0.B7 inv 1
	INT:MUX.IMUX_BUFG: R0.F16.B5 R0.F20.B3 R0.F17.B5 R0.F19.B3 R0.F18.B3 R0.F18.B5
		010111: 0.LONG_H
		011011: 0.LONG_V[0]
		011110: 0.OUT_IO_N_I[0]
		011101: 0.OUT_IO_W_I[1]
		111111: 0.SINGLE_HN[2]
		001111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_A: R0.F5.B8 R0.F5.B7 R0.F4.B8 R0.F6.B8 R0.F6.B7
		01101: 0.LONG_H
		11011: 0.LONG_IO_N
		11111: 0.OUT_IO_N_I[0]
		00111: 0.SINGLE_HN[0]
		01001: 0.SINGLE_HN[1]
		00011: 0.SINGLE_HN[2]
		01110: 0.SINGLE_HN[3]
	INT:MUX.IMUX_CLB_B: R0.F0.B3 R0.F5.B3 R0.F14.B4 R0.F4.B3 R0.F2.B3 R0.F15.B4
		011101: 0.GCLK
		011110: 0.LONG_IO_W
		010111: 0.LONG_V[0]
		011011: 0.LONG_V[1]
		101111: 0.OUT_IO_N_I[0]
		001110: 0.OUT_IO_W_I[1]
		000111: 0.SINGLE_VW[0]
		001011: 0.SINGLE_VW[1]
		001101: 0.SINGLE_VW[2]
		111111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_C: R0.F1.B3 R0.F17.B4 R0.F16.B4 R0.F3.B3 R0.F13.B4
		00110: 0.LONG_IO_W
		01010: 0.LONG_V[0]
		01100: 0.LONG_V[1]
		11111: 0.OUT_CLB_X_N
		00111: 0.SINGLE_VW[0]
		01011: 0.SINGLE_VW[1]
		01101: 0.SINGLE_VW[2]
		11110: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_K: R0.F11.B3 R0.F14.B3 R0.F15.B3 R0.F13.B3
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_N_O[0]: R0.F15.B7 R0.F16.B7 R0.F16.B8 R0.F17.B8 R0.F18.B7
		01010: 0.GCLK
		01001: 0.LONG_IO_N
		01110: 0.LONG_IO_W
		00011: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		11011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_VW[0]
		01101: 0.SINGLE_VW[2]
	INT:MUX.IMUX_IO_N_O[1]: R1.F17.B7 R0.F1.B8 R0.F1.B7 R0.F2.B8 R0.F0.B8
		01011: 0.LONG_H
		00101: 0.OUT_CLB_X
		00111: 0.SINGLE_HN[0]
		01001: 0.SINGLE_HN[2]
		11111: 2.LONG_V[1]
		11101: 2.SINGLE_V[1]
		01100: 2.SINGLE_V[3]
		01110: 2.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_T[0]: R0.F15.B8 R0.F12.B8 R0.F14.B8
		011: 0.LONG_H
		101: 0.LONG_IO_N
		001: 0.SINGLE_HN[0]
		111: 0.SINGLE_HN[2]
		110: GND
		010: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B8 R0.F11.B8 R0.F9.B8
		011: 0.LONG_H
		101: 0.LONG_IO_N
		001: 0.SINGLE_HN[0]
		111: 0.SINGLE_HN[2]
		010: GND
		110: VCC
	INT:MUX.IMUX_IO_W_O[1]: R0.F18.B1 R0.F19.B1 R0.F20.B1 R0.F18.B0
		0101: 0.LONG_IO_W
		0100: 0.LONG_V[0]
		0011: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
		0010: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_W_T[1]: R0.F20.B2 R0.F19.B2 R0.F18.B2
		011: 0.LONG_IO_W
		010: 0.LONG_V[0]
		000: 0.SINGLE_VW[0]
		001: 0.SINGLE_VW[2]
		111: GND
		101: VCC
	INT:PASS.LONG_H.OUT_IO_N_I[0]: R0.F3.B5 inv 1
	INT:PASS.LONG_IO_N.OUT_IO_N_I[1]: R0.F2.B7 inv 1
	INT:PASS.LONG_IO_W.OUT_IO_N_I[0]: R0.F10.B5 inv 1
	INT:PASS.LONG_V[1].OUT_IO_N_I[0]: R0.F11.B7 inv 1
	INT:PASS.LONG_V[1].OUT_IO_W_I[1]: R0.F7.B3 inv 1
	INT:PASS.SINGLE_HN[0].OUT_IO_N_I[0]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[1].OUT_IO_N_I[1]: R0.F7.B7 inv 1
	INT:PASS.SINGLE_HN[2].OUT_IO_N_I[0]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[3].OUT_IO_N_I[1]: R0.F3.B7 inv 1
	INT:PASS.SINGLE_VW[1].OUT_IO_N_I[0]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_VW[1].OUT_IO_W_I[1]: R0.F15.B5 inv 1
	INT:PASS.SINGLE_VW[3].OUT_IO_N_I[0]: R0.F10.B7 inv 1
	INT:PASS.SINGLE_VW[3].OUT_IO_W_I[1]: R0.F5.B5 inv 1
	IO_N[0]:I: R0.F13.B8
		0: PAD
		1: Q
	IO_N[0]:READBACK_Q: R0.F4.B7 inv 1
	IO_N[1]:I: R0.F7.B8
		0: PAD
		1: Q
	IO_N[1]:READBACK_Q: R0.F8.B8 inv 1
	IO_W[1]:I: R0.F19.B0
		0: PAD
		1: Q
	IO_W[1]:READBACK_Q: R0.F20.B0 inv 1
	MISC:INPUT: R0.F19.B7
		0: CMOS
		1: TTL
}

bstile CLB_S {
	CLB:F: R0.F10.B4 R0.F11.B4 R0.F13.B4 R0.F12.B4 R0.F14.B4 R0.F15.B4 R0.F17.B4 R0.F16.B4 inv 11111111
	CLB:FF_MODE: R0.F8.B6
		1: FF
		0: LATCH
	CLB:G: R0.F7.B4 R0.F6.B4 R0.F4.B4 R0.F5.B4 R0.F3.B4 R0.F2.B4 R0.F0.B4 R0.F1.B4 inv 11111111
	CLB:INV.K: R0.F12.B7 inv 1
	CLB:MODE: R0.F8.B4
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F10.B5
		0: A
		1: B
	CLB:MUX.F2: R0.F11.B5
		0: B
		1: C
	CLB:MUX.F3: R0.F16.B5 R0.F17.B5
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F6.B5
		0: A
		1: B
	CLB:MUX.G2: R0.F5.B5
		0: B
		1: C
	CLB:MUX.G3: R0.F1.B5 R0.F0.B5
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F7.B6 R0.F6.B6
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F4.B6 R0.F5.B6
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F3.B6 inv 1
	CLB:RES: R0.F16.B6 R0.F17.B6
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F15.B6 R0.F14.B6
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_HS.LONG_V[0]: R0.F6.B2 inv 1
	INT:BIPASS.LONG_HS.LONG_V[1]: R0.F6.B3 inv 1
	INT:BIPASS.LONG_IO_S.LONG_V[0]: R0.F8.B1 inv 1
	INT:BIPASS.SINGLE_HS[0].LONG_V[0]: R0.F5.B2 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[0]: R0.F3.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[1]: R0.F4.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_V[2]: R0.F2.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_V[3]: R0.F0.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].LONG_V[1]: R0.F3.B0 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[0]: R0.F1.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[1]: R0.F2.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[3]: R0.F0.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[4]: R0.F9.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].LONG_V[0]: R0.F7.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[2]: R0.F16.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[3]: R0.F17.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[0]: R0.F15.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[1]: R0.F12.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[4]: R0.F10.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].LONG_V[1]: R0.F5.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[2]: R0.F13.B2 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[3]: R0.F14.B2 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[1]: R0.F12.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[2]: R0.F3.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[3]: R0.F1.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[2]: R0.F4.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[0]: R0.F16.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[1]: R0.F13.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[0]: R0.F17.B3 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_V[1]: R0.F6.B9 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F14.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F15.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F10.B10 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[0]: R0.F9.B9 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F11.B11 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_V[0]: R0.F10.B9 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F16.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F15.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F9.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F10.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[4]: R0.F11.B9 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F11.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[4]: R0.F14.B9 inv 1
	INT:BIPASS.SINGLE_H[2].LONG_V[1]: R0.F5.B9 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F1.B10 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F1.B9 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[4]: R0.F12.B9 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F3.B10 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[4]: R0.F13.B9 inv 1
	INT:BIPASS.SINGLE_H[3].LONG_V[0]: R0.F7.B9 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F2.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F2.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F4.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F17.B9 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F16.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F14.B10 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F17.B10 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F13.B10 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F17.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F7.B10 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F6.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F8.B9 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F7.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F8.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F6.B10 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_H: R0.F16.B9 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_HS: R0.F15.B2 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F9.B10 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F12.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F13.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F12.B10 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_H: R0.F3.B9 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_HS: R0.F0.B1 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F8.B10 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F15.B9 inv 1
	INT:MUX.IMUX_CLB_A: R0.F1.B7 R0.F3.B7 R0.F2.B7 R0.F4.B9
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X_S
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_B: R0.F7.B8 R0.F17.B8 R0.F6.B8 R0.F15.B8 R0.F14.B8 R0.F11.B8
		011011: 0.GCLK
		010110: 0.LONG_V[0]
		011110: 0.LONG_V[1]
		110111: 0.OUT_CLB_X_S
		000111: 0.OUT_CLB_Y_E
		001111: 0.SINGLE_V[0]
		010011: 0.SINGLE_V[1]
		111111: 0.SINGLE_V[2]
		011101: 0.SINGLE_V[3]
		010101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F10.B8 R0.F16.B8 R0.F8.B8 R0.F13.B8 R0.F12.B8
		01110: 0.LONG_V[0]
		01010: 0.LONG_V[1]
		11111: 0.OUT_IO_S_I[0]
		00011: 0.SINGLE_V[0]
		00111: 0.SINGLE_V[1]
		11011: 0.SINGLE_V[2]
		01001: 0.SINGLE_V[3]
		01101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B7 R0.F4.B7 R0.F2.B9 R0.F5.B7
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_D_N: R0.F5.B0 R0.F6.B1 R0.F4.B0 R0.F5.B1 R0.F6.B0
		01110: 0.LONG_HS
		11011: 0.LONG_IO_S
		11111: 0.OUT_IO_S_I[0]
		00111: 0.SINGLE_HS[0]
		01001: 0.SINGLE_HS[1]
		01010: 0.SINGLE_HS[2]
		01101: 0.SINGLE_HS[3]
	INT:MUX.IMUX_CLB_K: R0.F11.B7 R0.F14.B7 R0.F15.B7 R0.F13.B7
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_S_O[0]: R0.F16.B0 R0.F15.B1 R0.F16.B1 R0.F17.B0
		0010: 0.LONG_IO_S
		0001: 0.LONG_V[0]
		0111: 0.SINGLE_HS[0]
		1001: 0.SINGLE_HS[2]
		1111: 0.SINGLE_V[0]
		1010: 0.SINGLE_V[2]
	INT:MUX.IMUX_IO_S_O[1]: R1.F17.B1 R0.F1.B1 R0.F2.B0 R0.F1.B0 R0.F0.B0
		00111: 0.LONG_HS
		01001: 0.OUT_CLB_X
		00011: 0.SINGLE_HS[1]
		01101: 0.SINGLE_HS[3]
		11111: 1.LONG_V[1]
		11011: 1.SINGLE_V[1]
		01010: 1.SINGLE_V[3]
		01110: 1.SINGLE_V[4]
	INT:MUX.IMUX_IO_S_T[0]: R0.F15.B0 R0.F12.B0 R0.F14.B0
		011: 0.LONG_HS
		101: 0.LONG_IO_S
		111: 0.SINGLE_HS[1]
		001: 0.SINGLE_HS[3]
		110: GND
		010: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F10.B0 R0.F11.B0 R0.F9.B0
		011: 0.LONG_HS
		101: 0.LONG_IO_S
		111: 0.SINGLE_HS[1]
		001: 0.SINGLE_HS[3]
		010: GND
		110: VCC
	INT:PASS.LONG_HS.OUT_IO_S_I[0]: R0.F9.B3 inv 1
	INT:PASS.LONG_IO_S.OUT_IO_S_I[1]: R0.F2.B1 inv 1
	INT:PASS.LONG_V[0].OUT_CLB_X_E: R0.F8.B7 inv 1
	INT:PASS.LONG_V[0].OUT_IO_S_I_E1: R0.F8.B2 inv 1
	INT:PASS.LONG_V[1].ACLK: R0.F9.B1 inv 1
	INT:PASS.LONG_V[1].OUT_CLB_Y_E: R0.F7.B7 inv 1
	INT:PASS.LONG_V[1].OUT_IO_S_I[0]: R0.F11.B1 inv 1
	INT:PASS.SINGLE_HS[0].OUT_IO_S_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_HS[1].OUT_IO_S_I[0]: R0.F8.B3 inv 1
	INT:PASS.SINGLE_HS[2].OUT_IO_S_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_HS[3].OUT_IO_S_I[0]: R0.F11.B2 inv 1
	INT:PASS.SINGLE_V[0].OUT_CLB_Y_E: R0.F17.B7 inv 1
	INT:PASS.SINGLE_V[0].OUT_IO_S_I_E1: R0.F14.B3 inv 1
	INT:PASS.SINGLE_V[1].OUT_CLB_X_E: R0.F10.B7 inv 1
	INT:PASS.SINGLE_V[1].OUT_IO_S_I[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].OUT_CLB_Y_E: R0.F6.B7 inv 1
	INT:PASS.SINGLE_V[2].OUT_IO_S_I_E1: R0.F7.B3 inv 1
	INT:PASS.SINGLE_V[3].OUT_CLB_X_E: R0.F9.B8 inv 1
	INT:PASS.SINGLE_V[3].OUT_IO_S_I[0]: R0.F10.B1 inv 1
	INT:PASS.SINGLE_V[4].OUT_CLB_Y_E: R0.F16.B7 inv 1
	INT:PASS.SINGLE_V[4].OUT_IO_S_I[0]: R0.F10.B2 inv 1
	IO_S[0]:I: R0.F13.B0
		0: PAD
		1: Q
	IO_S[0]:READBACK_Q: R0.F4.B1 inv 1
	IO_S[1]:I: R0.F7.B0
		0: PAD
		1: Q
	IO_S[1]:READBACK_Q: R0.F8.B0 inv 1
}

bstile CLB_SE {
	CLB:F: R0.F19.B4 R0.F20.B4 R0.F22.B4 R0.F21.B4 R0.F23.B4 R0.F24.B4 R0.F26.B4 R0.F25.B4 inv 11111111
	CLB:FF_MODE: R0.F17.B6
		1: FF
		0: LATCH
	CLB:G: R0.F16.B4 R0.F15.B4 R0.F13.B4 R0.F14.B4 R0.F12.B4 R0.F11.B4 R0.F9.B4 R0.F10.B4 inv 11111111
	CLB:INV.K: R0.F21.B7 inv 1
	CLB:MODE: R0.F17.B4
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F19.B5
		0: A
		1: B
	CLB:MUX.F2: R0.F20.B5
		0: B
		1: C
	CLB:MUX.F3: R0.F25.B5 R0.F26.B5
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F15.B5
		0: A
		1: B
	CLB:MUX.G2: R0.F14.B5
		0: B
		1: C
	CLB:MUX.G3: R0.F10.B5 R0.F9.B5
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F16.B6 R0.F15.B6
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F13.B6 R0.F14.B6
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F12.B6 inv 1
	CLB:RES: R0.F25.B6 R0.F26.B6
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F24.B6 R0.F23.B6
		11: A
		10: F
		01: NONE
	DONE:PULL: R0.F0.B3
		1: PULLNONE
		0: PULLUP
	INT:BIPASS.LONG_H.LONG_IO_E: R0.F7.B9 inv 1
	INT:BIPASS.LONG_H.LONG_VE[0]: R0.F5.B9 inv 1
	INT:BIPASS.LONG_H.LONG_VE[1]: R0.F1.B9 inv 1
	INT:BIPASS.LONG_HS.LONG_VE[0]: R0.F4.B3 inv 1
	INT:BIPASS.LONG_HS.LONG_VE[1]: R0.F1.B3 inv 1
	INT:BIPASS.LONG_HS.LONG_V[0]: R0.F15.B2 inv 1
	INT:BIPASS.LONG_HS.LONG_V[1]: R0.F15.B3 inv 1
	INT:BIPASS.LONG_IO_S.LONG_IO_E: R0.F6.B3 inv 1
	INT:BIPASS.LONG_IO_S.LONG_V[0]: R0.F17.B1 inv 1
	INT:BIPASS.SINGLE_HS[0].LONG_V[0]: R0.F14.B2 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[0]: R0.F12.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[1]: R0.F13.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_VE[0]: R0.F3.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_V[2]: R0.F11.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_V[3]: R0.F9.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].LONG_V[1]: R0.F12.B0 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[0]: R0.F10.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[1]: R0.F11.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_VE[1]: R0.F2.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[3]: R0.F9.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[4]: R0.F18.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].LONG_V[0]: R0.F16.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[2]: R0.F25.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[3]: R0.F26.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_VE[2]: R0.F5.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[0]: R0.F24.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[1]: R0.F21.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[4]: R0.F19.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].LONG_IO_E: R0.F7.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].LONG_V[1]: R0.F14.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[2]: R0.F22.B2 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[3]: R0.F23.B2 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_VE[3]: R0.F8.B2 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[1]: R0.F21.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[2]: R0.F12.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[3]: R0.F10.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[2]: R0.F13.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[0]: R0.F25.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[1]: R0.F22.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[0]: R0.F26.B3 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_VE[1]: R0.F0.B9 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_V[1]: R0.F15.B9 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F23.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F24.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[0]: R0.F2.B9 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[0]: R0.F1.B10 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[1]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F19.B10 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[0]: R0.F18.B9 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F20.B11 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_VE[0]: R0.F6.B9 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_V[0]: R0.F19.B9 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F25.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F24.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[0]: R0.F3.B9 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[1]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[0]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F18.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F19.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[4]: R0.F20.B9 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F20.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[4]: R0.F23.B9 inv 1
	INT:BIPASS.SINGLE_H[2].LONG_VE[1]: R0.F6.B8 inv 1
	INT:BIPASS.SINGLE_H[2].LONG_V[1]: R0.F14.B9 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F12.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F10.B10 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[2]: R0.F6.B10 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[2]: R0.F6.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[3]: R0.F8.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F10.B9 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[4]: R0.F21.B9 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F12.B10 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F10.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[4]: R0.F22.B9 inv 1
	INT:BIPASS.SINGLE_H[3].LONG_VE[0]: R0.F5.B8 inv 1
	INT:BIPASS.SINGLE_H[3].LONG_V[0]: R0.F16.B9 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F11.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F11.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[2]: R0.F4.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[3]: R0.F7.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[2]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F13.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F9.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F9.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F26.B9 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F25.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F23.B10 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F26.B10 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F22.B10 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F26.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F16.B10 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F15.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F17.B9 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F16.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F17.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F15.B10 inv 1
	INT:BIPASS.SINGLE_VE[0].LONG_H: R0.F4.B9 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[0]: R0.F3.B10 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[1]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[0]: R0.F2.B11 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[1]: R0.F2.B10 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[2]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[3]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_VE[3].LONG_H: R0.F8.B9 inv 1
	INT:BIPASS.SINGLE_VE[3].LONG_IO_S: R0.F8.B3 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[2]: R0.F7.B11 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[3]: R0.F8.B10 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_H: R0.F25.B9 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_HS: R0.F24.B2 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F18.B10 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F21.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F22.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F21.B10 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F14.B10 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F13.B11 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_H: R0.F12.B9 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_HS: R0.F9.B1 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F14.B11 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F17.B10 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F24.B9 inv 1
	INT:MUX.IMUX_BUFG: R0.F2.B2 R0.F3.B2 R0.F6.B2 R0.F4.B2 R0.F7.B2 R0.F5.B2 R0.F7.B0 R0.F6.B0
		01011111: 0.LONG_HS
		01101111: 0.LONG_VE[1]
		01110111: 0.OUT_IO_E_I[0]
		01111011: 0.OUT_IO_S_I[1]
		11111100: 0.OUT_OSC
		11111111: 0.SINGLE_HS[1]
		00111111: 0.SINGLE_VE[1]
	INT:MUX.IMUX_CLB_A: R0.F10.B7 R0.F12.B7 R0.F11.B7 R0.F13.B9
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X_S
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_B: R0.F16.B8 R0.F26.B8 R0.F15.B8 R0.F24.B8 R0.F23.B8 R0.F20.B8
		011011: 0.GCLK
		010110: 0.LONG_V[0]
		011110: 0.LONG_V[1]
		110111: 0.OUT_CLB_X_S
		000111: 0.OUT_CLB_Y_E
		001111: 0.SINGLE_V[0]
		010011: 0.SINGLE_V[1]
		111111: 0.SINGLE_V[2]
		011101: 0.SINGLE_V[3]
		010101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F19.B8 R0.F25.B8 R0.F17.B8 R0.F22.B8 R0.F21.B8
		01110: 0.LONG_V[0]
		01010: 0.LONG_V[1]
		11111: 0.OUT_IO_S_I[0]
		00011: 0.SINGLE_V[0]
		00111: 0.SINGLE_V[1]
		11011: 0.SINGLE_V[2]
		01001: 0.SINGLE_V[3]
		01101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F9.B7 R0.F13.B7 R0.F11.B9 R0.F14.B7
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_D_N: R0.F14.B0 R0.F15.B1 R0.F13.B0 R0.F14.B1 R0.F15.B0
		01110: 0.LONG_HS
		11011: 0.LONG_IO_S
		11111: 0.OUT_IO_S_I[0]
		00111: 0.SINGLE_HS[0]
		01001: 0.SINGLE_HS[1]
		01010: 0.SINGLE_HS[2]
		01101: 0.SINGLE_HS[3]
	INT:MUX.IMUX_CLB_K: R0.F20.B7 R0.F23.B7 R0.F24.B7 R0.F22.B7
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_E_O[0]: R0.F0.B6 R0.F1.B7 R0.F1.B6 R0.F2.B6 R0.F3.B6
		11111: 0.LONG_IO_E
		01101: 0.LONG_VE[0]
		00110: 0.OUT_CLB_X
		10111: 0.OUT_CLB_Y
		00011: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01110: 0.SINGLE_VE[0]
		01011: 0.SINGLE_VE[2]
	INT:MUX.IMUX_IO_E_T[0]: R0.F2.B5 R0.F3.B4 R0.F1.B5
		101: 0.LONG_IO_E
		001: 0.LONG_VE[1]
		111: 0.SINGLE_VE[1]
		011: 0.SINGLE_VE[3]
		100: GND
		110: VCC
	INT:MUX.IMUX_IO_S_O[0]: R0.F25.B0 R0.F24.B1 R0.F25.B1 R0.F26.B0
		0010: 0.LONG_IO_S
		0001: 0.LONG_V[0]
		0111: 0.SINGLE_HS[0]
		1001: 0.SINGLE_HS[2]
		1111: 0.SINGLE_V[0]
		1010: 0.SINGLE_V[2]
	INT:MUX.IMUX_IO_S_O[1]: R0.F8.B1 R0.F11.B0 R0.F10.B1 R0.F10.B0 R0.F9.B0 R0.F8.B0
		001110: 0.ACLK
		010111: 0.LONG_HS
		111111: 0.LONG_IO_E
		011101: 0.LONG_VE[1]
		001011: 0.OUT_CLB_X
		000111: 0.SINGLE_HS[1]
		011011: 0.SINGLE_HS[3]
		101111: 0.SINGLE_VE[1]
		001101: 0.SINGLE_VE[3]
	INT:MUX.IMUX_IO_S_T[0]: R0.F24.B0 R0.F21.B0 R0.F23.B0
		011: 0.LONG_HS
		101: 0.LONG_IO_S
		111: 0.SINGLE_HS[1]
		001: 0.SINGLE_HS[3]
		110: GND
		010: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F19.B0 R0.F20.B0 R0.F18.B0
		011: 0.LONG_HS
		101: 0.LONG_IO_S
		111: 0.SINGLE_HS[1]
		001: 0.SINGLE_HS[3]
		010: GND
		110: VCC
	INT:PASS.LONG_H.OUT_IO_E_I[0]: R0.F6.B6 inv 1
	INT:PASS.LONG_HS.OUT_IO_S_I[0]: R0.F18.B3 inv 1
	INT:PASS.LONG_IO_E.OUT_CLB_Y: R0.F7.B7 inv 1
	INT:PASS.LONG_IO_E.OUT_IO_S_I[1]: R0.F7.B6 inv 1
	INT:PASS.LONG_IO_S.OUT_IO_S_I[1]: R0.F11.B1 inv 1
	INT:PASS.LONG_VE[0].OUT_CLB_Y: R0.F5.B7 inv 1
	INT:PASS.LONG_VE[0].OUT_IO_S_I[1]: R0.F4.B5 inv 1
	INT:PASS.LONG_VE[1].OUT_CLB_X: R0.F2.B7 inv 1
	INT:PASS.LONG_VE[1].OUT_IO_E_I[0]: R0.F0.B8 inv 1
	INT:PASS.LONG_V[0].OUT_CLB_X_E: R0.F17.B7 inv 1
	INT:PASS.LONG_V[0].OUT_IO_S_I_E1: R0.F17.B2 inv 1
	INT:PASS.LONG_V[1].ACLK: R0.F18.B1 inv 1
	INT:PASS.LONG_V[1].OUT_CLB_Y_E: R0.F16.B7 inv 1
	INT:PASS.LONG_V[1].OUT_IO_S_I[0]: R0.F20.B1 inv 1
	INT:PASS.SINGLE_HS[0].OUT_IO_S_I[1]: R0.F12.B1 inv 1
	INT:PASS.SINGLE_HS[1].OUT_IO_S_I[0]: R0.F17.B3 inv 1
	INT:PASS.SINGLE_HS[2].OUT_IO_S_I[1]: R0.F16.B1 inv 1
	INT:PASS.SINGLE_HS[3].OUT_IO_S_I[0]: R0.F20.B2 inv 1
	INT:PASS.SINGLE_H[0].OUT_IO_E_I[0]: R0.F1.B8 inv 1
	INT:PASS.SINGLE_H[1].OUT_IO_E_I_S1: R0.F3.B8 inv 1
	INT:PASS.SINGLE_H[2].OUT_IO_E_I[0]: R0.F7.B8 inv 1
	INT:PASS.SINGLE_H[3].OUT_IO_E_I_S1: R0.F4.B8 inv 1
	INT:PASS.SINGLE_VE[0].OUT_CLB_Y: R0.F4.B7 inv 1
	INT:PASS.SINGLE_VE[0].OUT_IO_S_I[1]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_VE[1].OUT_CLB_X: R0.F3.B7 inv 1
	INT:PASS.SINGLE_VE[1].OUT_IO_E_I[0]: R0.F2.B8 inv 1
	INT:PASS.SINGLE_VE[2].OUT_CLB_Y: R0.F6.B7 inv 1
	INT:PASS.SINGLE_VE[2].OUT_IO_S_I[1]: R0.F5.B5 inv 1
	INT:PASS.SINGLE_VE[3].OUT_CLB_X: R0.F8.B7 inv 1
	INT:PASS.SINGLE_VE[3].OUT_IO_E_I[0]: R0.F8.B8 inv 1
	INT:PASS.SINGLE_V[0].OUT_CLB_Y_E: R0.F26.B7 inv 1
	INT:PASS.SINGLE_V[0].OUT_IO_S_I_E1: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[1].OUT_CLB_X_E: R0.F19.B7 inv 1
	INT:PASS.SINGLE_V[1].OUT_IO_S_I[0]: R0.F20.B3 inv 1
	INT:PASS.SINGLE_V[2].OUT_CLB_Y_E: R0.F15.B7 inv 1
	INT:PASS.SINGLE_V[2].OUT_IO_S_I_E1: R0.F16.B3 inv 1
	INT:PASS.SINGLE_V[3].OUT_CLB_X_E: R0.F18.B8 inv 1
	INT:PASS.SINGLE_V[3].OUT_IO_S_I[0]: R0.F19.B1 inv 1
	INT:PASS.SINGLE_V[4].OUT_CLB_Y_E: R0.F25.B7 inv 1
	INT:PASS.SINGLE_V[4].OUT_IO_S_I[0]: R0.F19.B2 inv 1
	IO_E[0]:I: R0.F0.B5
		0: PAD
		1: Q
	IO_E[0]:READBACK_Q: R0.F0.B7 inv 1
	IO_S[0]:I: R0.F22.B0
		0: PAD
		1: Q
	IO_S[0]:READBACK_Q: R0.F13.B1 inv 1
	IO_S[1]:I: R0.F16.B0
		0: PAD
		1: Q
	IO_S[1]:READBACK_Q: R0.F17.B0 inv 1
	MISC:REPROGRAM: R0.F1.B2 inv 1
	MISC:TLC: R0.F0.B2 inv 1
}

bstile CLB_SE1 {
	CLB:F: R0.F10.B4 R0.F11.B4 R0.F13.B4 R0.F12.B4 R0.F14.B4 R0.F15.B4 R0.F17.B4 R0.F16.B4 inv 11111111
	CLB:FF_MODE: R0.F8.B6
		1: FF
		0: LATCH
	CLB:G: R0.F7.B4 R0.F6.B4 R0.F4.B4 R0.F5.B4 R0.F3.B4 R0.F2.B4 R0.F0.B4 R0.F1.B4 inv 11111111
	CLB:INV.K: R0.F12.B7 inv 1
	CLB:MODE: R0.F8.B4
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F10.B5
		0: A
		1: B
	CLB:MUX.F2: R0.F11.B5
		0: B
		1: C
	CLB:MUX.F3: R0.F16.B5 R0.F17.B5
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F6.B5
		0: A
		1: B
	CLB:MUX.G2: R0.F5.B5
		0: B
		1: C
	CLB:MUX.G3: R0.F1.B5 R0.F0.B5
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F7.B6 R0.F6.B6
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F4.B6 R0.F5.B6
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F3.B6 inv 1
	CLB:RES: R0.F16.B6 R0.F17.B6
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F15.B6 R0.F14.B6
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_HS.LONG_V[0]: R0.F6.B2 inv 1
	INT:BIPASS.LONG_HS.LONG_V[1]: R0.F6.B3 inv 1
	INT:BIPASS.LONG_IO_S.LONG_V[0]: R0.F8.B1 inv 1
	INT:BIPASS.SINGLE_HS[0].LONG_V[0]: R0.F5.B2 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[0]: R0.F3.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[1]: R0.F4.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_V[2]: R0.F2.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_V[3]: R0.F0.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].LONG_V[1]: R0.F3.B0 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[0]: R0.F1.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[1]: R0.F2.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[3]: R0.F0.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[4]: R0.F9.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].LONG_V[0]: R0.F7.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[2]: R0.F16.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[3]: R0.F17.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[0]: R0.F15.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[1]: R0.F12.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[4]: R0.F10.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].LONG_V[1]: R0.F5.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[2]: R0.F13.B2 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[3]: R0.F14.B2 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[1]: R0.F12.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[2]: R0.F3.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[3]: R0.F1.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[2]: R0.F4.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[0]: R0.F16.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[1]: R0.F13.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[0]: R0.F17.B3 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_V[1]: R0.F6.B9 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F14.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F15.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F10.B10 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[0]: R0.F9.B9 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F11.B11 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_V[0]: R0.F10.B9 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F16.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F15.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F9.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F10.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[4]: R0.F11.B9 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F11.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[4]: R0.F14.B9 inv 1
	INT:BIPASS.SINGLE_H[2].LONG_V[1]: R0.F5.B9 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F1.B10 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F1.B9 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[4]: R0.F12.B9 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F3.B10 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[4]: R0.F13.B9 inv 1
	INT:BIPASS.SINGLE_H[3].LONG_V[0]: R0.F7.B9 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F2.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F2.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F4.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F17.B9 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F16.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F14.B10 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F17.B10 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F13.B10 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F17.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F7.B10 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F6.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F8.B9 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F7.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F8.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F6.B10 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_H: R0.F16.B9 inv 1
	INT:BIPASS.SINGLE_V[0].LONG_HS: R0.F15.B2 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F9.B10 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F12.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F13.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F12.B10 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_H: R0.F3.B9 inv 1
	INT:BIPASS.SINGLE_V[3].LONG_HS: R0.F0.B1 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F8.B10 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F15.B9 inv 1
	INT:MUX.IMUX_CLB_A: R0.F1.B7 R0.F3.B7 R0.F2.B7 R0.F4.B9
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X_S
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_B: R0.F7.B8 R0.F17.B8 R0.F6.B8 R0.F15.B8 R0.F14.B8 R0.F11.B8
		011011: 0.GCLK
		010110: 0.LONG_V[0]
		011110: 0.LONG_V[1]
		110111: 0.OUT_CLB_X_S
		000111: 0.OUT_CLB_Y_E
		001111: 0.SINGLE_V[0]
		010011: 0.SINGLE_V[1]
		111111: 0.SINGLE_V[2]
		011101: 0.SINGLE_V[3]
		010101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F10.B8 R0.F16.B8 R0.F8.B8 R0.F13.B8 R0.F12.B8
		01110: 0.LONG_V[0]
		01010: 0.LONG_V[1]
		11111: 0.OUT_IO_S_I[0]
		00011: 0.SINGLE_V[0]
		00111: 0.SINGLE_V[1]
		11011: 0.SINGLE_V[2]
		01001: 0.SINGLE_V[3]
		01101: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B7 R0.F4.B7 R0.F2.B9 R0.F5.B7
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_D_N: R0.F5.B0 R0.F6.B1 R0.F4.B0 R0.F5.B1 R0.F6.B0
		01110: 0.LONG_HS
		11011: 0.LONG_IO_S
		11111: 0.OUT_IO_S_I[0]
		00111: 0.SINGLE_HS[0]
		01001: 0.SINGLE_HS[1]
		01010: 0.SINGLE_HS[2]
		01101: 0.SINGLE_HS[3]
	INT:MUX.IMUX_CLB_K: R0.F11.B7 R0.F14.B7 R0.F15.B7 R0.F13.B7
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_S_O[0]: R0.F16.B0 R0.F15.B1 R0.F16.B1 R0.F17.B0
		0010: 0.LONG_IO_S
		0001: 0.LONG_V[0]
		0111: 0.SINGLE_HS[0]
		1001: 0.SINGLE_HS[2]
		1111: 0.SINGLE_V[0]
		1010: 0.SINGLE_V[2]
	INT:MUX.IMUX_IO_S_O[1]: R1.F26.B1 R0.F1.B1 R0.F2.B0 R0.F1.B0 R0.F0.B0
		00111: 0.LONG_HS
		01001: 0.OUT_CLB_X
		00011: 0.SINGLE_HS[1]
		01101: 0.SINGLE_HS[3]
		11111: 1.LONG_V[1]
		11011: 1.SINGLE_V[1]
		01010: 1.SINGLE_V[3]
		01110: 1.SINGLE_V[4]
	INT:MUX.IMUX_IO_S_T[0]: R0.F15.B0 R0.F12.B0 R0.F14.B0
		011: 0.LONG_HS
		101: 0.LONG_IO_S
		111: 0.SINGLE_HS[1]
		001: 0.SINGLE_HS[3]
		110: GND
		010: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F10.B0 R0.F11.B0 R0.F9.B0
		011: 0.LONG_HS
		101: 0.LONG_IO_S
		111: 0.SINGLE_HS[1]
		001: 0.SINGLE_HS[3]
		010: GND
		110: VCC
	INT:PASS.LONG_HS.OUT_IO_S_I[0]: R0.F9.B3 inv 1
	INT:PASS.LONG_IO_S.OUT_IO_S_I[1]: R0.F2.B1 inv 1
	INT:PASS.LONG_V[0].OUT_CLB_X_E: R0.F8.B7 inv 1
	INT:PASS.LONG_V[0].OUT_IO_S_I_E1: R0.F8.B2 inv 1
	INT:PASS.LONG_V[1].ACLK: R0.F9.B1 inv 1
	INT:PASS.LONG_V[1].OUT_CLB_Y_E: R0.F7.B7 inv 1
	INT:PASS.LONG_V[1].OUT_IO_S_I[0]: R0.F11.B1 inv 1
	INT:PASS.SINGLE_HS[0].OUT_IO_S_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_HS[1].OUT_IO_S_I[0]: R0.F8.B3 inv 1
	INT:PASS.SINGLE_HS[2].OUT_IO_S_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_HS[3].OUT_IO_S_I[0]: R0.F11.B2 inv 1
	INT:PASS.SINGLE_V[0].OUT_CLB_Y_E: R0.F17.B7 inv 1
	INT:PASS.SINGLE_V[0].OUT_IO_S_I_E1: R0.F14.B3 inv 1
	INT:PASS.SINGLE_V[1].OUT_CLB_X_E: R0.F10.B7 inv 1
	INT:PASS.SINGLE_V[1].OUT_IO_S_I[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].OUT_CLB_Y_E: R0.F6.B7 inv 1
	INT:PASS.SINGLE_V[2].OUT_IO_S_I_E1: R0.F7.B3 inv 1
	INT:PASS.SINGLE_V[3].OUT_CLB_X_E: R0.F9.B8 inv 1
	INT:PASS.SINGLE_V[3].OUT_IO_S_I[0]: R0.F10.B1 inv 1
	INT:PASS.SINGLE_V[4].OUT_CLB_Y_E: R0.F16.B7 inv 1
	INT:PASS.SINGLE_V[4].OUT_IO_S_I[0]: R0.F10.B2 inv 1
	IO_S[0]:I: R0.F13.B0
		0: PAD
		1: Q
	IO_S[0]:READBACK_Q: R0.F4.B1 inv 1
	IO_S[1]:I: R0.F7.B0
		0: PAD
		1: Q
	IO_S[1]:READBACK_Q: R0.F8.B0 inv 1
}

bstile CLB_SW {
	CLB:F: R0.F10.B4 R0.F11.B4 R0.F13.B4 R0.F12.B4 R0.F14.B4 R0.F15.B4 R0.F17.B4 R0.F16.B4 inv 11111111
	CLB:FF_MODE: R0.F8.B6
		1: FF
		0: LATCH
	CLB:G: R0.F7.B4 R0.F6.B4 R0.F4.B4 R0.F5.B4 R0.F3.B4 R0.F2.B4 R0.F0.B4 R0.F1.B4 inv 11111111
	CLB:INV.K: R0.F12.B7 inv 1
	CLB:MODE: R0.F8.B4
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F10.B5
		0: A
		1: B
	CLB:MUX.F2: R0.F11.B5
		0: B
		1: C
	CLB:MUX.F3: R0.F16.B5 R0.F17.B5
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F6.B5
		0: A
		1: B
	CLB:MUX.G2: R0.F5.B5
		0: B
		1: C
	CLB:MUX.G3: R0.F1.B5 R0.F0.B5
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F7.B6 R0.F6.B6
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F4.B6 R0.F5.B6
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F3.B6 inv 1
	CLB:RES: R0.F16.B6 R0.F17.B6
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F15.B6 R0.F14.B6
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_H.LONG_IO_W: R0.F15.B9 inv 1
	INT:BIPASS.LONG_H.LONG_V[0]: R0.F10.B9 inv 1
	INT:BIPASS.LONG_H.LONG_V[1]: R0.F5.B9 inv 1
	INT:BIPASS.LONG_HS.LONG_V[0]: R0.F7.B3 inv 1
	INT:BIPASS.LONG_HS.LONG_V[1]: R0.F4.B3 inv 1
	INT:BIPASS.LONG_IO_S.LONG_IO_W: R0.F14.B3 inv 1
	INT:BIPASS.LONG_IO_S.LONG_V[0]: R0.F8.B1 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_VW[3]: R0.F0.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].LONG_V[1]: R0.F3.B0 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_VW[2]: R0.F6.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_VW[1]: R0.F8.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].LONG_IO_W: R0.F11.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_VW[0]: R0.F12.B3 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_V[0]: R0.F11.B9 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[1]: R0.F10.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[0]: R0.F14.B9 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[1]: R0.F11.B11 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_V[1]: R0.F9.B9 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[0]: R0.F15.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[1]: R0.F9.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[1]: R0.F8.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[3]: R0.F2.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[2]: R0.F1.B10 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[3]: R0.F3.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[2]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[3]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[3]: R0.F8.B9 inv 1
	INT:BIPASS.SINGLE_VW[0].LONG_H: R0.F16.B9 inv 1
	INT:BIPASS.SINGLE_VW[0].LONG_IO_S: R0.F13.B3 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[0]: R0.F16.B11 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[1]: R0.F14.B11 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[0]: R0.F13.B11 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[1]: R0.F12.B11 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[2]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[3]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_VW[3].LONG_H: R0.F3.B9 inv 1
	INT:BIPASS.SINGLE_VW[3].LONG_HS: R0.F0.B1 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[2]: R0.F1.B9 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[3]: R0.F2.B10 inv 1
	INT:MUX.IMUX_CLB_A: R0.F1.B7 R0.F3.B7 R0.F2.B7 R0.F4.B9
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X_S
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_B: R0.F7.B8 R0.F17.B8 R0.F6.B8 R0.F15.B8 R0.F14.B8 R0.F11.B8
		011011: 0.GCLK
		010101: 0.LONG_IO_W
		010110: 0.LONG_V[0]
		011110: 0.LONG_V[1]
		110111: 0.OUT_CLB_X_S
		000111: 0.OUT_IO_W_I[0]
		001111: 0.SINGLE_VW[0]
		010011: 0.SINGLE_VW[1]
		111111: 0.SINGLE_VW[2]
		011101: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_C: R0.F10.B8 R0.F16.B8 R0.F8.B8 R0.F13.B8 R0.F12.B8
		01101: 0.LONG_IO_W
		01110: 0.LONG_V[0]
		01010: 0.LONG_V[1]
		11111: 0.OUT_IO_S_I[0]
		00011: 0.SINGLE_VW[0]
		00111: 0.SINGLE_VW[1]
		11011: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_D: R0.F0.B7 R0.F4.B7 R0.F2.B9 R0.F5.B7
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_D_N: R0.F5.B0 R0.F6.B1 R0.F4.B0 R0.F5.B1 R0.F6.B0
		01110: 0.LONG_HS
		11011: 0.LONG_IO_S
		11111: 0.OUT_IO_S_I[0]
		00111: 0.SINGLE_HS[0]
		01001: 0.SINGLE_HS[1]
		01010: 0.SINGLE_HS[2]
		01101: 0.SINGLE_HS[3]
	INT:MUX.IMUX_CLB_K: R0.F11.B7 R0.F14.B7 R0.F15.B7 R0.F13.B7
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_S_O[0]: R0.F16.B0 R0.F15.B1 R0.F16.B1 R0.F17.B0 R0.F17.B1
		00101: 0.LONG_IO_S
		00110: 0.LONG_IO_W
		00011: 0.LONG_V[0]
		01111: 0.SINGLE_HS[0]
		10011: 0.SINGLE_HS[2]
		11111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
	INT:MUX.IMUX_IO_S_O[1]: R1.F17.B1 R0.F1.B1 R0.F2.B0 R0.F1.B0 R0.F0.B0
		00111: 0.LONG_HS
		01001: 0.OUT_CLB_X
		00011: 0.SINGLE_HS[1]
		01101: 0.SINGLE_HS[3]
		11111: 1.LONG_V[1]
		11011: 1.SINGLE_V[1]
		01010: 1.SINGLE_V[3]
		01110: 1.SINGLE_V[4]
	INT:MUX.IMUX_IO_S_T[0]: R0.F15.B0 R0.F12.B0 R0.F14.B0
		011: 0.LONG_HS
		101: 0.LONG_IO_S
		111: 0.SINGLE_HS[1]
		001: 0.SINGLE_HS[3]
		110: GND
		010: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F10.B0 R0.F11.B0 R0.F9.B0
		011: 0.LONG_HS
		101: 0.LONG_IO_S
		111: 0.SINGLE_HS[1]
		001: 0.SINGLE_HS[3]
		010: GND
		110: VCC
	INT:MUX.IMUX_IO_W_O[0]: R0.F17.B11 R0.F18.B11 R0.F17.B9 R0.F19.B11
		0110: 0.LONG_H
		1101: 0.LONG_V[1]
		1111: 0.SINGLE_H[0]
		0011: 0.SINGLE_H[2]
		0100: 0.SINGLE_VW[1]
		0001: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_T[0]: R0.F20.B7 R0.F19.B7 R0.F18.B7
		011: 0.LONG_IO_W
		010: 0.LONG_V[0]
		000: 0.SINGLE_VW[0]
		001: 0.SINGLE_VW[2]
		111: GND
		101: VCC
	INT:MUX.IOCLK_S: R0.F15.B3 R0.F18.B1 R0.F19.B1 R0.F16.B3
		1101: 0.GCLK
		0100: 0.LONG_HS
		0001: 0.SINGLE_HS[0]
		0110: 0.SINGLE_HS[1]
		0011: 0.SINGLE_HS[2]
		1111: 0.SINGLE_HS[3]
	INT:MUX.IOCLK_W: R0.F17.B3 R0.F18.B3 R0.F19.B3 R0.F20.B3
		0010: 0.GCLK
		1111: 0.LONG_V[0]
		0011: 0.SINGLE_VW[0]
		0100: 0.SINGLE_VW[1]
		0101: 0.SINGLE_VW[2]
		1110: 0.SINGLE_VW[3]
	INT:PASS.LONG_H.OUT_IO_W_I_S1: R0.F13.B9 inv 1
	INT:PASS.LONG_HS.OUT_IO_S_I[0]: R0.F3.B3 inv 1
	INT:PASS.LONG_IO_S.OUT_IO_S_I[1]: R0.F2.B1 inv 1
	INT:PASS.LONG_IO_W.OUT_IO_S_I[0]: R0.F10.B3 inv 1
	INT:PASS.LONG_IO_W.OUT_IO_W_I[0]: R0.F16.B7 inv 1
	INT:PASS.LONG_V[0].OUT_IO_W_I[0]: R0.F8.B7 inv 1
	INT:PASS.LONG_V[1].ACLK: R0.F9.B1 inv 1
	INT:PASS.LONG_V[1].OUT_IO_S_I[0]: R0.F11.B1 inv 1
	INT:PASS.SINGLE_HS[0].OUT_IO_S_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_HS[1].OUT_IO_S_I[0]: R0.F1.B3 inv 1
	INT:PASS.SINGLE_HS[2].OUT_IO_S_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_HS[3].OUT_IO_S_I[0]: R0.F2.B3 inv 1
	INT:PASS.SINGLE_H[2].OUT_IO_W_I_S1: R0.F12.B9 inv 1
	INT:PASS.SINGLE_H[3].OUT_IO_W_I[0]: R0.F7.B9 inv 1
	INT:PASS.SINGLE_VW[0].OUT_IO_W_I[0]: R0.F17.B7 inv 1
	INT:PASS.SINGLE_VW[1].OUT_IO_S_I[0]: R0.F9.B3 inv 1
	INT:PASS.SINGLE_VW[2].OUT_IO_W_I[0]: R0.F6.B9 inv 1
	INT:PASS.SINGLE_VW[3].OUT_IO_S_I[0]: R0.F10.B1 inv 1
	IO_S[0]:I: R0.F13.B0
		0: PAD
		1: Q
	IO_S[0]:READBACK_Q: R0.F4.B1 inv 1
	IO_S[1]:I: R0.F7.B0
		0: PAD
		1: Q
	IO_S[1]:READBACK_Q: R0.F8.B0 inv 1
	IO_W[0]:I: R0.F20.B11
		0: PAD
		1: Q
	IO_W[0]:READBACK_Q: R0.F18.B9 inv 1
	MISC:READ: R0.F19.B0 R0.F18.B0
		00: COMMAND
		11: DISABLE
		01: ONCE
}

bstile CLB_W {
	CLB:F: R0.F10.B0 R0.F11.B0 R0.F13.B0 R0.F12.B0 R0.F14.B0 R0.F15.B0 R0.F17.B0 R0.F16.B0 inv 11111111
	CLB:FF_MODE: R0.F8.B2
		1: FF
		0: LATCH
	CLB:G: R0.F7.B0 R0.F6.B0 R0.F4.B0 R0.F5.B0 R0.F3.B0 R0.F2.B0 R0.F0.B0 R0.F1.B0 inv 11111111
	CLB:INV.K: R0.F12.B3 inv 1
	CLB:MODE: R0.F8.B0
		0: FG
		1: FGM
	CLB:MUX.F1: R0.F10.B1
		0: A
		1: B
	CLB:MUX.F2: R0.F11.B1
		0: B
		1: C
	CLB:MUX.F3: R0.F16.B1 R0.F17.B1
		01: C
		10: D
		11: Q
	CLB:MUX.G1: R0.F6.B1
		0: A
		1: B
	CLB:MUX.G2: R0.F5.B1
		0: B
		1: C
	CLB:MUX.G3: R0.F1.B1 R0.F0.B1
		01: C
		10: D
		11: Q
	CLB:MUX.X: R0.F7.B2 R0.F6.B2
		01: F
		10: G
		11: Q
	CLB:MUX.Y: R0.F4.B2 R0.F5.B2
		01: F
		10: G
		11: Q
	CLB:READBACK_Q: R0.F3.B2 inv 1
	CLB:RES: R0.F16.B2 R0.F17.B2
		01: D
		00: G
		11: NONE
	CLB:SET: R0.F15.B2 R0.F14.B2
		11: A
		10: F
		01: NONE
	INT:BIPASS.LONG_H.LONG_IO_W: R0.F15.B5 inv 1
	INT:BIPASS.LONG_H.LONG_V[0]: R0.F10.B5 inv 1
	INT:BIPASS.LONG_H.LONG_V[1]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_H[0].LONG_V[0]: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[1]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[0]: R0.F14.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[1]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_H[1].LONG_V[1]: R0.F9.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[0]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[1]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[1]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[3]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[2]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[3]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[2]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[3]: R0.F8.B5 inv 1
	INT:BIPASS.SINGLE_VW[0].LONG_H: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[0]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[1]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[0]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[1]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[2]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[3]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_VW[3].LONG_H: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[2]: R0.F1.B5 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[3]: R0.F2.B6 inv 1
	INT:MUX.IMUX_CLB_A: R0.F1.B3 R0.F3.B3 R0.F2.B3 R0.F4.B5
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X_S
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_B: R0.F7.B4 R0.F17.B4 R0.F6.B4 R0.F15.B4 R0.F14.B4 R0.F11.B4
		011011: 0.GCLK
		010101: 0.LONG_IO_W
		010110: 0.LONG_V[0]
		011110: 0.LONG_V[1]
		110111: 0.OUT_CLB_X_S
		000111: 0.OUT_IO_W_I[1]
		001111: 0.SINGLE_VW[0]
		010011: 0.SINGLE_VW[1]
		111111: 0.SINGLE_VW[2]
		011101: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_C: R0.F10.B4 R0.F16.B4 R0.F8.B4 R0.F13.B4 R0.F12.B4
		01101: 0.LONG_IO_W
		01110: 0.LONG_V[0]
		01010: 0.LONG_V[1]
		11111: 0.OUT_CLB_X_N
		00011: 0.SINGLE_VW[0]
		00111: 0.SINGLE_VW[1]
		11011: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_D: R0.F0.B3 R0.F4.B3 R0.F2.B5 R0.F5.B3
		1101: 0.LONG_H
		0110: 0.OUT_CLB_X
		0011: 0.SINGLE_H[0]
		1111: 0.SINGLE_H[1]
		0100: 0.SINGLE_H[2]
		0001: 0.SINGLE_H[3]
	INT:MUX.IMUX_CLB_K: R0.F11.B3 R0.F14.B3 R0.F15.B3 R0.F13.B3
		0101: 0.GCLK
		0011: 0.LONG_V[1]
		0110: C
		0111: G.INV
		1111: NONE
	INT:MUX.IMUX_IO_W_O[0]: R0.F17.B7 R0.F18.B7 R0.F17.B5 R0.F19.B7
		0110: 0.LONG_H
		1101: 0.LONG_V[1]
		1111: 0.SINGLE_H[0]
		0011: 0.SINGLE_H[2]
		0100: 0.SINGLE_VW[1]
		0001: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F18.B1 R0.F19.B1 R0.F20.B1 R0.F18.B0
		0101: 0.LONG_IO_W
		0100: 0.LONG_V[0]
		0011: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
		0010: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_W_T[0]: R0.F20.B3 R0.F19.B3 R0.F18.B3
		011: 0.LONG_IO_W
		010: 0.LONG_V[0]
		000: 0.SINGLE_VW[0]
		001: 0.SINGLE_VW[2]
		111: GND
		101: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F20.B2 R0.F19.B2 R0.F18.B2
		011: 0.LONG_IO_W
		010: 0.LONG_V[0]
		000: 0.SINGLE_VW[0]
		001: 0.SINGLE_VW[2]
		111: GND
		101: VCC
	INT:PASS.LONG_H.OUT_IO_W_I_S1: R0.F13.B5 inv 1
	INT:PASS.LONG_IO_W.OUT_IO_W_I[0]: R0.F16.B3 inv 1
	INT:PASS.LONG_V[0].OUT_IO_W_I[0]: R0.F8.B3 inv 1
	INT:PASS.LONG_V[1].OUT_IO_W_I[1]: R0.F7.B3 inv 1
	INT:PASS.SINGLE_H[2].OUT_IO_W_I_S1: R0.F12.B5 inv 1
	INT:PASS.SINGLE_H[3].OUT_IO_W_I[0]: R0.F7.B5 inv 1
	INT:PASS.SINGLE_VW[0].OUT_IO_W_I[0]: R0.F17.B3 inv 1
	INT:PASS.SINGLE_VW[1].OUT_IO_W_I[1]: R0.F10.B3 inv 1
	INT:PASS.SINGLE_VW[2].OUT_IO_W_I[0]: R0.F6.B5 inv 1
	INT:PASS.SINGLE_VW[3].OUT_IO_W_I[1]: R0.F9.B4 inv 1
	IO_W[0]:I: R0.F20.B7
		0: PAD
		1: Q
	IO_W[0]:READBACK_Q: R0.F18.B5 inv 1
	IO_W[1]:I: R0.F19.B0
		0: PAD
		1: Q
	IO_W[1]:READBACK_Q: R0.F20.B0 inv 1
}

