{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495810755837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495810755842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 15:59:15 2017 " "Processing started: Fri May 26 15:59:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495810755842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810755842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810755842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495810756201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495810756201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765613 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-Behavioral " "Found design unit 1: freqDivider-Behavioral" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/freqDivider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765614 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/freqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765616 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765617 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-Behavioral " "Found design unit 1: Clock-Behavioral" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "longpress.vhd 2 1 " "Found 2 design units, including 1 entities, in source file longpress.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LongPress-Behavioral " "Found design unit 1: LongPress-Behavioral" {  } { { "LongPress.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/LongPress.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765619 ""} { "Info" "ISGN_ENTITY_NAME" "1 LongPress " "Found entity 1: LongPress" {  } { { "LongPress.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/LongPress.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defmode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file defmode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 defMode-Behavioral " "Found design unit 1: defMode-Behavioral" {  } { { "defMode.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/defMode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765620 ""} { "Info" "ISGN_ENTITY_NAME" "1 defMode " "Found entity 1: defMode" {  } { { "defMode.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/defMode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "workclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file workclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 workClock-Behavioral " "Found design unit 1: workClock-Behavioral" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765621 ""} { "Info" "ISGN_ENTITY_NAME" "1 workClock " "Found entity 1: workClock" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "press.vhd 2 1 " "Found 2 design units, including 1 entities, in source file press.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 press-Behavioral " "Found design unit 1: press-Behavioral" {  } { { "press.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/press.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765622 ""} { "Info" "ISGN_ENTITY_NAME" "1 press " "Found entity 1: press" {  } { { "press.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/press.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verifyleds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verifyleds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VerifyLeds-Behavioral " "Found design unit 1: VerifyLeds-Behavioral" {  } { { "VerifyLeds.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/VerifyLeds.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765623 ""} { "Info" "ISGN_ENTITY_NAME" "1 VerifyLeds " "Found entity 1: VerifyLeds" {  } { { "VerifyLeds.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/VerifyLeds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810765623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495810765659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_key3 Clock.vhd(14) " "Verilog HDL or VHDL warning at Clock.vhd(14): object \"s_key3\" assigned a value but never read" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495810765661 "|Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_LongOut2 Clock.vhd(15) " "Verilog HDL or VHDL warning at Clock.vhd(15): object \"s_LongOut2\" assigned a value but never read" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495810765661 "|Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_LongOut1 Clock.vhd(15) " "Verilog HDL or VHDL warning at Clock.vhd(15): object \"s_LongOut1\" assigned a value but never read" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495810765661 "|Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_LongOut0 Clock.vhd(15) " "Verilog HDL or VHDL warning at Clock.vhd(15): object \"s_LongOut0\" assigned a value but never read" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495810765661 "|Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_clk2 Clock.vhd(17) " "Verilog HDL or VHDL warning at Clock.vhd(17): object \"s_clk2\" assigned a value but never read" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495810765661 "|Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:db0 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:db0\"" {  } { { "Clock.vhd" "db0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider freqDivider:freqDiv A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"freqDivider:freqDiv\"" {  } { { "Clock.vhd" "freqDiv" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "press press:pressKEY0 A:behavioral " "Elaborating entity \"press\" using architecture \"A:behavioral\" for hierarchy \"press:pressKEY0\"" {  } { { "Clock.vhd" "pressKEY0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VerifyLeds VerifyLeds:leds A:behavioral " "Elaborating entity \"VerifyLeds\" using architecture \"A:behavioral\" for hierarchy \"VerifyLeds:leds\"" {  } { { "Clock.vhd" "leds" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[5\] VerifyLeds.vhd(7) " "Using initial value X (don't care) for net \"ledg\[5\]\" at VerifyLeds.vhd(7)" {  } { { "VerifyLeds.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/VerifyLeds.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 "|Clock|VerifyLeds:leds"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[3\] VerifyLeds.vhd(7) " "Using initial value X (don't care) for net \"ledg\[3\]\" at VerifyLeds.vhd(7)" {  } { { "VerifyLeds.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/VerifyLeds.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 "|Clock|VerifyLeds:leds"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[1\] VerifyLeds.vhd(7) " "Using initial value X (don't care) for net \"ledg\[1\]\" at VerifyLeds.vhd(7)" {  } { { "VerifyLeds.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/VerifyLeds.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 "|Clock|VerifyLeds:leds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "workClock workClock:workClock A:behavioral " "Elaborating entity \"workClock\" using architecture \"A:behavioral\" for hierarchy \"workClock:workClock\"" {  } { { "Clock.vhd" "workClock" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk workClock.vhd(19) " "VHDL Process Statement warning at workClock.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 "|Clock|workClock:workClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys workClock.vhd(35) " "VHDL Process Statement warning at workClock.vhd(35): signal \"keys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 "|Clock|workClock:workClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour workClock.vhd(36) " "VHDL Process Statement warning at workClock.vhd(36): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 "|Clock|workClock:workClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys workClock.vhd(37) " "VHDL Process Statement warning at workClock.vhd(37): signal \"keys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 "|Clock|workClock:workClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour workClock.vhd(38) " "VHDL Process Statement warning at workClock.vhd(38): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495810765676 "|Clock|workClock:workClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD Bin2BCD:bin2BCD A:behavioral " "Elaborating entity \"Bin2BCD\" using architecture \"A:behavioral\" for hierarchy \"Bin2BCD:bin2BCD\"" {  } { { "Clock.vhd" "bin2BCD" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495810765708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:disp3 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:disp3\"" {  } { { "Clock.vhd" "disp3" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495810765708 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495810766340 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495810766340 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495810766340 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495810766340 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495810766340 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1495810766340 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1495810766340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Bin2BCD:bin2BCD\|lpm_divide:Div2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495810766379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Instantiated megafunction \"Bin2BCD:bin2BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495810766379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495810766379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495810766379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495810766379 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495810766379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810766420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810766420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810766431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810766431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810766444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810766444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810766486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810766486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810766526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810766526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Bin2BCD:bin2BCD\|lpm_divide:Mod2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495810766552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"Bin2BCD:bin2BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495810766552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495810766552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495810766552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495810766552 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495810766552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810766593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810766593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810766605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810766605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495810766621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810766621 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[4\] workClock:workClock\|hour\[4\]~_emulated workClock:workClock\|hour\[4\]~1 " "Register \"workClock:workClock\|hour\[4\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[4\]~_emulated\" and latch \"workClock:workClock\|hour\[4\]~1\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[6\] workClock:workClock\|hour\[6\]~_emulated workClock:workClock\|hour\[6\]~5 " "Register \"workClock:workClock\|hour\[6\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[6\]~_emulated\" and latch \"workClock:workClock\|hour\[6\]~5\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[2\] workClock:workClock\|hour\[2\]~_emulated workClock:workClock\|hour\[2\]~9 " "Register \"workClock:workClock\|hour\[2\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[2\]~_emulated\" and latch \"workClock:workClock\|hour\[2\]~9\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[5\] workClock:workClock\|hour\[5\]~_emulated workClock:workClock\|hour\[5\]~13 " "Register \"workClock:workClock\|hour\[5\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[5\]~_emulated\" and latch \"workClock:workClock\|hour\[5\]~13\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[7\] workClock:workClock\|hour\[7\]~_emulated workClock:workClock\|hour\[7\]~17 " "Register \"workClock:workClock\|hour\[7\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[7\]~_emulated\" and latch \"workClock:workClock\|hour\[7\]~17\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[1\] workClock:workClock\|hour\[1\]~_emulated workClock:workClock\|hour\[1\]~21 " "Register \"workClock:workClock\|hour\[1\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[1\]~_emulated\" and latch \"workClock:workClock\|hour\[1\]~21\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[3\] workClock:workClock\|hour\[3\]~_emulated workClock:workClock\|hour\[3\]~25 " "Register \"workClock:workClock\|hour\[3\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[3\]~_emulated\" and latch \"workClock:workClock\|hour\[3\]~25\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[0\] workClock:workClock\|hour\[0\]~_emulated workClock:workClock\|hour\[0\]~29 " "Register \"workClock:workClock\|hour\[0\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[0\]~_emulated\" and latch \"workClock:workClock\|hour\[0\]~29\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[31\] workClock:workClock\|hour\[31\]~_emulated workClock:workClock\|hour\[31\]~33 " "Register \"workClock:workClock\|hour\[31\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[31\]~_emulated\" and latch \"workClock:workClock\|hour\[31\]~33\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[30\] workClock:workClock\|hour\[30\]~_emulated workClock:workClock\|hour\[30\]~37 " "Register \"workClock:workClock\|hour\[30\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[30\]~_emulated\" and latch \"workClock:workClock\|hour\[30\]~37\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[29\] workClock:workClock\|hour\[29\]~_emulated workClock:workClock\|hour\[29\]~41 " "Register \"workClock:workClock\|hour\[29\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[29\]~_emulated\" and latch \"workClock:workClock\|hour\[29\]~41\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[28\] workClock:workClock\|hour\[28\]~_emulated workClock:workClock\|hour\[28\]~45 " "Register \"workClock:workClock\|hour\[28\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[28\]~_emulated\" and latch \"workClock:workClock\|hour\[28\]~45\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[27\] workClock:workClock\|hour\[27\]~_emulated workClock:workClock\|hour\[27\]~49 " "Register \"workClock:workClock\|hour\[27\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[27\]~_emulated\" and latch \"workClock:workClock\|hour\[27\]~49\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[26\] workClock:workClock\|hour\[26\]~_emulated workClock:workClock\|hour\[26\]~53 " "Register \"workClock:workClock\|hour\[26\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[26\]~_emulated\" and latch \"workClock:workClock\|hour\[26\]~53\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[25\] workClock:workClock\|hour\[25\]~_emulated workClock:workClock\|hour\[25\]~57 " "Register \"workClock:workClock\|hour\[25\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[25\]~_emulated\" and latch \"workClock:workClock\|hour\[25\]~57\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[24\] workClock:workClock\|hour\[24\]~_emulated workClock:workClock\|hour\[24\]~61 " "Register \"workClock:workClock\|hour\[24\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[24\]~_emulated\" and latch \"workClock:workClock\|hour\[24\]~61\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[23\] workClock:workClock\|hour\[23\]~_emulated workClock:workClock\|hour\[23\]~65 " "Register \"workClock:workClock\|hour\[23\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[23\]~_emulated\" and latch \"workClock:workClock\|hour\[23\]~65\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[22\] workClock:workClock\|hour\[22\]~_emulated workClock:workClock\|hour\[22\]~69 " "Register \"workClock:workClock\|hour\[22\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[22\]~_emulated\" and latch \"workClock:workClock\|hour\[22\]~69\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[21\] workClock:workClock\|hour\[21\]~_emulated workClock:workClock\|hour\[21\]~73 " "Register \"workClock:workClock\|hour\[21\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[21\]~_emulated\" and latch \"workClock:workClock\|hour\[21\]~73\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[20\] workClock:workClock\|hour\[20\]~_emulated workClock:workClock\|hour\[20\]~77 " "Register \"workClock:workClock\|hour\[20\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[20\]~_emulated\" and latch \"workClock:workClock\|hour\[20\]~77\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[19\] workClock:workClock\|hour\[19\]~_emulated workClock:workClock\|hour\[19\]~81 " "Register \"workClock:workClock\|hour\[19\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[19\]~_emulated\" and latch \"workClock:workClock\|hour\[19\]~81\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[18\] workClock:workClock\|hour\[18\]~_emulated workClock:workClock\|hour\[18\]~85 " "Register \"workClock:workClock\|hour\[18\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[18\]~_emulated\" and latch \"workClock:workClock\|hour\[18\]~85\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[17\] workClock:workClock\|hour\[17\]~_emulated workClock:workClock\|hour\[17\]~89 " "Register \"workClock:workClock\|hour\[17\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[17\]~_emulated\" and latch \"workClock:workClock\|hour\[17\]~89\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[16\] workClock:workClock\|hour\[16\]~_emulated workClock:workClock\|hour\[16\]~93 " "Register \"workClock:workClock\|hour\[16\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[16\]~_emulated\" and latch \"workClock:workClock\|hour\[16\]~93\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[15\] workClock:workClock\|hour\[15\]~_emulated workClock:workClock\|hour\[15\]~97 " "Register \"workClock:workClock\|hour\[15\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[15\]~_emulated\" and latch \"workClock:workClock\|hour\[15\]~97\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[14\] workClock:workClock\|hour\[14\]~_emulated workClock:workClock\|hour\[14\]~101 " "Register \"workClock:workClock\|hour\[14\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[14\]~_emulated\" and latch \"workClock:workClock\|hour\[14\]~101\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[13\] workClock:workClock\|hour\[13\]~_emulated workClock:workClock\|hour\[13\]~105 " "Register \"workClock:workClock\|hour\[13\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[13\]~_emulated\" and latch \"workClock:workClock\|hour\[13\]~105\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[12\] workClock:workClock\|hour\[12\]~_emulated workClock:workClock\|hour\[12\]~109 " "Register \"workClock:workClock\|hour\[12\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[12\]~_emulated\" and latch \"workClock:workClock\|hour\[12\]~109\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[11\] workClock:workClock\|hour\[11\]~_emulated workClock:workClock\|hour\[11\]~113 " "Register \"workClock:workClock\|hour\[11\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[11\]~_emulated\" and latch \"workClock:workClock\|hour\[11\]~113\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[10\] workClock:workClock\|hour\[10\]~_emulated workClock:workClock\|hour\[10\]~117 " "Register \"workClock:workClock\|hour\[10\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[10\]~_emulated\" and latch \"workClock:workClock\|hour\[10\]~117\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[9\] workClock:workClock\|hour\[9\]~_emulated workClock:workClock\|hour\[9\]~121 " "Register \"workClock:workClock\|hour\[9\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[9\]~_emulated\" and latch \"workClock:workClock\|hour\[9\]~121\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "workClock:workClock\|hour\[8\] workClock:workClock\|hour\[8\]~_emulated workClock:workClock\|hour\[8\]~125 " "Register \"workClock:workClock\|hour\[8\]\" is converted into an equivalent circuit using register \"workClock:workClock\|hour\[8\]~_emulated\" and latch \"workClock:workClock\|hour\[8\]~125\"" {  } { { "workClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/workClock.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1495810766955 "|Clock|workClock:workClock|hour[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1495810766955 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495810767304 "|Clock|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495810767304 "|Clock|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495810767304 "|Clock|LEDG[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1495810767304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1495810767413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1495810768602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495810768602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1018 " "Implemented 1018 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1495810768702 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1495810768702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "964 " "Implemented 964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1495810768702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1495810768702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495810768740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 15:59:28 2017 " "Processing ended: Fri May 26 15:59:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495810768740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495810768740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495810768740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495810768740 ""}
