Classic Timing Analyzer report for counter10
Mon Dec 28 11:13:35 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.846 ns                                       ; en     ; count~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.161 ns                                       ; cqi[1] ; cq[1]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.841 ns                                      ; en     ; cqi[2]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[3] ; cqi[3]     ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[3]     ; cqi[3]     ; clk        ; clk      ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[3]     ; count~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[2]     ; count~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.903 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[2]     ; cqi[0]     ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[2]     ; cqi[2]     ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[1]     ; count~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[2]     ; cqi[3]     ; clk        ; clk      ; None                        ; None                      ; 1.710 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[0]     ; count~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.631 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[1]     ; cqi[3]     ; clk        ; clk      ; None                        ; None                      ; 1.586 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[1]     ; cqi[2]     ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[1]     ; cqi[0]     ; clk        ; clk      ; None                        ; None                      ; 1.444 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[0]     ; cqi[3]     ; clk        ; clk      ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[3]     ; cqi[0]     ; clk        ; clk      ; None                        ; None                      ; 1.325 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[3]     ; cqi[2]     ; clk        ; clk      ; None                        ; None                      ; 1.320 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[1]     ; cqi[1]     ; clk        ; clk      ; None                        ; None                      ; 1.289 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count~reg0 ; count~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[0]     ; cqi[2]     ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[0]     ; cqi[1]     ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[0]     ; cqi[0]     ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cqi[3]     ; cqi[1]     ; clk        ; clk      ; None                        ; None                      ; 0.876 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; 5.846 ns   ; en   ; count~reg0 ; clk      ;
; N/A   ; None         ; 5.314 ns   ; rest ; count~reg0 ; clk      ;
; N/A   ; None         ; 4.893 ns   ; en   ; cqi[0]     ; clk      ;
; N/A   ; None         ; 4.893 ns   ; en   ; cqi[1]     ; clk      ;
; N/A   ; None         ; 4.893 ns   ; en   ; cqi[3]     ; clk      ;
; N/A   ; None         ; 4.893 ns   ; en   ; cqi[2]     ; clk      ;
+-------+--------------+------------+------+------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To    ; From Clock ;
+-------+--------------+------------+------------+-------+------------+
; N/A   ; None         ; 7.161 ns   ; cqi[1]     ; cq[1] ; clk        ;
; N/A   ; None         ; 6.899 ns   ; cqi[2]     ; cq[2] ; clk        ;
; N/A   ; None         ; 6.893 ns   ; count~reg0 ; count ; clk        ;
; N/A   ; None         ; 6.893 ns   ; cqi[3]     ; cq[3] ; clk        ;
; N/A   ; None         ; 6.447 ns   ; cqi[0]     ; cq[0] ; clk        ;
+-------+--------------+------------+------------+-------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; -4.841 ns ; en   ; cqi[0]     ; clk      ;
; N/A           ; None        ; -4.841 ns ; en   ; cqi[1]     ; clk      ;
; N/A           ; None        ; -4.841 ns ; en   ; cqi[3]     ; clk      ;
; N/A           ; None        ; -4.841 ns ; en   ; cqi[2]     ; clk      ;
; N/A           ; None        ; -5.262 ns ; rest ; count~reg0 ; clk      ;
; N/A           ; None        ; -5.794 ns ; en   ; count~reg0 ; clk      ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Dec 28 11:13:34 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter10 -c counter10 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 275.03 MHz between source register "cqi[3]" and destination register "cqi[3]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.141 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y17_N0; Fanout = 5; REG Node = 'cqi[3]'
            Info: 2: + IC(0.828 ns) + CELL(0.590 ns) = 1.418 ns; Loc. = LC_X1_Y17_N1; Fanout = 2; COMB Node = 'cqi~7'
            Info: 3: + IC(0.414 ns) + CELL(0.309 ns) = 2.141 ns; Loc. = LC_X1_Y17_N0; Fanout = 5; REG Node = 'cqi[3]'
            Info: Total cell delay = 0.899 ns ( 41.99 % )
            Info: Total interconnect delay = 1.242 ns ( 58.01 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.954 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X1_Y17_N0; Fanout = 5; REG Node = 'cqi[3]'
                Info: Total cell delay = 2.180 ns ( 73.80 % )
                Info: Total interconnect delay = 0.774 ns ( 26.20 % )
            Info: - Longest clock path from clock "clk" to source register is 2.954 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X1_Y17_N0; Fanout = 5; REG Node = 'cqi[3]'
                Info: Total cell delay = 2.180 ns ( 73.80 % )
                Info: Total interconnect delay = 0.774 ns ( 26.20 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "count~reg0" (data pin = "en", clock pin = "clk") is 5.846 ns
    Info: + Longest pin to register delay is 8.763 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_233; Fanout = 5; PIN Node = 'en'
        Info: 2: + IC(5.422 ns) + CELL(0.590 ns) = 7.487 ns; Loc. = LC_X1_Y17_N6; Fanout = 1; COMB Node = 'count~2'
        Info: 3: + IC(0.669 ns) + CELL(0.607 ns) = 8.763 ns; Loc. = LC_X1_Y17_N2; Fanout = 2; REG Node = 'count~reg0'
        Info: Total cell delay = 2.672 ns ( 30.49 % )
        Info: Total interconnect delay = 6.091 ns ( 69.51 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.954 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X1_Y17_N2; Fanout = 2; REG Node = 'count~reg0'
        Info: Total cell delay = 2.180 ns ( 73.80 % )
        Info: Total interconnect delay = 0.774 ns ( 26.20 % )
Info: tco from clock "clk" to destination pin "cq[1]" through register "cqi[1]" is 7.161 ns
    Info: + Longest clock path from clock "clk" to source register is 2.954 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X1_Y17_N7; Fanout = 6; REG Node = 'cqi[1]'
        Info: Total cell delay = 2.180 ns ( 73.80 % )
        Info: Total interconnect delay = 0.774 ns ( 26.20 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.983 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y17_N7; Fanout = 6; REG Node = 'cqi[1]'
        Info: 2: + IC(1.859 ns) + CELL(2.124 ns) = 3.983 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'cq[1]'
        Info: Total cell delay = 2.124 ns ( 53.33 % )
        Info: Total interconnect delay = 1.859 ns ( 46.67 % )
Info: th for register "cqi[0]" (data pin = "en", clock pin = "clk") is -4.841 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.954 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X1_Y17_N5; Fanout = 6; REG Node = 'cqi[0]'
        Info: Total cell delay = 2.180 ns ( 73.80 % )
        Info: Total interconnect delay = 0.774 ns ( 26.20 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.810 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_233; Fanout = 5; PIN Node = 'en'
        Info: 2: + IC(5.468 ns) + CELL(0.867 ns) = 7.810 ns; Loc. = LC_X1_Y17_N5; Fanout = 6; REG Node = 'cqi[0]'
        Info: Total cell delay = 2.342 ns ( 29.99 % )
        Info: Total interconnect delay = 5.468 ns ( 70.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Mon Dec 28 11:13:35 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


