$date
	Thu Jul 11 16:03:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gatetb $end
$var wire 1 ! i $end
$var wire 1 " h $end
$var wire 1 # g $end
$var wire 1 $ f $end
$var wire 1 % e $end
$var wire 1 & d $end
$var wire 1 ' c $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module mygate $end
$var wire 1 & AND $end
$var wire 1 % NAND $end
$var wire 1 $ NOR $end
$var wire 1 # NOT $end
$var wire 1 ' OR $end
$var wire 1 ! XNOR $end
$var wire 1 " XOR $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
1%
1$
1#
0"
1!
$end
#10
1'
0$
1"
0!
1)
#20
0#
0)
1(
#30
1&
0%
0"
1!
1)
#40
0'
0&
1%
1$
1#
0)
0(
#50
