Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 716
