|computer
clock => reg16:tr.clock
clock => reg16:ir.clock
clock => reg16:ac.clock
clock => reg16:dr.clock
clock => reg12:pc.clock
clock => reg12:ar.clock
clock => counter:seqcount.clock
clock => ram:memunit.outclock
clock => ram:memunit.inclock
inpr[0] => alu:alunit.inp8[0]
inpr[1] => alu:alunit.inp8[1]
inpr[2] => alu:alunit.inp8[2]
inpr[3] => alu:alunit.inp8[3]
inpr[4] => alu:alunit.inp8[4]
inpr[5] => alu:alunit.inp8[5]
inpr[6] => alu:alunit.inp8[6]
inpr[7] => alu:alunit.inp8[7]
outr[0] <= out_temp[0]
outr[1] <= out_temp[1]
outr[2] <= out_temp[2]
outr[3] <= out_temp[3]
outr[4] <= out_temp[4]
outr[5] <= out_temp[5]
outr[6] <= out_temp[6]
outr[7] <= out_temp[7]
acout[0] <= alu:alunit.Res[0]
acout[1] <= alu:alunit.Res[1]
acout[2] <= alu:alunit.Res[2]
acout[3] <= alu:alunit.Res[3]
acout[4] <= alu:alunit.Res[4]
acout[5] <= alu:alunit.Res[5]
acout[6] <= alu:alunit.Res[6]
acout[7] <= alu:alunit.Res[7]
acout[8] <= alu:alunit.Res[8]
acout[9] <= alu:alunit.Res[9]
acout[10] <= alu:alunit.Res[10]
acout[11] <= alu:alunit.Res[11]
acout[12] <= alu:alunit.Res[12]
acout[13] <= alu:alunit.Res[13]
acout[14] <= alu:alunit.Res[14]
acout[15] <= alu:alunit.Res[15]
E <= E_temp
tout[0] <= decoder416:tdec.O[0]
tout[1] <= decoder416:tdec.O[1]
tout[2] <= decoder416:tdec.O[2]
tout[3] <= decoder416:tdec.O[3]
tout[4] <= decoder416:tdec.O[4]
tout[5] <= decoder416:tdec.O[5]
tout[6] <= decoder416:tdec.O[6]
tout[7] <= decoder416:tdec.O[7]
tout[8] <= decoder416:tdec.O[8]
tout[9] <= decoder416:tdec.O[9]
tout[10] <= decoder416:tdec.O[10]
tout[11] <= decoder416:tdec.O[11]
tout[12] <= decoder416:tdec.O[12]
tout[13] <= decoder416:tdec.O[13]
tout[14] <= decoder416:tdec.O[14]
tout[15] <= decoder416:tdec.O[15]
cnt_out[0] <= counter:seqcount.Q[0]
cnt_out[1] <= counter:seqcount.Q[1]
cnt_out[2] <= counter:seqcount.Q[2]
cnt_out[3] <= counter:seqcount.Q[3]
ar_ldo <= ar_ld
pc_ldo <= pc_ld
dr_ldo <= dr_ld
ac_ldo <= ac_ld
tr_ldo <= pc_inr
ir_ldo <= decoder416:tdec.O[1]


|computer|alu:alunit
Ai[0] => i~33.IN0
Ai[0] => i~49.IN0
Ai[0] => Mux_82.IN0
Ai[0] => Mux_100.IN4
Ai[0] => Mux_114.IN3
Ai[0] => Mux_116.IN1
Ai[1] => i~34.IN0
Ai[1] => i~50.IN0
Ai[1] => Mux_81.IN0
Ai[1] => Mux_113.IN3
Ai[1] => Mux_115.IN3
Ai[2] => i~35.IN0
Ai[2] => i~51.IN0
Ai[2] => Mux_80.IN0
Ai[2] => Mux_112.IN3
Ai[2] => Mux_114.IN2
Ai[3] => i~36.IN0
Ai[3] => i~52.IN0
Ai[3] => Mux_79.IN0
Ai[3] => Mux_111.IN3
Ai[3] => Mux_113.IN2
Ai[4] => i~37.IN0
Ai[4] => i~53.IN0
Ai[4] => Mux_78.IN0
Ai[4] => Mux_110.IN3
Ai[4] => Mux_112.IN2
Ai[5] => i~38.IN0
Ai[5] => i~54.IN0
Ai[5] => Mux_77.IN0
Ai[5] => Mux_109.IN3
Ai[5] => Mux_111.IN2
Ai[6] => i~39.IN0
Ai[6] => i~55.IN0
Ai[6] => Mux_76.IN0
Ai[6] => Mux_108.IN3
Ai[6] => Mux_110.IN2
Ai[7] => i~40.IN0
Ai[7] => i~56.IN0
Ai[7] => Mux_75.IN0
Ai[7] => Mux_107.IN4
Ai[7] => Mux_109.IN2
Ai[8] => i~41.IN0
Ai[8] => i~57.IN0
Ai[8] => Mux_74.IN0
Ai[8] => Mux_106.IN4
Ai[8] => Mux_107.IN3
Ai[8] => Mux_108.IN2
Ai[9] => i~42.IN0
Ai[9] => i~58.IN0
Ai[9] => Mux_73.IN0
Ai[9] => Mux_105.IN4
Ai[9] => Mux_106.IN3
Ai[9] => Mux_107.IN2
Ai[10] => i~43.IN0
Ai[10] => i~59.IN0
Ai[10] => Mux_72.IN0
Ai[10] => Mux_104.IN4
Ai[10] => Mux_105.IN3
Ai[10] => Mux_106.IN2
Ai[11] => i~44.IN0
Ai[11] => i~60.IN0
Ai[11] => Mux_71.IN0
Ai[11] => Mux_103.IN4
Ai[11] => Mux_104.IN3
Ai[11] => Mux_105.IN2
Ai[12] => i~45.IN0
Ai[12] => i~61.IN0
Ai[12] => Mux_70.IN0
Ai[12] => Mux_102.IN4
Ai[12] => Mux_103.IN3
Ai[12] => Mux_104.IN2
Ai[13] => i~46.IN0
Ai[13] => i~62.IN0
Ai[13] => Mux_69.IN0
Ai[13] => Mux_101.IN4
Ai[13] => Mux_102.IN3
Ai[13] => Mux_103.IN2
Ai[14] => i~47.IN0
Ai[14] => i~63.IN0
Ai[14] => Mux_68.IN0
Ai[14] => Mux_100.IN3
Ai[14] => Mux_101.IN3
Ai[14] => Mux_102.IN2
Ai[15] => i~48.IN0
Ai[15] => i~64.IN0
Ai[15] => Mux_67.IN0
Ai[15] => Mux_100.IN2
Ai[15] => Mux_101.IN2
Ai[15] => Mux_115.IN2
Ai[15] => Mux_116.IN0
Bi[0] => i~1.IN0
Bi[0] => i~17.IN0
Bi[0] => i~49.IN1
Bi[0] => Mux_98.IN4
Bi[0] => Mux_98.IN5
Bi[0] => Mux_115.IN4
Bi[1] => i~2.IN0
Bi[1] => i~18.IN0
Bi[1] => i~50.IN1
Bi[1] => Mux_97.IN4
Bi[1] => Mux_97.IN5
Bi[1] => Mux_114.IN4
Bi[2] => i~3.IN0
Bi[2] => i~19.IN0
Bi[2] => i~51.IN1
Bi[2] => Mux_96.IN4
Bi[2] => Mux_96.IN5
Bi[2] => Mux_113.IN4
Bi[3] => i~4.IN0
Bi[3] => i~20.IN0
Bi[3] => i~52.IN1
Bi[3] => Mux_95.IN4
Bi[3] => Mux_95.IN5
Bi[3] => Mux_112.IN4
Bi[4] => i~5.IN0
Bi[4] => i~21.IN0
Bi[4] => i~53.IN1
Bi[4] => Mux_94.IN4
Bi[4] => Mux_94.IN5
Bi[4] => Mux_111.IN4
Bi[5] => i~6.IN0
Bi[5] => i~22.IN0
Bi[5] => i~54.IN1
Bi[5] => Mux_93.IN4
Bi[5] => Mux_93.IN5
Bi[5] => Mux_110.IN4
Bi[6] => i~7.IN0
Bi[6] => i~23.IN0
Bi[6] => i~55.IN1
Bi[6] => Mux_92.IN4
Bi[6] => Mux_92.IN5
Bi[6] => Mux_109.IN4
Bi[7] => i~8.IN0
Bi[7] => i~24.IN0
Bi[7] => i~56.IN1
Bi[7] => Mux_91.IN4
Bi[7] => Mux_91.IN5
Bi[7] => Mux_108.IN4
Bi[8] => i~9.IN0
Bi[8] => i~25.IN0
Bi[8] => i~57.IN1
Bi[8] => Mux_90.IN4
Bi[8] => Mux_90.IN5
Bi[8] => Mux_107.IN5
Bi[9] => i~10.IN0
Bi[9] => i~26.IN0
Bi[9] => i~58.IN1
Bi[9] => Mux_89.IN4
Bi[9] => Mux_89.IN5
Bi[9] => Mux_106.IN5
Bi[10] => i~11.IN0
Bi[10] => i~27.IN0
Bi[10] => i~59.IN1
Bi[10] => Mux_88.IN4
Bi[10] => Mux_88.IN5
Bi[10] => Mux_105.IN5
Bi[11] => i~12.IN0
Bi[11] => i~28.IN0
Bi[11] => i~60.IN1
Bi[11] => Mux_87.IN4
Bi[11] => Mux_87.IN5
Bi[11] => Mux_104.IN5
Bi[12] => i~13.IN0
Bi[12] => i~29.IN0
Bi[12] => i~61.IN1
Bi[12] => Mux_86.IN4
Bi[12] => Mux_86.IN5
Bi[12] => Mux_103.IN5
Bi[13] => i~14.IN0
Bi[13] => i~30.IN0
Bi[13] => i~62.IN1
Bi[13] => Mux_85.IN4
Bi[13] => Mux_85.IN5
Bi[13] => Mux_102.IN5
Bi[14] => i~15.IN0
Bi[14] => i~31.IN0
Bi[14] => i~63.IN1
Bi[14] => Mux_84.IN4
Bi[14] => Mux_84.IN5
Bi[14] => Mux_101.IN5
Bi[15] => i~16.IN0
Bi[15] => i~32.IN0
Bi[15] => i~64.IN1
Bi[15] => Mux_83.IN4
Bi[15] => Mux_83.IN5
Bi[15] => Mux_100.IN5
Sel[0] => Mux_83.IN10
Sel[0] => Mux_84.IN10
Sel[0] => Mux_85.IN10
Sel[0] => Mux_86.IN10
Sel[0] => Mux_87.IN10
Sel[0] => Mux_88.IN10
Sel[0] => Mux_89.IN10
Sel[0] => Mux_90.IN10
Sel[0] => Mux_91.IN10
Sel[0] => Mux_92.IN10
Sel[0] => Mux_93.IN10
Sel[0] => Mux_94.IN10
Sel[0] => Mux_95.IN10
Sel[0] => Mux_96.IN10
Sel[0] => Mux_97.IN10
Sel[0] => Mux_98.IN10
Sel[0] => Mux_99.IN12
Sel[0] => Mux_100.IN9
Sel[0] => Mux_101.IN9
Sel[0] => Mux_102.IN9
Sel[0] => Mux_103.IN9
Sel[0] => Mux_104.IN9
Sel[0] => Mux_105.IN9
Sel[0] => Mux_106.IN9
Sel[0] => Mux_107.IN9
Sel[0] => Mux_108.IN8
Sel[0] => Mux_109.IN8
Sel[0] => Mux_110.IN8
Sel[0] => Mux_111.IN8
Sel[0] => Mux_112.IN8
Sel[0] => Mux_113.IN8
Sel[0] => Mux_114.IN8
Sel[0] => Mux_115.IN8
Sel[0] => Mux_116.IN6
Sel[1] => Mux_83.IN9
Sel[1] => Mux_84.IN9
Sel[1] => Mux_85.IN9
Sel[1] => Mux_86.IN9
Sel[1] => Mux_87.IN9
Sel[1] => Mux_88.IN9
Sel[1] => Mux_89.IN9
Sel[1] => Mux_90.IN9
Sel[1] => Mux_91.IN9
Sel[1] => Mux_92.IN9
Sel[1] => Mux_93.IN9
Sel[1] => Mux_94.IN9
Sel[1] => Mux_95.IN9
Sel[1] => Mux_96.IN9
Sel[1] => Mux_97.IN9
Sel[1] => Mux_98.IN9
Sel[1] => Mux_99.IN11
Sel[1] => Mux_100.IN8
Sel[1] => Mux_101.IN8
Sel[1] => Mux_102.IN8
Sel[1] => Mux_103.IN8
Sel[1] => Mux_104.IN8
Sel[1] => Mux_105.IN8
Sel[1] => Mux_106.IN8
Sel[1] => Mux_107.IN8
Sel[1] => Mux_108.IN7
Sel[1] => Mux_109.IN7
Sel[1] => Mux_110.IN7
Sel[1] => Mux_111.IN7
Sel[1] => Mux_112.IN7
Sel[1] => Mux_113.IN7
Sel[1] => Mux_114.IN7
Sel[1] => Mux_115.IN7
Sel[1] => Mux_116.IN5
Sel[2] => Mux_83.IN8
Sel[2] => Mux_84.IN8
Sel[2] => Mux_85.IN8
Sel[2] => Mux_86.IN8
Sel[2] => Mux_87.IN8
Sel[2] => Mux_88.IN8
Sel[2] => Mux_89.IN8
Sel[2] => Mux_90.IN8
Sel[2] => Mux_91.IN8
Sel[2] => Mux_92.IN8
Sel[2] => Mux_93.IN8
Sel[2] => Mux_94.IN8
Sel[2] => Mux_95.IN8
Sel[2] => Mux_96.IN8
Sel[2] => Mux_97.IN8
Sel[2] => Mux_98.IN8
Sel[2] => Mux_99.IN10
Sel[2] => Mux_100.IN7
Sel[2] => Mux_101.IN7
Sel[2] => Mux_102.IN7
Sel[2] => Mux_103.IN7
Sel[2] => Mux_104.IN7
Sel[2] => Mux_105.IN7
Sel[2] => Mux_106.IN7
Sel[2] => Mux_107.IN7
Sel[2] => Mux_108.IN6
Sel[2] => Mux_109.IN6
Sel[2] => Mux_110.IN6
Sel[2] => Mux_111.IN6
Sel[2] => Mux_112.IN6
Sel[2] => Mux_113.IN6
Sel[2] => Mux_114.IN6
Sel[2] => Mux_115.IN6
Sel[2] => Mux_116.IN4
Sel[3] => Mux_67.IN2
Sel[3] => Mux_68.IN2
Sel[3] => Mux_69.IN2
Sel[3] => Mux_70.IN2
Sel[3] => Mux_71.IN2
Sel[3] => Mux_72.IN2
Sel[3] => Mux_73.IN2
Sel[3] => Mux_74.IN2
Sel[3] => Mux_75.IN2
Sel[3] => Mux_76.IN2
Sel[3] => Mux_77.IN2
Sel[3] => Mux_78.IN2
Sel[3] => Mux_79.IN2
Sel[3] => Mux_80.IN2
Sel[3] => Mux_81.IN2
Sel[3] => Mux_82.IN2
Sel[3] => Mux_83.IN7
Sel[3] => Mux_84.IN7
Sel[3] => Mux_85.IN7
Sel[3] => Mux_86.IN7
Sel[3] => Mux_87.IN7
Sel[3] => Mux_88.IN7
Sel[3] => Mux_89.IN7
Sel[3] => Mux_90.IN7
Sel[3] => Mux_91.IN7
Sel[3] => Mux_92.IN7
Sel[3] => Mux_93.IN7
Sel[3] => Mux_94.IN7
Sel[3] => Mux_95.IN7
Sel[3] => Mux_96.IN7
Sel[3] => Mux_97.IN7
Sel[3] => Mux_98.IN7
Sel[3] => Mux_99.IN9
Sel[3] => Mux_100.IN6
Sel[3] => Mux_101.IN6
Sel[3] => Mux_102.IN6
Sel[3] => Mux_103.IN6
Sel[3] => Mux_104.IN6
Sel[3] => Mux_105.IN6
Sel[3] => Mux_106.IN6
Sel[3] => Mux_107.IN6
Sel[3] => Mux_108.IN5
Sel[3] => Mux_109.IN5
Sel[3] => Mux_110.IN5
Sel[3] => Mux_111.IN5
Sel[3] => Mux_112.IN5
Sel[3] => Mux_113.IN5
Sel[3] => Mux_114.IN5
Sel[3] => Mux_115.IN5
Sel[3] => Mux_116.IN3
Sel[4] => Mux_67.IN1
Sel[4] => Mux_68.IN1
Sel[4] => Mux_69.IN1
Sel[4] => Mux_70.IN1
Sel[4] => Mux_71.IN1
Sel[4] => Mux_72.IN1
Sel[4] => Mux_73.IN1
Sel[4] => Mux_74.IN1
Sel[4] => Mux_75.IN1
Sel[4] => Mux_76.IN1
Sel[4] => Mux_77.IN1
Sel[4] => Mux_78.IN1
Sel[4] => Mux_79.IN1
Sel[4] => Mux_80.IN1
Sel[4] => Mux_81.IN1
Sel[4] => Mux_82.IN1
Sel[4] => Mux_83.IN6
Sel[4] => Mux_84.IN6
Sel[4] => Mux_85.IN6
Sel[4] => Mux_86.IN6
Sel[4] => Mux_87.IN6
Sel[4] => Mux_88.IN6
Sel[4] => Mux_89.IN6
Sel[4] => Mux_90.IN6
Sel[4] => Mux_91.IN6
Sel[4] => Mux_92.IN6
Sel[4] => Mux_93.IN6
Sel[4] => Mux_94.IN6
Sel[4] => Mux_95.IN6
Sel[4] => Mux_96.IN6
Sel[4] => Mux_97.IN6
Sel[4] => Mux_98.IN6
Sel[4] => Mux_99.IN8
Sel[4] => Mux_116.IN2
inp8[0] => Mux_115.IN9
inp8[1] => Mux_114.IN9
inp8[2] => Mux_113.IN9
inp8[3] => Mux_112.IN9
inp8[4] => Mux_111.IN9
inp8[5] => Mux_110.IN9
inp8[6] => Mux_109.IN9
inp8[7] => Mux_108.IN9


|computer|alu:alunit|adder:ADDUnit
A[0] => add_3.IN16
A[1] => add_3.IN15
A[2] => add_3.IN14
A[3] => add_3.IN13
A[4] => add_3.IN12
A[5] => add_3.IN11
A[6] => add_3.IN10
A[7] => add_3.IN9
A[8] => add_3.IN8
A[9] => add_3.IN7
A[10] => add_3.IN6
A[11] => add_3.IN5
A[12] => add_3.IN4
A[13] => add_3.IN3
A[14] => add_3.IN2
A[15] => add_3.IN1
B[0] => add_3.IN32
B[1] => add_3.IN31
B[2] => add_3.IN30
B[3] => add_3.IN29
B[4] => add_3.IN28
B[5] => add_3.IN27
B[6] => add_3.IN26
B[7] => add_3.IN25
B[8] => add_3.IN24
B[9] => add_3.IN23
B[10] => add_3.IN22
B[11] => add_3.IN21
B[12] => add_3.IN20
B[13] => add_3.IN19
B[14] => add_3.IN18
B[15] => add_3.IN17
cin => add_4.IN17
cout <= result[16]
sum[0] <= result[0]
sum[1] <= result[1]
sum[2] <= result[2]
sum[3] <= result[3]
sum[4] <= result[4]
sum[5] <= result[5]
sum[6] <= result[6]
sum[7] <= result[7]
sum[8] <= result[8]
sum[9] <= result[9]
sum[10] <= result[10]
sum[11] <= result[11]
sum[12] <= result[12]
sum[13] <= result[13]
sum[14] <= result[14]
sum[15] <= result[15]


|computer|ram:memunit
data[0] => lpm_ram_dq:inst_1.DATA[0]
data[1] => lpm_ram_dq:inst_1.DATA[1]
data[2] => lpm_ram_dq:inst_1.DATA[2]
data[3] => lpm_ram_dq:inst_1.DATA[3]
data[4] => lpm_ram_dq:inst_1.DATA[4]
data[5] => lpm_ram_dq:inst_1.DATA[5]
data[6] => lpm_ram_dq:inst_1.DATA[6]
data[7] => lpm_ram_dq:inst_1.DATA[7]
data[8] => lpm_ram_dq:inst_1.DATA[8]
data[9] => lpm_ram_dq:inst_1.DATA[9]
data[10] => lpm_ram_dq:inst_1.DATA[10]
data[11] => lpm_ram_dq:inst_1.DATA[11]
data[12] => lpm_ram_dq:inst_1.DATA[12]
data[13] => lpm_ram_dq:inst_1.DATA[13]
data[14] => lpm_ram_dq:inst_1.DATA[14]
data[15] => lpm_ram_dq:inst_1.DATA[15]
address[0] => lpm_ram_dq:inst_1.ADDRESS[0]
address[1] => lpm_ram_dq:inst_1.ADDRESS[1]
address[2] => lpm_ram_dq:inst_1.ADDRESS[2]
address[3] => lpm_ram_dq:inst_1.ADDRESS[3]
address[4] => lpm_ram_dq:inst_1.ADDRESS[4]
address[5] => lpm_ram_dq:inst_1.ADDRESS[5]
address[6] => lpm_ram_dq:inst_1.ADDRESS[6]
address[7] => lpm_ram_dq:inst_1.ADDRESS[7]
address[8] => lpm_ram_dq:inst_1.ADDRESS[8]
address[9] => lpm_ram_dq:inst_1.ADDRESS[9]
address[10] => lpm_ram_dq:inst_1.ADDRESS[10]
address[11] => lpm_ram_dq:inst_1.ADDRESS[11]
we => lpm_ram_dq:inst_1.WE
inclock => lpm_ram_dq:inst_1.INCLOCK
outclock => lpm_ram_dq:inst_1.OUTCLOCK
q[0] <= lpm_ram_dq:inst_1.Q[0]
q[1] <= lpm_ram_dq:inst_1.Q[1]
q[2] <= lpm_ram_dq:inst_1.Q[2]
q[3] <= lpm_ram_dq:inst_1.Q[3]
q[4] <= lpm_ram_dq:inst_1.Q[4]
q[5] <= lpm_ram_dq:inst_1.Q[5]
q[6] <= lpm_ram_dq:inst_1.Q[6]
q[7] <= lpm_ram_dq:inst_1.Q[7]
q[8] <= lpm_ram_dq:inst_1.Q[8]
q[9] <= lpm_ram_dq:inst_1.Q[9]
q[10] <= lpm_ram_dq:inst_1.Q[10]
q[11] <= lpm_ram_dq:inst_1.Q[11]
q[12] <= lpm_ram_dq:inst_1.Q[12]
q[13] <= lpm_ram_dq:inst_1.Q[13]
q[14] <= lpm_ram_dq:inst_1.Q[14]
q[15] <= lpm_ram_dq:inst_1.Q[15]


|computer|ram:memunit|lpm_ram_dq:inst_1
q[0] <= <UNC>
q[1] <= <UNC>
q[2] <= <UNC>
q[3] <= <UNC>
q[4] <= <UNC>
q[5] <= <UNC>
q[6] <= <UNC>
q[7] <= <UNC>
q[8] <= <UNC>
q[9] <= <UNC>
q[10] <= <UNC>
q[11] <= <UNC>
q[12] <= <UNC>
q[13] <= <UNC>
q[14] <= <UNC>
q[15] <= <UNC>


|computer|counter:seqcount
clock => Pre_Q[2].CLK
clock => Pre_Q[1].CLK
clock => Pre_Q[0].CLK
clock => Pre_Q[3].CLK
clear => i~8.IN0
clear => i~9.IN0
clear => i~10.IN0
clear => i~11.IN0
clear => i~13.IN0
clear => i~15.IN0
clear => i~17.IN0
clear => i~19.IN1
count => i~4.OUTPUTSELECT
count => i~5.OUTPUTSELECT
count => i~6.OUTPUTSELECT
count => i~7.OUTPUTSELECT
Q[0] <= Pre_Q[0]
Q[1] <= Pre_Q[1]
Q[2] <= Pre_Q[2]
Q[3] <= Pre_Q[3]


|computer|decoder38:insdec
I[0] => LessThan_3.IN6
I[0] => LessThan_4.IN6
I[0] => Decoder_6.IN2
I[1] => LessThan_3.IN5
I[1] => LessThan_4.IN5
I[1] => Decoder_6.IN1
I[2] => LessThan_3.IN4
I[2] => LessThan_4.IN4
I[2] => Decoder_6.IN0
O[0] <= I~8
O[1] <= I~7
O[2] <= I~6
O[3] <= I~5
O[4] <= I~4
O[5] <= I~3
O[6] <= I~2
O[7] <= I~1


|computer|decoder416:tdec
I[0] => LessThan_3.IN8
I[0] => LessThan_4.IN8
I[0] => Decoder_6.IN3
I[1] => LessThan_3.IN7
I[1] => LessThan_4.IN7
I[1] => Decoder_6.IN2
I[2] => LessThan_3.IN6
I[2] => LessThan_4.IN6
I[2] => Decoder_6.IN1
I[3] => LessThan_3.IN5
I[3] => LessThan_4.IN5
I[3] => Decoder_6.IN0
O[0] <= I~16
O[1] <= I~15
O[2] <= I~14
O[3] <= I~13
O[4] <= I~12
O[5] <= I~11
O[6] <= I~10
O[7] <= I~9
O[8] <= I~8
O[9] <= I~7
O[10] <= I~6
O[11] <= I~5
O[12] <= I~4
O[13] <= I~3
O[14] <= I~2
O[15] <= I~1


|computer|encoder:enc
I[0] => I~0.IN0
I[0] => reduce_nor_6.IN6
I[0] => reduce_nor_8.IN6
I[0] => reduce_nor_10.IN6
I[0] => reduce_nor_12.IN6
I[0] => reduce_nor_14.IN6
I[0] => reduce_nor_16.IN6
I[0] => reduce_nor_18.IN6
I[1] => reduce_nor_4.IN6
I[1] => I~1.IN0
I[1] => reduce_nor_8.IN5
I[1] => reduce_nor_10.IN5
I[1] => reduce_nor_12.IN5
I[1] => reduce_nor_14.IN5
I[1] => reduce_nor_16.IN5
I[1] => reduce_nor_18.IN5
I[2] => reduce_nor_4.IN5
I[2] => reduce_nor_6.IN5
I[2] => I~2.IN0
I[2] => reduce_nor_10.IN4
I[2] => reduce_nor_12.IN4
I[2] => reduce_nor_14.IN4
I[2] => reduce_nor_16.IN4
I[2] => reduce_nor_18.IN4
I[3] => reduce_nor_4.IN4
I[3] => reduce_nor_6.IN4
I[3] => reduce_nor_8.IN4
I[3] => I~3.IN0
I[3] => reduce_nor_12.IN3
I[3] => reduce_nor_14.IN3
I[3] => reduce_nor_16.IN3
I[3] => reduce_nor_18.IN3
I[4] => reduce_nor_4.IN3
I[4] => reduce_nor_6.IN3
I[4] => reduce_nor_8.IN3
I[4] => reduce_nor_10.IN3
I[4] => I~4.IN0
I[4] => reduce_nor_14.IN2
I[4] => reduce_nor_16.IN2
I[4] => reduce_nor_18.IN2
I[5] => reduce_nor_4.IN2
I[5] => reduce_nor_6.IN2
I[5] => reduce_nor_8.IN2
I[5] => reduce_nor_10.IN2
I[5] => reduce_nor_12.IN2
I[5] => I~5.IN0
I[5] => reduce_nor_16.IN1
I[5] => reduce_nor_18.IN1
I[6] => reduce_nor_4.IN1
I[6] => reduce_nor_6.IN1
I[6] => reduce_nor_8.IN1
I[6] => reduce_nor_10.IN1
I[6] => reduce_nor_12.IN1
I[6] => reduce_nor_14.IN1
I[6] => I~6.IN0
I[6] => reduce_nor_18.IN0
I[7] => reduce_nor_4.IN0
I[7] => reduce_nor_6.IN0
I[7] => reduce_nor_8.IN0
I[7] => reduce_nor_10.IN0
I[7] => reduce_nor_12.IN0
I[7] => reduce_nor_14.IN0
I[7] => reduce_nor_16.IN0
I[7] => I~7.IN0
O[0] <= I~14
O[1] <= I~13
O[2] <= I~12


|computer|mux81:cbus
I7[0] => Mux_18.IN0
I7[1] => Mux_17.IN0
I7[2] => Mux_16.IN0
I7[3] => Mux_15.IN0
I7[4] => Mux_14.IN0
I7[5] => Mux_13.IN0
I7[6] => Mux_12.IN0
I7[7] => Mux_11.IN0
I7[8] => Mux_10.IN0
I7[9] => Mux_9.IN0
I7[10] => Mux_8.IN0
I7[11] => Mux_7.IN0
I7[12] => Mux_6.IN0
I7[13] => Mux_5.IN0
I7[14] => Mux_4.IN0
I7[15] => Mux_3.IN0
I6[0] => Mux_18.IN1
I6[1] => Mux_17.IN1
I6[2] => Mux_16.IN1
I6[3] => Mux_15.IN1
I6[4] => Mux_14.IN1
I6[5] => Mux_13.IN1
I6[6] => Mux_12.IN1
I6[7] => Mux_11.IN1
I6[8] => Mux_10.IN1
I6[9] => Mux_9.IN1
I6[10] => Mux_8.IN1
I6[11] => Mux_7.IN1
I6[12] => Mux_6.IN1
I6[13] => Mux_5.IN1
I6[14] => Mux_4.IN1
I6[15] => Mux_3.IN1
I5[0] => Mux_18.IN2
I5[1] => Mux_17.IN2
I5[2] => Mux_16.IN2
I5[3] => Mux_15.IN2
I5[4] => Mux_14.IN2
I5[5] => Mux_13.IN2
I5[6] => Mux_12.IN2
I5[7] => Mux_11.IN2
I5[8] => Mux_10.IN2
I5[9] => Mux_9.IN2
I5[10] => Mux_8.IN2
I5[11] => Mux_7.IN2
I5[12] => Mux_6.IN2
I5[13] => Mux_5.IN2
I5[14] => Mux_4.IN2
I5[15] => Mux_3.IN2
I4[0] => Mux_18.IN3
I4[1] => Mux_17.IN3
I4[2] => Mux_16.IN3
I4[3] => Mux_15.IN3
I4[4] => Mux_14.IN3
I4[5] => Mux_13.IN3
I4[6] => Mux_12.IN3
I4[7] => Mux_11.IN3
I4[8] => Mux_10.IN3
I4[9] => Mux_9.IN3
I4[10] => Mux_8.IN3
I4[11] => Mux_7.IN3
I4[12] => Mux_6.IN3
I4[13] => Mux_5.IN3
I4[14] => Mux_4.IN3
I4[15] => Mux_3.IN3
I3[0] => Mux_18.IN4
I3[1] => Mux_17.IN4
I3[2] => Mux_16.IN4
I3[3] => Mux_15.IN4
I3[4] => Mux_14.IN4
I3[5] => Mux_13.IN4
I3[6] => Mux_12.IN4
I3[7] => Mux_11.IN4
I3[8] => Mux_10.IN4
I3[9] => Mux_9.IN4
I3[10] => Mux_8.IN4
I3[11] => Mux_7.IN4
I3[12] => Mux_6.IN4
I3[13] => Mux_5.IN4
I3[14] => Mux_4.IN4
I3[15] => Mux_3.IN4
I2[0] => Mux_18.IN5
I2[1] => Mux_17.IN5
I2[2] => Mux_16.IN5
I2[3] => Mux_15.IN5
I2[4] => Mux_14.IN5
I2[5] => Mux_13.IN5
I2[6] => Mux_12.IN5
I2[7] => Mux_11.IN5
I2[8] => Mux_10.IN5
I2[9] => Mux_9.IN5
I2[10] => Mux_8.IN5
I2[11] => Mux_7.IN5
I1[0] => Mux_18.IN6
I1[1] => Mux_17.IN6
I1[2] => Mux_16.IN6
I1[3] => Mux_15.IN6
I1[4] => Mux_14.IN6
I1[5] => Mux_13.IN6
I1[6] => Mux_12.IN6
I1[7] => Mux_11.IN6
I1[8] => Mux_10.IN6
I1[9] => Mux_9.IN6
I1[10] => Mux_8.IN6
I1[11] => Mux_7.IN6
I0[0] => Mux_18.IN7
I0[1] => Mux_17.IN7
I0[2] => Mux_16.IN7
I0[3] => Mux_15.IN7
I0[4] => Mux_14.IN7
I0[5] => Mux_13.IN7
I0[6] => Mux_12.IN7
I0[7] => Mux_11.IN7
I0[8] => Mux_10.IN7
I0[9] => Mux_9.IN7
I0[10] => Mux_8.IN7
I0[11] => Mux_7.IN7
I0[12] => Mux_6.IN5
I0[13] => Mux_5.IN5
I0[14] => Mux_4.IN5
I0[15] => Mux_3.IN5
S[0] => Mux_3.IN8
S[0] => Mux_4.IN8
S[0] => Mux_5.IN8
S[0] => Mux_6.IN8
S[0] => Mux_7.IN10
S[0] => Mux_8.IN10
S[0] => Mux_9.IN10
S[0] => Mux_10.IN10
S[0] => Mux_11.IN10
S[0] => Mux_12.IN10
S[0] => Mux_13.IN10
S[0] => Mux_14.IN10
S[0] => Mux_15.IN10
S[0] => Mux_16.IN10
S[0] => Mux_17.IN10
S[0] => Mux_18.IN10
S[1] => Mux_3.IN7
S[1] => Mux_4.IN7
S[1] => Mux_5.IN7
S[1] => Mux_6.IN7
S[1] => Mux_7.IN9
S[1] => Mux_8.IN9
S[1] => Mux_9.IN9
S[1] => Mux_10.IN9
S[1] => Mux_11.IN9
S[1] => Mux_12.IN9
S[1] => Mux_13.IN9
S[1] => Mux_14.IN9
S[1] => Mux_15.IN9
S[1] => Mux_16.IN9
S[1] => Mux_17.IN9
S[1] => Mux_18.IN9
S[2] => Mux_3.IN6
S[2] => Mux_4.IN6
S[2] => Mux_5.IN6
S[2] => Mux_6.IN6
S[2] => Mux_7.IN8
S[2] => Mux_8.IN8
S[2] => Mux_9.IN8
S[2] => Mux_10.IN8
S[2] => Mux_11.IN8
S[2] => Mux_12.IN8
S[2] => Mux_13.IN8
S[2] => Mux_14.IN8
S[2] => Mux_15.IN8
S[2] => Mux_16.IN8
S[2] => Mux_17.IN8
S[2] => Mux_18.IN8


|computer|reg12:ar
I[0] => I~23.DATAB
I[1] => I~22.DATAB
I[2] => I~21.DATAB
I[3] => I~20.DATAB
I[4] => I~19.DATAB
I[5] => I~18.DATAB
I[6] => I~17.DATAB
I[7] => I~16.DATAB
I[8] => I~15.DATAB
I[9] => I~14.DATAB
I[10] => I~13.DATAB
I[11] => I~12.DATAB
clock => Q_tmp[10].CLK
clock => Q_tmp[9].CLK
clock => Q_tmp[8].CLK
clock => Q_tmp[7].CLK
clock => Q_tmp[6].CLK
clock => Q_tmp[5].CLK
clock => Q_tmp[4].CLK
clock => Q_tmp[3].CLK
clock => Q_tmp[2].CLK
clock => Q_tmp[1].CLK
clock => Q_tmp[0].CLK
clock => Q_tmp[11].CLK
load => I~12.OUTPUTSELECT
load => I~13.OUTPUTSELECT
load => I~14.OUTPUTSELECT
load => I~15.OUTPUTSELECT
load => I~16.OUTPUTSELECT
load => I~17.OUTPUTSELECT
load => I~18.OUTPUTSELECT
load => I~19.OUTPUTSELECT
load => I~20.OUTPUTSELECT
load => I~21.OUTPUTSELECT
load => I~22.OUTPUTSELECT
load => I~23.OUTPUTSELECT
clear => Q_tmp[10].ACLR
clear => Q_tmp[9].ACLR
clear => Q_tmp[8].ACLR
clear => Q_tmp[7].ACLR
clear => Q_tmp[6].ACLR
clear => Q_tmp[5].ACLR
clear => Q_tmp[4].ACLR
clear => Q_tmp[3].ACLR
clear => Q_tmp[2].ACLR
clear => Q_tmp[1].ACLR
clear => Q_tmp[0].ACLR
clear => Q_tmp[11].ACLR
inr => I~0.OUTPUTSELECT
inr => I~1.OUTPUTSELECT
inr => I~2.OUTPUTSELECT
inr => I~3.OUTPUTSELECT
inr => I~4.OUTPUTSELECT
inr => I~5.OUTPUTSELECT
inr => I~6.OUTPUTSELECT
inr => I~7.OUTPUTSELECT
inr => I~8.OUTPUTSELECT
inr => I~9.OUTPUTSELECT
inr => I~10.OUTPUTSELECT
inr => I~11.OUTPUTSELECT
Q[0] <= Q_tmp[0]
Q[1] <= Q_tmp[1]
Q[2] <= Q_tmp[2]
Q[3] <= Q_tmp[3]
Q[4] <= Q_tmp[4]
Q[5] <= Q_tmp[5]
Q[6] <= Q_tmp[6]
Q[7] <= Q_tmp[7]
Q[8] <= Q_tmp[8]
Q[9] <= Q_tmp[9]
Q[10] <= Q_tmp[10]
Q[11] <= Q_tmp[11]


|computer|reg12:pc
I[0] => I~23.DATAB
I[1] => I~22.DATAB
I[2] => I~21.DATAB
I[3] => I~20.DATAB
I[4] => I~19.DATAB
I[5] => I~18.DATAB
I[6] => I~17.DATAB
I[7] => I~16.DATAB
I[8] => I~15.DATAB
I[9] => I~14.DATAB
I[10] => I~13.DATAB
I[11] => I~12.DATAB
clock => Q_tmp[10].CLK
clock => Q_tmp[9].CLK
clock => Q_tmp[8].CLK
clock => Q_tmp[7].CLK
clock => Q_tmp[6].CLK
clock => Q_tmp[5].CLK
clock => Q_tmp[4].CLK
clock => Q_tmp[3].CLK
clock => Q_tmp[2].CLK
clock => Q_tmp[1].CLK
clock => Q_tmp[0].CLK
clock => Q_tmp[11].CLK
load => I~12.OUTPUTSELECT
load => I~13.OUTPUTSELECT
load => I~14.OUTPUTSELECT
load => I~15.OUTPUTSELECT
load => I~16.OUTPUTSELECT
load => I~17.OUTPUTSELECT
load => I~18.OUTPUTSELECT
load => I~19.OUTPUTSELECT
load => I~20.OUTPUTSELECT
load => I~21.OUTPUTSELECT
load => I~22.OUTPUTSELECT
load => I~23.OUTPUTSELECT
clear => Q_tmp[10].ACLR
clear => Q_tmp[9].ACLR
clear => Q_tmp[8].ACLR
clear => Q_tmp[7].ACLR
clear => Q_tmp[6].ACLR
clear => Q_tmp[5].ACLR
clear => Q_tmp[4].ACLR
clear => Q_tmp[3].ACLR
clear => Q_tmp[2].ACLR
clear => Q_tmp[1].ACLR
clear => Q_tmp[0].ACLR
clear => Q_tmp[11].ACLR
inr => I~0.OUTPUTSELECT
inr => I~1.OUTPUTSELECT
inr => I~2.OUTPUTSELECT
inr => I~3.OUTPUTSELECT
inr => I~4.OUTPUTSELECT
inr => I~5.OUTPUTSELECT
inr => I~6.OUTPUTSELECT
inr => I~7.OUTPUTSELECT
inr => I~8.OUTPUTSELECT
inr => I~9.OUTPUTSELECT
inr => I~10.OUTPUTSELECT
inr => I~11.OUTPUTSELECT
Q[0] <= Q_tmp[0]
Q[1] <= Q_tmp[1]
Q[2] <= Q_tmp[2]
Q[3] <= Q_tmp[3]
Q[4] <= Q_tmp[4]
Q[5] <= Q_tmp[5]
Q[6] <= Q_tmp[6]
Q[7] <= Q_tmp[7]
Q[8] <= Q_tmp[8]
Q[9] <= Q_tmp[9]
Q[10] <= Q_tmp[10]
Q[11] <= Q_tmp[11]


|computer|reg16:dr
I[0] => I~31.DATAB
I[1] => I~30.DATAB
I[2] => I~29.DATAB
I[3] => I~28.DATAB
I[4] => I~27.DATAB
I[5] => I~26.DATAB
I[6] => I~25.DATAB
I[7] => I~24.DATAB
I[8] => I~23.DATAB
I[9] => I~22.DATAB
I[10] => I~21.DATAB
I[11] => I~20.DATAB
I[12] => I~19.DATAB
I[13] => I~18.DATAB
I[14] => I~17.DATAB
I[15] => I~16.DATAB
clock => Q_tmp[14].CLK
clock => Q_tmp[13].CLK
clock => Q_tmp[12].CLK
clock => Q_tmp[11].CLK
clock => Q_tmp[10].CLK
clock => Q_tmp[9].CLK
clock => Q_tmp[8].CLK
clock => Q_tmp[7].CLK
clock => Q_tmp[6].CLK
clock => Q_tmp[5].CLK
clock => Q_tmp[4].CLK
clock => Q_tmp[3].CLK
clock => Q_tmp[2].CLK
clock => Q_tmp[1].CLK
clock => Q_tmp[0].CLK
clock => Q_tmp[15].CLK
load => I~16.OUTPUTSELECT
load => I~17.OUTPUTSELECT
load => I~18.OUTPUTSELECT
load => I~19.OUTPUTSELECT
load => I~20.OUTPUTSELECT
load => I~21.OUTPUTSELECT
load => I~22.OUTPUTSELECT
load => I~23.OUTPUTSELECT
load => I~24.OUTPUTSELECT
load => I~25.OUTPUTSELECT
load => I~26.OUTPUTSELECT
load => I~27.OUTPUTSELECT
load => I~28.OUTPUTSELECT
load => I~29.OUTPUTSELECT
load => I~30.OUTPUTSELECT
load => I~31.OUTPUTSELECT
clear => Q_tmp[14].ACLR
clear => Q_tmp[13].ACLR
clear => Q_tmp[12].ACLR
clear => Q_tmp[11].ACLR
clear => Q_tmp[10].ACLR
clear => Q_tmp[9].ACLR
clear => Q_tmp[8].ACLR
clear => Q_tmp[7].ACLR
clear => Q_tmp[6].ACLR
clear => Q_tmp[5].ACLR
clear => Q_tmp[4].ACLR
clear => Q_tmp[3].ACLR
clear => Q_tmp[2].ACLR
clear => Q_tmp[1].ACLR
clear => Q_tmp[0].ACLR
clear => Q_tmp[15].ACLR
inr => I~0.OUTPUTSELECT
inr => I~1.OUTPUTSELECT
inr => I~2.OUTPUTSELECT
inr => I~3.OUTPUTSELECT
inr => I~4.OUTPUTSELECT
inr => I~5.OUTPUTSELECT
inr => I~6.OUTPUTSELECT
inr => I~7.OUTPUTSELECT
inr => I~8.OUTPUTSELECT
inr => I~9.OUTPUTSELECT
inr => I~10.OUTPUTSELECT
inr => I~11.OUTPUTSELECT
inr => I~12.OUTPUTSELECT
inr => I~13.OUTPUTSELECT
inr => I~14.OUTPUTSELECT
inr => I~15.OUTPUTSELECT
zero <= z
Q[0] <= Q_tmp[0]
Q[1] <= Q_tmp[1]
Q[2] <= Q_tmp[2]
Q[3] <= Q_tmp[3]
Q[4] <= Q_tmp[4]
Q[5] <= Q_tmp[5]
Q[6] <= Q_tmp[6]
Q[7] <= Q_tmp[7]
Q[8] <= Q_tmp[8]
Q[9] <= Q_tmp[9]
Q[10] <= Q_tmp[10]
Q[11] <= Q_tmp[11]
Q[12] <= Q_tmp[12]
Q[13] <= Q_tmp[13]
Q[14] <= Q_tmp[14]
Q[15] <= Q_tmp[15]


|computer|reg16:ac
I[0] => I~31.DATAB
I[1] => I~30.DATAB
I[2] => I~29.DATAB
I[3] => I~28.DATAB
I[4] => I~27.DATAB
I[5] => I~26.DATAB
I[6] => I~25.DATAB
I[7] => I~24.DATAB
I[8] => I~23.DATAB
I[9] => I~22.DATAB
I[10] => I~21.DATAB
I[11] => I~20.DATAB
I[12] => I~19.DATAB
I[13] => I~18.DATAB
I[14] => I~17.DATAB
I[15] => I~16.DATAB
clock => Q_tmp[14].CLK
clock => Q_tmp[13].CLK
clock => Q_tmp[12].CLK
clock => Q_tmp[11].CLK
clock => Q_tmp[10].CLK
clock => Q_tmp[9].CLK
clock => Q_tmp[8].CLK
clock => Q_tmp[7].CLK
clock => Q_tmp[6].CLK
clock => Q_tmp[5].CLK
clock => Q_tmp[4].CLK
clock => Q_tmp[3].CLK
clock => Q_tmp[2].CLK
clock => Q_tmp[1].CLK
clock => Q_tmp[0].CLK
clock => Q_tmp[15].CLK
load => I~16.OUTPUTSELECT
load => I~17.OUTPUTSELECT
load => I~18.OUTPUTSELECT
load => I~19.OUTPUTSELECT
load => I~20.OUTPUTSELECT
load => I~21.OUTPUTSELECT
load => I~22.OUTPUTSELECT
load => I~23.OUTPUTSELECT
load => I~24.OUTPUTSELECT
load => I~25.OUTPUTSELECT
load => I~26.OUTPUTSELECT
load => I~27.OUTPUTSELECT
load => I~28.OUTPUTSELECT
load => I~29.OUTPUTSELECT
load => I~30.OUTPUTSELECT
load => I~31.OUTPUTSELECT
clear => Q_tmp[14].ACLR
clear => Q_tmp[13].ACLR
clear => Q_tmp[12].ACLR
clear => Q_tmp[11].ACLR
clear => Q_tmp[10].ACLR
clear => Q_tmp[9].ACLR
clear => Q_tmp[8].ACLR
clear => Q_tmp[7].ACLR
clear => Q_tmp[6].ACLR
clear => Q_tmp[5].ACLR
clear => Q_tmp[4].ACLR
clear => Q_tmp[3].ACLR
clear => Q_tmp[2].ACLR
clear => Q_tmp[1].ACLR
clear => Q_tmp[0].ACLR
clear => Q_tmp[15].ACLR
inr => I~0.OUTPUTSELECT
inr => I~1.OUTPUTSELECT
inr => I~2.OUTPUTSELECT
inr => I~3.OUTPUTSELECT
inr => I~4.OUTPUTSELECT
inr => I~5.OUTPUTSELECT
inr => I~6.OUTPUTSELECT
inr => I~7.OUTPUTSELECT
inr => I~8.OUTPUTSELECT
inr => I~9.OUTPUTSELECT
inr => I~10.OUTPUTSELECT
inr => I~11.OUTPUTSELECT
inr => I~12.OUTPUTSELECT
inr => I~13.OUTPUTSELECT
inr => I~14.OUTPUTSELECT
inr => I~15.OUTPUTSELECT
zero <= z
Q[0] <= Q_tmp[0]
Q[1] <= Q_tmp[1]
Q[2] <= Q_tmp[2]
Q[3] <= Q_tmp[3]
Q[4] <= Q_tmp[4]
Q[5] <= Q_tmp[5]
Q[6] <= Q_tmp[6]
Q[7] <= Q_tmp[7]
Q[8] <= Q_tmp[8]
Q[9] <= Q_tmp[9]
Q[10] <= Q_tmp[10]
Q[11] <= Q_tmp[11]
Q[12] <= Q_tmp[12]
Q[13] <= Q_tmp[13]
Q[14] <= Q_tmp[14]
Q[15] <= Q_tmp[15]


|computer|reg16:ir
I[0] => I~31.DATAB
I[1] => I~30.DATAB
I[2] => I~29.DATAB
I[3] => I~28.DATAB
I[4] => I~27.DATAB
I[5] => I~26.DATAB
I[6] => I~25.DATAB
I[7] => I~24.DATAB
I[8] => I~23.DATAB
I[9] => I~22.DATAB
I[10] => I~21.DATAB
I[11] => I~20.DATAB
I[12] => I~19.DATAB
I[13] => I~18.DATAB
I[14] => I~17.DATAB
I[15] => I~16.DATAB
clock => Q_tmp[14].CLK
clock => Q_tmp[13].CLK
clock => Q_tmp[12].CLK
clock => Q_tmp[11].CLK
clock => Q_tmp[10].CLK
clock => Q_tmp[9].CLK
clock => Q_tmp[8].CLK
clock => Q_tmp[7].CLK
clock => Q_tmp[6].CLK
clock => Q_tmp[5].CLK
clock => Q_tmp[4].CLK
clock => Q_tmp[3].CLK
clock => Q_tmp[2].CLK
clock => Q_tmp[1].CLK
clock => Q_tmp[0].CLK
clock => Q_tmp[15].CLK
load => I~16.OUTPUTSELECT
load => I~17.OUTPUTSELECT
load => I~18.OUTPUTSELECT
load => I~19.OUTPUTSELECT
load => I~20.OUTPUTSELECT
load => I~21.OUTPUTSELECT
load => I~22.OUTPUTSELECT
load => I~23.OUTPUTSELECT
load => I~24.OUTPUTSELECT
load => I~25.OUTPUTSELECT
load => I~26.OUTPUTSELECT
load => I~27.OUTPUTSELECT
load => I~28.OUTPUTSELECT
load => I~29.OUTPUTSELECT
load => I~30.OUTPUTSELECT
load => I~31.OUTPUTSELECT
clear => Q_tmp[14].ACLR
clear => Q_tmp[13].ACLR
clear => Q_tmp[12].ACLR
clear => Q_tmp[11].ACLR
clear => Q_tmp[10].ACLR
clear => Q_tmp[9].ACLR
clear => Q_tmp[8].ACLR
clear => Q_tmp[7].ACLR
clear => Q_tmp[6].ACLR
clear => Q_tmp[5].ACLR
clear => Q_tmp[4].ACLR
clear => Q_tmp[3].ACLR
clear => Q_tmp[2].ACLR
clear => Q_tmp[1].ACLR
clear => Q_tmp[0].ACLR
clear => Q_tmp[15].ACLR
inr => I~0.OUTPUTSELECT
inr => I~1.OUTPUTSELECT
inr => I~2.OUTPUTSELECT
inr => I~3.OUTPUTSELECT
inr => I~4.OUTPUTSELECT
inr => I~5.OUTPUTSELECT
inr => I~6.OUTPUTSELECT
inr => I~7.OUTPUTSELECT
inr => I~8.OUTPUTSELECT
inr => I~9.OUTPUTSELECT
inr => I~10.OUTPUTSELECT
inr => I~11.OUTPUTSELECT
inr => I~12.OUTPUTSELECT
inr => I~13.OUTPUTSELECT
inr => I~14.OUTPUTSELECT
inr => I~15.OUTPUTSELECT
zero <= z
Q[0] <= Q_tmp[0]
Q[1] <= Q_tmp[1]
Q[2] <= Q_tmp[2]
Q[3] <= Q_tmp[3]
Q[4] <= Q_tmp[4]
Q[5] <= Q_tmp[5]
Q[6] <= Q_tmp[6]
Q[7] <= Q_tmp[7]
Q[8] <= Q_tmp[8]
Q[9] <= Q_tmp[9]
Q[10] <= Q_tmp[10]
Q[11] <= Q_tmp[11]
Q[12] <= Q_tmp[12]
Q[13] <= Q_tmp[13]
Q[14] <= Q_tmp[14]
Q[15] <= Q_tmp[15]


|computer|reg16:tr
I[0] => I~31.DATAB
I[1] => I~30.DATAB
I[2] => I~29.DATAB
I[3] => I~28.DATAB
I[4] => I~27.DATAB
I[5] => I~26.DATAB
I[6] => I~25.DATAB
I[7] => I~24.DATAB
I[8] => I~23.DATAB
I[9] => I~22.DATAB
I[10] => I~21.DATAB
I[11] => I~20.DATAB
I[12] => I~19.DATAB
I[13] => I~18.DATAB
I[14] => I~17.DATAB
I[15] => I~16.DATAB
clock => Q_tmp[14].CLK
clock => Q_tmp[13].CLK
clock => Q_tmp[12].CLK
clock => Q_tmp[11].CLK
clock => Q_tmp[10].CLK
clock => Q_tmp[9].CLK
clock => Q_tmp[8].CLK
clock => Q_tmp[7].CLK
clock => Q_tmp[6].CLK
clock => Q_tmp[5].CLK
clock => Q_tmp[4].CLK
clock => Q_tmp[3].CLK
clock => Q_tmp[2].CLK
clock => Q_tmp[1].CLK
clock => Q_tmp[0].CLK
clock => Q_tmp[15].CLK
load => I~16.OUTPUTSELECT
load => I~17.OUTPUTSELECT
load => I~18.OUTPUTSELECT
load => I~19.OUTPUTSELECT
load => I~20.OUTPUTSELECT
load => I~21.OUTPUTSELECT
load => I~22.OUTPUTSELECT
load => I~23.OUTPUTSELECT
load => I~24.OUTPUTSELECT
load => I~25.OUTPUTSELECT
load => I~26.OUTPUTSELECT
load => I~27.OUTPUTSELECT
load => I~28.OUTPUTSELECT
load => I~29.OUTPUTSELECT
load => I~30.OUTPUTSELECT
load => I~31.OUTPUTSELECT
clear => Q_tmp[14].ACLR
clear => Q_tmp[13].ACLR
clear => Q_tmp[12].ACLR
clear => Q_tmp[11].ACLR
clear => Q_tmp[10].ACLR
clear => Q_tmp[9].ACLR
clear => Q_tmp[8].ACLR
clear => Q_tmp[7].ACLR
clear => Q_tmp[6].ACLR
clear => Q_tmp[5].ACLR
clear => Q_tmp[4].ACLR
clear => Q_tmp[3].ACLR
clear => Q_tmp[2].ACLR
clear => Q_tmp[1].ACLR
clear => Q_tmp[0].ACLR
clear => Q_tmp[15].ACLR
inr => I~0.OUTPUTSELECT
inr => I~1.OUTPUTSELECT
inr => I~2.OUTPUTSELECT
inr => I~3.OUTPUTSELECT
inr => I~4.OUTPUTSELECT
inr => I~5.OUTPUTSELECT
inr => I~6.OUTPUTSELECT
inr => I~7.OUTPUTSELECT
inr => I~8.OUTPUTSELECT
inr => I~9.OUTPUTSELECT
inr => I~10.OUTPUTSELECT
inr => I~11.OUTPUTSELECT
inr => I~12.OUTPUTSELECT
inr => I~13.OUTPUTSELECT
inr => I~14.OUTPUTSELECT
inr => I~15.OUTPUTSELECT
zero <= z
Q[0] <= Q_tmp[0]
Q[1] <= Q_tmp[1]
Q[2] <= Q_tmp[2]
Q[3] <= Q_tmp[3]
Q[4] <= Q_tmp[4]
Q[5] <= Q_tmp[5]
Q[6] <= Q_tmp[6]
Q[7] <= Q_tmp[7]
Q[8] <= Q_tmp[8]
Q[9] <= Q_tmp[9]
Q[10] <= Q_tmp[10]
Q[11] <= Q_tmp[11]
Q[12] <= Q_tmp[12]
Q[13] <= Q_tmp[13]
Q[14] <= Q_tmp[14]
Q[15] <= Q_tmp[15]


