

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_pack_sig_1'
================================================================
* Date:           Fri Mar 10 17:23:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.655 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     4448|     4448|  0.222 ms|  0.222 ms|  4448|  4448|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                                                           |                                                                                 |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                                          Instance                                         |                                      Module                                     |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22  |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1  |     2307|     2307|  0.115 ms|  0.115 ms|  2307|  2307|       no|
        |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30                   |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3                   |       86|       86|  4.300 us|  4.300 us|    86|    86|       no|
        |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36  |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5  |     2050|     2050|  0.102 ms|  0.102 ms|  2050|  2050|       no|
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|     236|    1168|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      97|    -|
|Register         |        -|    -|       9|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     245|    1265|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                          Instance                                         |                                      Module                                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22  |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1  |        0|   0|  153|  773|    0|
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30                   |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3                   |        0|   0|    9|   70|    0|
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36  |pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5  |        0|   0|   74|  325|    0|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                      |                                                                                 |        0|   0|  236| 1168|    0|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  29|          7|    1|          7|
    |sm_address0  |  17|          4|   13|         52|
    |sm_ce0       |  17|          4|    1|          4|
    |sm_d0        |  17|          4|    8|         32|
    |sm_we0       |  17|          4|    1|          4|
    +-------------+----+-----------+-----+-----------+
    |Total        |  97|         23|   24|         99|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                  Name                                                  | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                               |  6|   0|    6|          0|
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22_ap_start_reg  |  1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30_ap_start_reg                   |  1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                   |  9|   0|    9|          0|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_pack_sig.1|  return value|
|sm_address0  |  out|   13|   ap_memory|                                    sm|         array|
|sm_ce0       |  out|    1|   ap_memory|                                    sm|         array|
|sm_we0       |  out|    1|   ap_memory|                                    sm|         array|
|sm_d0        |  out|    8|   ap_memory|                                    sm|         array|
|z_address0   |  out|   10|   ap_memory|                                     z|         array|
|z_ce0        |  out|    1|   ap_memory|                                     z|         array|
|z_q0         |   in|   32|   ap_memory|                                     z|         array|
|z_address1   |  out|   10|   ap_memory|                                     z|         array|
|z_ce1        |  out|    1|   ap_memory|                                     z|         array|
|z_q1         |   in|   32|   ap_memory|                                     z|         array|
|h_address0   |  out|   10|   ap_memory|                                     h|         array|
|h_ce0        |  out|    1|   ap_memory|                                     h|         array|
|h_q0         |   in|   32|   ap_memory|                                     h|         array|
+-------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1, i32 %z, i8 %sm"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1, i32 %z, i8 %sm"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3, i8 %sm"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3, i8 %sm"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5, i32 %h, i8 %sm"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5, i32 %h, i8 %sm"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln183 = ret" [dilithium2/packing.c:183]   --->   Operation 14 'ret' 'ret_ln183' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln0          (call         ) [ 0000000]
ret_ln183         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sm"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="0" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="0" index="2" bw="8" slack="0"/>
<pin id="26" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="36" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sm | {1 2 3 4 5 6 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_pack_sig.1 : sm | {}
	Port: pqcrystals_dilithium2_ref_pack_sig.1 : z | {1 2 }
	Port: pqcrystals_dilithium2_ref_pack_sig.1 : h | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                      Functional Unit                                      |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|---------|
|          | grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22 | 5.74986 |   192   |   505   |
|   call   |          grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30         |    0    |    7    |    43   |
|          | grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36 |  3.972  |    79   |   211   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                           | 9.72186 |   278   |   759   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |   278  |   759  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   278  |   759  |
+-----------+--------+--------+--------+
