Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 22 10:26:38 2025
| Host         : ZA-WASADIE1 running 64-bit major release  (build 9200)
| Command      : report_utilization -file adc_tech_wrapper_utilization_placed.rpt -pb adc_tech_wrapper_utilization_placed.pb
| Design       : adc_tech_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 8746 |     0 |    230400 |  3.80 |
|   LUT as Logic             | 5864 |     0 |    230400 |  2.55 |
|   LUT as Memory            | 2882 |     0 |    101760 |  2.83 |
|     LUT as Distributed RAM | 2592 |     0 |           |       |
|     LUT as Shift Register  |  290 |     0 |           |       |
| CLB Registers              | 7982 |     0 |    460800 |  1.73 |
|   Register as Flip Flop    | 7982 |     0 |    460800 |  1.73 |
|   Register as Latch        |    0 |     0 |    460800 |  0.00 |
| CARRY8                     |   44 |     0 |     28800 |  0.15 |
| F7 Muxes                   |  383 |     0 |    115200 |  0.33 |
| F8 Muxes                   |  183 |     0 |     57600 |  0.32 |
| F9 Muxes                   |    0 |     0 |     28800 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 52    |          Yes |           - |          Set |
| 676   |          Yes |           - |        Reset |
| 220   |          Yes |         Set |            - |
| 7034  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 2063 |     0 |     28800 |  7.16 |
|   CLBL                                     | 1044 |     0 |           |       |
|   CLBM                                     | 1019 |     0 |           |       |
| LUT as Logic                               | 5864 |     0 |    230400 |  2.55 |
|   using O5 output only                     |  213 |       |           |       |
|   using O6 output only                     | 4199 |       |           |       |
|   using O5 and O6                          | 1452 |       |           |       |
| LUT as Memory                              | 2882 |     0 |    101760 |  2.83 |
|   LUT as Distributed RAM                   | 2592 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   | 2560 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |  290 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  290 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              | 7982 |     0 |    460800 |  1.73 |
|   Register driven from within the CLB      | 3871 |       |           |       |
|   Register driven from outside the CLB     | 4111 |       |           |       |
|     LUT in front of the register is unused | 3448 |       |           |       |
|     LUT in front of the register is used   |  663 |       |           |       |
| Unique Control Sets                        |  574 |       |     57600 |  1.00 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 105.5 |     0 |       312 | 33.81 |
|   RAMB36/FIFO*    |   105 |     0 |       312 | 33.65 |
|     RAMB36E2 only |   105 |       |           |       |
|   RAMB18          |     1 |     0 |       624 |  0.16 |
|     RAMB18E2 only |     1 |       |           |       |
| URAM              |     0 |     0 |        96 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   42 |    42 |       360 | 11.67 |
| HPIOB_M          |   21 |    21 |       144 | 14.58 |
|   INPUT          |   17 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   21 |    21 |       144 | 14.58 |
|   INPUT          |   18 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |   17 |    17 |       192 |  8.85 |
|   DIFFINBUF      |   17 |    17 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       544 |  0.74 |
|   BUFGCE             |    4 |     0 |       208 |  1.92 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 7034 |            Register |
| LUT6       | 2839 |                 CLB |
| RAMD64E    | 2560 |                 CLB |
| LUT3       | 1551 |                 CLB |
| LUT5       | 1079 |                 CLB |
| LUT4       |  942 |                 CLB |
| LUT2       |  779 |                 CLB |
| FDCE       |  676 |            Register |
| MUXF7      |  383 |                 CLB |
| SRLC32E    |  231 |                 CLB |
| FDSE       |  220 |            Register |
| MUXF8      |  183 |                 CLB |
| LUT1       |  126 |                 CLB |
| RAMB36E2   |  105 |            BLOCKRAM |
| SRL16E     |   59 |                 CLB |
| RAMD32     |   56 |                 CLB |
| FDPE       |   52 |            Register |
| CARRY8     |   44 |                 CLB |
| IBUFCTRL   |   18 |              Others |
| DIFFINBUF  |   17 |                 I/O |
| RAMS32     |    8 |                 CLB |
| OBUF       |    7 |                 I/O |
| BUFGCE     |    4 |               Clock |
| RAMB18E2   |    1 |            BLOCKRAM |
| PS8        |    1 |            Advanced |
| MMCME4_ADV |    1 |               Clock |
| INBUF      |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| dbg_hub                       |    1 |
| adc_tech_zynq_ultra_ps_e_0_0  |    1 |
| adc_tech_xbar_0               |    1 |
| adc_tech_util_ds_buf_3_0      |    1 |
| adc_tech_util_ds_buf_0_2      |    1 |
| adc_tech_s01_mmu_0            |    1 |
| adc_tech_s00_mmu_0            |    1 |
| adc_tech_proc_sys_reset_0_0   |    1 |
| adc_tech_jtag_axi_0_0         |    1 |
| adc_tech_i2c_master_0_0       |    1 |
| adc_tech_data_acquitision_0_0 |    1 |
| adc_tech_dac_cal_read_0       |    1 |
| adc_tech_dac_cal_control_0    |    1 |
| adc_tech_dac_cal_0_0          |    1 |
| adc_tech_clk_wiz_0_0          |    1 |
| adc_tech_c_counter_binary_0_0 |    1 |
| adc_tech_bram_writer_0_1      |    1 |
| adc_tech_blk_mem_gen_0_3      |    1 |
| adc_tech_blk_mem_gen_0_2      |    1 |
| adc_tech_blk_mem_gen_0_1      |    1 |
| adc_tech_axi_gpio_1_1         |    1 |
| adc_tech_axi_gpio_1_0         |    1 |
| adc_tech_axi_gpio_0_2         |    1 |
| adc_tech_axi_gpio_0_1         |    1 |
| adc_tech_axi_gpio_0_0         |    1 |
| adc_tech_axi_bram_ctrl_0_3    |    1 |
| adc_tech_axi_bram_ctrl_0_2    |    1 |
| adc_tech_axi_bram_ctrl_0_0    |    1 |
| adc_tech_auto_pc_6            |    1 |
| adc_tech_auto_pc_5            |    1 |
| adc_tech_auto_pc_4            |    1 |
| adc_tech_auto_pc_3            |    1 |
| adc_tech_auto_pc_2            |    1 |
| adc_tech_auto_pc_1            |    1 |
| adc_tech_auto_pc_0            |    1 |
| adc_tech_adc_to_bram_0_0      |    1 |
| adc_tech_adc_bit_3_9          |    1 |
| adc_tech_adc_bit_3_8          |    1 |
| adc_tech_adc_bit_3_7          |    1 |
| adc_tech_adc_bit_3_6          |    1 |
| adc_tech_adc_bit_3_5          |    1 |
| adc_tech_adc_bit_3_4          |    1 |
| adc_tech_adc_bit_3_3          |    1 |
| adc_tech_adc_bit_3_2          |    1 |
| adc_tech_adc_bit_3_11         |    1 |
| adc_tech_adc_bit_3_10         |    1 |
| adc_tech_adc_bit_3_1          |    1 |
| adc_tech_adc_bit_3_0          |    1 |
| adc_tech_adc_bit_0_2          |    1 |
| adc_tech_adc_bit_0_1          |    1 |
| adc_tech_adc_bit_0_0          |    1 |
+-------------------------------+------+


