
****** PlanAhead v13.4 (64-bit)
  **** Build 157570 by hdbuild on Fri Dec 16 12:49:33 MST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -1639 day(s)
INFO: [Device-25] Loading parts and site information from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/arch.xmlParsing RTL primitives file [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
starting gui ...
source /home/mhiri/Documents/git_projects/projet_sys_info/TD_vhdl/TD1/pa.fromNetlist.tcl
# create_project -name TD1 -dir "/home/mhiri/Documents/git_projects/projet_sys_info/TD_vhdl/TD1/planAhead_run_3" -part xc6slx16csg324-3
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/mhiri/Documents/git_projects/projet_sys_info/TD_vhdl/TD1/compteur.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/mhiri/Documents/git_projects/projet_sys_info/TD_vhdl/TD1} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "compteur.ucf" [current_fileset -constrset]
Adding file '/home/mhiri/Documents/git_projects/projet_sys_info/TD_vhdl/TD1/compteur.ucf' to fileset 'constrs_1'
# add_files [list {compteur.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc6slx16csg324-3
WARNING: fr_FR is not supported as a language.  Using usenglish.
Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design compteur.ngc ...
WARNING:NetListWriters:298 - No output is written to compteur.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file compteur.edif ...
ngc2edif: Total memory usage is 103260 kilobytes

Parsing EDIF File [./planAhead_run_3/TD1.data/cache/compteur_ngc_dfbf46c8.edif]
Finished Parsing EDIF File [./planAhead_run_3/TD1.data/cache/compteur_ngc_dfbf46c8.edif]
INFO: [Netlist-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/mhiri/Documents/git_projects/projet_sys_info/TD_vhdl/TD1/compteur.ucf]
Finished Parsing UCF File [/home/mhiri/Documents/git_projects/projet_sys_info/TD_vhdl/TD1/compteur.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances
open_netlist_design: Time (s): 11.610u 0.310s 8.770w. Memory (MB): 4597.078p 160.391g
startgroup
startgroup
set_property loc PAD1 [get_ports {Din[0]}]
set_property loc PAD1 [get_ports {Din[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD2 [get_ports {Din[1]}]
set_property loc PAD2 [get_ports {Din[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD3 [get_ports {Din[2]}]
set_property loc PAD3 [get_ports {Din[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD4 [get_ports {Din[3]}]
set_property loc PAD4 [get_ports {Din[3]}]
endgroup
endgroup
set_property loc "" [get_ports [list  {Din[3]}]]
set_property loc "" [get_ports [list  {Din[3]}]]
set_property loc "" [get_ports [list  {Din[2]}]]
set_property loc "" [get_ports [list  {Din[2]}]]
set_property loc "" [get_ports [list  {Din[1]}]]
set_property loc "" [get_ports [list  {Din[1]}]]
set_property loc "" [get_ports [list  {Din[0]}]]
set_property loc "" [get_ports [list  {Din[0]}]]
startgroup
startgroup
set_property loc PAD154 [get_ports {Din[0]}]
set_property loc PAD154 [get_ports {Din[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD159 [get_ports {Din[1]}]
set_property loc PAD159 [get_ports {Din[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD158 [get_ports {Din[2]}]
set_property loc PAD158 [get_ports {Din[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD174 [get_ports {Din[3]}]
set_property loc PAD174 [get_ports {Din[3]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD171 [get_ports {Din[4]}]
set_property loc PAD171 [get_ports {Din[4]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD178 [get_ports {Din[5]}]
set_property loc PAD178 [get_ports {Din[5]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD183 [get_ports {Din[6]}]
set_property loc PAD183 [get_ports {Din[6]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD182 [get_ports {Din[7]}]
set_property loc PAD182 [get_ports {Din[7]}]
endgroup
endgroup
set_property loc "" [get_ports [list  {Din[7]}]]
set_property loc "" [get_ports [list  {Din[7]}]]
set_property loc "" [get_ports [list  {Din[0]} {Din[1]} {Din[2]} {Din[3]} {Din[4]} {Din[5]} {Din[6]}]]
set_property loc "" [get_ports [list  {Din[0]} {Din[1]} {Din[2]} {Din[3]} {Din[4]} {Din[5]} {Din[6]}]]
startgroup
startgroup
set_property loc PAD154 [get_ports {Din[0]}]
set_property loc PAD154 [get_ports {Din[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD159 [get_ports {Din[1]}]
set_property loc PAD159 [get_ports {Din[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD160 [get_ports {Din[2]}]
set_property loc PAD160 [get_ports {Din[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD161 [get_ports {Din[3]}]
set_property loc PAD161 [get_ports {Din[3]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD162 [get_ports {Din[4]}]
set_property loc PAD162 [get_ports {Din[4]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD163 [get_ports {Din[5]}]
set_property loc PAD163 [get_ports {Din[5]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD164 [get_ports {Din[6]}]
set_property loc PAD164 [get_ports {Din[6]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD178 [get_ports {Din[7]}]
set_property loc PAD178 [get_ports {Din[7]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD125 [get_ports {Dout[0]}]
set_property loc PAD125 [get_ports {Dout[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD126 [get_ports {Dout[1]}]
set_property loc PAD126 [get_ports {Dout[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD129 [get_ports {Dout[2]}]
set_property loc PAD129 [get_ports {Dout[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD130 [get_ports {Dout[3]}]
set_property loc PAD130 [get_ports {Dout[3]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD139 [get_ports {Dout[4]}]
set_property loc PAD139 [get_ports {Dout[4]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD140 [get_ports {Dout[5]}]
set_property loc PAD140 [get_ports {Dout[5]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD141 [get_ports {Dout[6]}]
set_property loc PAD141 [get_ports {Dout[6]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD142 [get_ports {Dout[7]}]
set_property loc PAD142 [get_ports {Dout[7]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD27 [get_ports CK]
set_property loc PAD27 [get_ports CK]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD28 [get_ports EN]
set_property loc PAD28 [get_ports EN]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD2 [get_ports LOAD]
set_property loc PAD2 [get_ports LOAD]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD29 [get_ports RST]
set_property loc PAD29 [get_ports RST]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD30 [get_ports SENS]
set_property loc PAD30 [get_ports SENS]
endgroup
endgroup
save_design
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
