{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704222447680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704222447680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 22:37:27 2024 " "Processing started: Tue Jan 02 22:37:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704222447680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222447680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ca5Q -c ca5Q " "Command: quartus_map --read_settings_files=on --write_settings_files=off ca5Q -c ca5Q" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222447680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704222447930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704222447930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca5q.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca5q.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ca5Q " "Found entity 1: ca5Q" {  } { { "ca5Q.bdf" "" { Schematic "C:/Users/ROG/Desktop/myCA5/ca5/ca5Q.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222452973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222452973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqd.v 1 1 " "Found 1 design units, including 1 entities, in source file sqd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqd1 " "Found entity 1: sqd1" {  } { { "sqd.v" "" { Text "C:/Users/ROG/Desktop/myCA5/ca5/sqd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222452973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222452973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_shift1 " "Found entity 1: cnt_shift1" {  } { { "cnt_shift.v" "" { Text "C:/Users/ROG/Desktop/myCA5/ca5/cnt_shift.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222452973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222452973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buf_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file buf_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_cnt1 " "Found entity 1: buf_cnt1" {  } { { "buf_cnt.v" "" { Text "C:/Users/ROG/Desktop/myCA5/ca5/buf_cnt.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222452973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222452973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller1 " "Found entity 1: controller1" {  } { { "controller.v" "" { Text "C:/Users/ROG/Desktop/myCA5/ca5/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222452973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222452973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ca5Q " "Elaborating entity \"ca5Q\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704222452988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_cnt1 buf_cnt1:inst2 " "Elaborating entity \"buf_cnt1\" for hierarchy \"buf_cnt1:inst2\"" {  } { { "ca5Q.bdf" "inst2" { Schematic "C:/Users/ROG/Desktop/myCA5/ca5/ca5Q.bdf" { { 448 1296 1440 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222453004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 buf_cnt.v(14) " "Verilog HDL assignment warning at buf_cnt.v(14): truncated value with size 32 to match size of target (8)" {  } { { "buf_cnt.v" "" { Text "C:/Users/ROG/Desktop/myCA5/ca5/buf_cnt.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704222453004 "|ca5Q|buf_cnt1:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller1 controller1:inst3 " "Elaborating entity \"controller1\" for hierarchy \"controller1:inst3\"" {  } { { "ca5Q.bdf" "inst3" { Schematic "C:/Users/ROG/Desktop/myCA5/ca5/ca5Q.bdf" { { 32 832 1000 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222453004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serOutValid controller.v(5) " "Verilog HDL or VHDL warning at controller.v(5): object \"serOutValid\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/ROG/Desktop/myCA5/ca5/controller.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704222453004 "|ca5Q|controller1:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqd1 sqd1:inst " "Elaborating entity \"sqd1\" for hierarchy \"sqd1:inst\"" {  } { { "ca5Q.bdf" "inst" { Schematic "C:/Users/ROG/Desktop/myCA5/ca5/ca5Q.bdf" { { 480 416 536 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222453004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_shift1 cnt_shift1:inst1 " "Elaborating entity \"cnt_shift1\" for hierarchy \"cnt_shift1:inst1\"" {  } { { "ca5Q.bdf" "inst1" { Schematic "C:/Users/ROG/Desktop/myCA5/ca5/ca5Q.bdf" { { 424 832 1008 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222453004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnt_shift.v(24) " "Verilog HDL assignment warning at cnt_shift.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cnt_shift.v" "" { Text "C:/Users/ROG/Desktop/myCA5/ca5/cnt_shift.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704222453004 "|ca5Q|cnt_shift1:inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704222453259 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704222453443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704222453506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222453506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704222453522 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704222453522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704222453522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704222453522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704222453537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 22:37:33 2024 " "Processing ended: Tue Jan 02 22:37:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704222453537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704222453537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704222453537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222453537 ""}
