	component projeto_200917_qsys is
		port (
			clk_clk       : in  std_logic                    := 'X';             -- clk
			reset_reset_n : in  std_logic                    := 'X';             -- reset_n
			sw_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			ledg_export   : out std_logic_vector(7 downto 0);                    -- export
			grava_export  : out std_logic;                                       -- export
			tipo_export   : out std_logic_vector(1 downto 0);                    -- export
			local_export  : out std_logic_vector(2 downto 0);                    -- export
			dado_export   : out std_logic_vector(3 downto 0)                     -- export
		);
	end component projeto_200917_qsys;

