digraph "CFG for '_Z34cudaSSoftplus_backPropagate_kernelPfS_j' function" {
	label="CFG for '_Z34cudaSSoftplus_backPropagate_kernelPfS_j' function";

	Node0x50b99e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !6\l  %13 = mul i32 %4, %9\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %15 = add i32 %13, %14\l  %16 = udiv i32 %12, %9\l  %17 = mul i32 %16, %9\l  %18 = icmp ugt i32 %12, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = mul i32 %20, %9\l  %22 = icmp ult i32 %15, %2\l  br i1 %22, label %24, label %23\l|{<s0>T|<s1>F}}"];
	Node0x50b99e0:s0 -> Node0x50bbfd0;
	Node0x50b99e0:s1 -> Node0x50bc060;
	Node0x50bc060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%23:\l23:                                               \l  ret void\l}"];
	Node0x50bbfd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%24:\l24:                                               \l  %25 = phi i32 [ %48, %24 ], [ %15, %3 ]\l  %26 = zext i32 %25 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !16\l  %29 = fneg contract float %28\l  %30 = fmul float %28, 0xBFF7154760000000\l  %31 = tail call float @llvm.rint.f32(float %30)\l  %32 = fcmp olt float %28, 0xC0562E4300000000\l  %33 = fcmp ogt float %28, 0x4059D1DA00000000\l  %34 = fneg float %30\l  %35 = tail call float @llvm.fma.f32(float %29, float 0x3FF7154760000000,\l... float %34)\l  %36 = tail call float @llvm.fma.f32(float %29, float 0x3E54AE0BE0000000,\l... float %35)\l  %37 = fsub float %30, %31\l  %38 = fadd float %36, %37\l  %39 = tail call float @llvm.exp2.f32(float %38)\l  %40 = fptosi float %31 to i32\l  %41 = tail call float @llvm.amdgcn.ldexp.f32(float %39, i32 %40)\l  %42 = fsub contract float 1.000000e+00, %41\l  %43 = select i1 %33, float 1.000000e+00, float %42\l  %44 = select i1 %32, float 0xFFF0000000000000, float %43\l  %45 = getelementptr inbounds float, float addrspace(1)* %1, i64 %26\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !16\l  %47 = fmul contract float %46, %44\l  store float %47, float addrspace(1)* %45, align 4, !tbaa !16\l  %48 = add i32 %25, %21\l  %49 = icmp ult i32 %48, %2\l  br i1 %49, label %24, label %23, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x50bbfd0:s0 -> Node0x50bbfd0;
	Node0x50bbfd0:s1 -> Node0x50bc060;
}
