//  Calibre v2021.2_37.20    Tue Jun 1 14:42:29 PDT 2021
//  Calibre Utility Library   v0-10_13-2017-1    Tue Dec 15 18:07:15 PST 2020
//  Litho Libraries v2021.2_37.20  Tue Jun 1 14:42:29 PDT 2021
//
//                   Copyright Siemens 1996-2021
//                       All Rights Reserved.
//   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
//      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
//        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
//
//  The registered trademark Linux is used pursuant to a sublicense from LMI, the
//  exclusive licensee of Linus Torvalds, owner of the mark on a world-wide basis.
//
//  Mentor Graphics software executing under x86-64 Linux
//
//  Running on Linux lnissrv2 (155.98.111.181) 4.18.0-348.el8.x86_64 #1 SMP Mon Oct 4 12:17:22 EDT 2021 x86_64 glibc 2.28/NPTL 2.28
//  OS: Red Hat Enterprise Linux release 8.5 (Ootpa)[4.18.0-348.el8.x86_64]
//
//  Entries in /proc/meminfo:
//
//  MemTotal:       65793232 kB
//  MemFree:        15109512 kB
//  MemAvailable:   52238512 kB
//  Buffers:            1192 kB
//  Cached:         37875392 kB
//  SwapCached:         1396 kB
//  Active:         12160776 kB
//  Inactive:       36545676 kB
//  Active(anon):     785712 kB
//  Inactive(anon): 10998268 kB
//  Active(file):   11375064 kB
//  Inactive(file): 25547408 kB
//  Unevictable:       17176 kB
//  Mlocked:            8144 kB
//  SwapTotal:      32964604 kB
//  SwapFree:       32915452 kB
//  Dirty:               740 kB
//  Writeback:             0 kB
//  AnonPages:      10719064 kB
//  Mapped:          1793376 kB
//  Shmem:            938200 kB
//  KReclaimable:     943180 kB
//  Slab:            1318640 kB
//  SReclaimable:     943180 kB
//  SUnreclaim:       375460 kB
//  KernelStack:       35216 kB
//  PageTables:       171112 kB
//  NFS_Unstable:          0 kB
//  Bounce:                0 kB
//  WritebackTmp:          0 kB
//  CommitLimit:    65861220 kB
//  Committed_AS:   45246804 kB
//  VmallocTotal:   34359738367 kB
//  VmallocUsed:           0 kB
//  VmallocChunk:          0 kB
//  Percpu:            42752 kB
//  HardwareCorrupted:     0 kB
//  AnonHugePages:   5826560 kB
//  ShmemHugePages:        0 kB
//  ShmemPmdMapped:        0 kB
//  FileHugePages:         0 kB
//  FilePmdMapped:         0 kB
//  HugePages_Total:       0
//  HugePages_Free:        0
//  HugePages_Rsvd:        0
//  HugePages_Surp:        0
//  Hugepagesize:       2048 kB
//  Hugetlb:               0 kB
//  DirectMap4k:     1441544 kB
//  DirectMap2M:    59217920 kB
//  DirectMap1G:     6291456 kB
//
//  User limits:
//
//  Data size: unlimited
//  RSS: unlimited
//  Stack size: 8192 kB
//  Max user processes: 256760
//  VM: unlimited
//  Current active profile: throughput-performance
//  nf_conntrack_max: 262144
//
//  Processor Intel(R) Core(TM) i9-9900K CPU @ 3.60GHz [06158c] (4th generation)
//  CPU Info: Cores = 8, SMT enabled with 8 additional virtual processors
//  Max file descriptors: 262144
//  64 bit virtual addressing enabled
//  Running aok_cal_2021.2_37.20/pkgs/icv/pvt/calibre -spice /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/G1_INV1_N1.sp -lvs -hier -nowait /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/_calibreLVS.rul_
//  Process ID: 3562337
//
//  Starting time: Wed Feb  2 16:14:37 2022
//

--- CALIBRE_* ENVIRONMENT VARIABLES:

CALIBRE_ATOMIC_LVHEAP=0
CALIBRE_CMD_LINE='/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv/pvt/calibre  -spice /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/G1_INV1_N1.sp -lvs -hier -nowait /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/_calibreLVS.rul_'
CALIBRE_HOME=/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20
CALIBRE_INITIAL_CMD_LINE='/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/bin/calibre -spice /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/G1_INV1_N1.sp -lvs -hier -nowait /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/_calibreLVS.rul_'
CALIBRE_READDB_LD_LIBRARY_PATH=/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv/julia/0.6/lib/julia:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv/julia/0.6/lib:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/shared/pkgs/icv/tools/calibre_client/lib/64:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/calibre_base/lib64:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv_lib/lib64:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv_qt5_comp/plugins:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv_oa/22.41p004/lib/linux_rhel68_gcc44x_64/opt:/uusoc/facility/cad_tools/Cadence/IC618/tools/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/lib:/uusoc/facility/cad_tools/Cadence/IC618/tools/lib/64bit/RHEL/RHEL8:/uusoc/facility/cad_tools/Cadence/IC618/share/oa/lib/linux_rhel60_64/opt:/uusoc/facility/cad_tools/Cadence/IC618/tools/dfII/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/sev/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/hdf5/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/lz4/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/inca/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/Qt/v5/64bit/lib
CALIBRE_SKIP_OS_CHECKS=
//  Running on 1 CPU (pending licensing) 
//
//

--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
-----          STANDARD VERIFICATION RULE FILE COMPILATION MODULE          -----
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------

--- RULE FILE = /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/_calibreLVS.rul_

//
//  Rule file generated on Wed Feb 02 16:14:36 MST 2022
//     by Calibre Interactive - LVS (v2021.2_37.20)
//
//      *** PLEASE DO NOT MODIFY THIS FILE ***
//
//

LAYOUT PATH  "G1_INV1_N1.calibre.db"
LAYOUT PRIMARY "G1_INV1_N1"
LAYOUT SYSTEM GDSII

SOURCE PATH "/home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/G1_INV1_N1.src.net"
SOURCE PRIMARY "G1_INV1_N1"
SOURCE SYSTEM SPICE

MASK SVDB DIRECTORY "svdb" QUERY

LVS REPORT "G1_INV1_N1.lvs.report"

LVS REPORT OPTION NONE
LVS FILTER UNUSED OPTION NONE SOURCE
LVS FILTER UNUSED OPTION NONE LAYOUT
LVS REPORT MAXIMUM 50

LVS RECOGNIZE GATES ALL


LVS ABORT ON SOFTCHK NO
LVS ABORT ON SUPPLY ERROR YES
LVS IGNORE PORTS NO
LVS SHOW SEED PROMOTIONS NO
LVS SHOW SEED PROMOTIONS MAXIMUM 50

LVS ISOLATE SHORTS NO


VIRTUAL CONNECT COLON NO
VIRTUAL CONNECT REPORT NO

LVS EXECUTE ERC YES
ERC RESULTS DATABASE "G1_INV1_N1.erc.results"
ERC SUMMARY REPORT "G1_INV1_N1.erc.summary" REPLACE HIER
ERC CELL NAME YES CELL SPACE XFORM
ERC MAXIMUM RESULTS 1000
ERC MAXIMUM VERTEX 4096

DRC ICSTATION YES


INCLUDE "/home/u1081888/TIGFET-10nm-PDK/calibre/rules_N1/calibreLVS.rul"



--- STANDARD VERIFICATION RULE FILE COMPILATION MODULE COMPLETED.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 1/3/3

--- CALIBRE_* ENVIRONMENT VARIABLES:

CALIBRE_ATOMIC_LVHEAP=0
CALIBRE_CMD_LINE='/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv/pvt/calibre  -spice /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/G1_INV1_N1.sp -lvs -hier -nowait /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/_calibreLVS.rul_'
CALIBRE_HOME=/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20
CALIBRE_INITIAL_CMD_LINE='/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/bin/calibre -spice /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/G1_INV1_N1.sp -lvs -hier -nowait /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/_calibreLVS.rul_'
CALIBRE_READDB_LD_LIBRARY_PATH=/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv/julia/0.6/lib/julia:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv/julia/0.6/lib:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/shared/pkgs/icv/tools/calibre_client/lib/64:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/calibre_base/lib64:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv_lib/lib64:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv_qt5_comp/plugins:/uusoc/facility/cad_tools/Mentor/aok_cal_2021.2_37.20/pkgs/icv_oa/22.41p004/lib/linux_rhel68_gcc44x_64/opt:/uusoc/facility/cad_tools/Cadence/IC618/tools/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/lib:/uusoc/facility/cad_tools/Cadence/IC618/tools/lib/64bit/RHEL/RHEL8:/uusoc/facility/cad_tools/Cadence/IC618/share/oa/lib/linux_rhel60_64/opt:/uusoc/facility/cad_tools/Cadence/IC618/tools/dfII/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/sev/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/hdf5/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/lz4/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/inca/lib/64bit:/uusoc/facility/cad_tools/Cadence/IC618/tools/Qt/v5/64bit/lib
CALIBRE_SKIP_OS_CHECKS=


--- CALIBRE::HIERARCHICAL CIRCUIT EXTRACTOR - Wed Feb  2 16:14:37 2022

//  Applying licensing policy...
//  calibrehlvs license acquired.
//  calibrelvs license acquired.

//  Licensed Products
//  -----------------
//  Base products running on 1 core:
//  - LVS (Hierarchical)
//  - LVS Extraction

--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
-----                   CALIBRE LAYOUT DATA INPUT MODULE                   -----
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------

--- LAYOUT SYSTEM = GDS
--- LAYOUT MAGNIFICATION = 1

--------------------------------------------------------------------------------
-----                     GDS FILE SUMMARY INFORMATION                     -----
--------------------------------------------------------------------------------

GDS FILENAME:        G1_INV1_N1.calibre.db
GDS VERSION:         5
LIBRARY NAME:        TIGFET10nm
LAST MODIFIED:       ON 2022/2/2 AT 16:13:53
LAST ACCESSED:       ON 2022/2/2 AT 16:14:35
DATABASE PRECISION:  0.001 user units per database unit
PHYSICAL PRECISION:  1e-09 meters per database unit
MAGNIFICATION:       1

--------------------------------------------------------------------------------
-----                 GDS INPUT DATA FOR INDIVIDUAL CELLS                  -----
--------------------------------------------------------------------------------
     CELL NAME                  PLACEMENTS   ARRAYS   POLYGONS    PATHS    TEXTS
--------------------------------------------------------------------------------
TIGFET_PCELL_SP15CP15_N1                 0        0         11        0        5
G1_INV1_N1                               2        0         36        0        4

NOTE: UNUSED geometric data is present on the following layer/datatype pairs:

NOTE: USED geometric data is present on the following layer/datatype pairs:
    SIMPLE LAYER = 1
        LAYER = 1 DATATYPE = 0
    SIMPLE LAYER = 2
        LAYER = 2 DATATYPE = 0
    SIMPLE LAYER = 3
        LAYER = 3 DATATYPE = 0
    SIMPLE LAYER = 4
        LAYER = 4 DATATYPE = 0
    SIMPLE LAYER = 5
        LAYER = 5 DATATYPE = 0
    SIMPLE LAYER = 6
        LAYER = 6 DATATYPE = 0
    SIMPLE LAYER = 7
        LAYER = 7 DATATYPE = 0
    SIMPLE LAYER = 8
        LAYER = 8 DATATYPE = 0
    SIMPLE LAYER = 9
        LAYER = 9 DATATYPE = 0

NOTE: The following required simple layers are EMPTY:
    10
    11
    12
    13
    14
    15
    16
    17
    18
    19
    20
    21
    22
    23
    24
    25

--- LAYOUT DATABASE CONSTRUCTOR COMPLETED.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/4/67

CONSTRUCTING HIERARCHICAL DATABASE
    COPYING LAYOUT DATABASE
    COPY COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    (P=2 A=0(0) AX=0(0) AY=0(0) D=0)
    LITHO HEURISTICS OFF
    MDP HEURISTICS OFF
    ANTENNA HEURISTICS OFF
    CLONE STATE: LCTP(Y/N/U) = U LCRP(Y/N/U) = U LCXP(Y/N/U) = U LCYP(Y/N/U) = U LITHO(0/1/2) = 0 DFM(0/1/2) = 0
    PROCESSING TEXT
    ELIMINATING DUPLICATE TEXT
    DUPLICATE TEXT ELIMINATION COMPLETE (18 -> 18 = 0). CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    ELIMINATING EMPTY CELLS
    EMPTY CELL ELIMINATION COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    COMPUTING RECTANGULAR EXTENTS
    RECTANGULAR EXTENTS COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    IDENTIFYING TOP LAYER CELLS
    TOP LAYER CELL IDENTIFICATION COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    IDENTIFYING VERY SMALL CELLS
    VERY SMALL CELL IDENTIFICATION COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    CHECKING ACUTE/SKEW/ANGLED/OFFGRID
    ELIMINATING DUPLICATE PLACEMENTS
    DUPLICATE PLACEMENT ELIMINATION COMPLETE (2 -> 2 = 0). CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    FLATTENING VERY SMALL CELL PLACEMENTS
    FLATTENING SELECTED TOP LAYER CELL PLACEMENTS
    PACKING GEOMETRY HEADERS
    PACKING COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    FLATTENING SELECTED LAYERS
    EXPANDING UNIQUE ICV PLACEMENTS
    EXPANDING LARGE TOP LAYER CELL PLACEMENTS
    COMPUTING RECTILINEAR EXTENTS
    RECTILINEAR EXTENTS COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    SORTING PLACEMENTS VERTICALLY
    SORT COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    ELIMINATING DUPLICATE PLACEMENTS
    DUPLICATE PLACEMENT ELIMINATION COMPLETE (2 -> 2 = 0). CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    PACKING PLACEMENTS
    PACKING COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    PACKING GEOMETRY HEADERS
    PACKING COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    EXPANDING UNIQUE TRANSPARENT CELL PLACEMENTS
      PRE-EXPAND COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    EXPANDING UNIQUE LIGHT-WEIGHT CELL PLACEMENTS
      PRE-EXPAND COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    EXPANDING TRIVIAL CELL PLACEMENTS
      PRE-EXPAND COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    EXPANDING VERY SPARSE ARRAY PLACEMENTS
    EXPANDING LARGE CELL ARRAY PLACEMENTS
    EXPANDING VERY SPARSE CELL PLACEMENTS
      PRE-EXPAND COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    ELIMINATING DUPLICATE SUPER-HIERARCHICAL PLACEMENTS
    DUPLICATE SUPER-HIERARCHICAL PLACEMENT ELIMINATION COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    PROCESSING LAYOUT BLOAT LAYERS (auto-detected)
    PROCESSING COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    PACKING GEOMETRY HEADERS
    PACKING COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    PROCESSING LARGE CELL EXTENT-BLOATING LAYERS
    PROCESSING COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    EXPANDING DENSE OVERLAPS
      THRESHOLDS = 1000 10000 0.058767
      PRE-EXPAND COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    EXPANDING UNIQUE META-CELL PLACEMENTS
      PRE-EXPAND COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    EXPANDING DENSE OVERLAPS
    MERGING CURVILINEAR GEOMETRY
    CURVILINEAR MERGE COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    IDENTIFYING MULTI-CORE CELLS
    INJECTING HIERARCHY
      INJECTION PREP COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
      PRIORITY INJECTION COMPLETE CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
      INJECTION POST COMPLETE (0 0). CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    INJECTION COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    COMPUTING RECTANGULAR EXTENTS
    RECTANGULAR EXTENTS COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    SORTING PLACEMENTS VERTICALLY
    SORT COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    PUSHING VERY SMALL CELL PLACEMENTS
    PUSHING TOP LAYER CELL PLACEMENTS
    FLATTENING VERY SMALL CELL PLACEMENTS
    FLATTENING SMALL TOP LAYER CELL PLACEMENTS
    COMPUTING CELL-TO-WORLD TRANSFORMS
    COMPUTE COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    SORTING PLACEMENTS BY CELL
    SORT COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    PACKING HIERARCHY. (C=1 CN=1 P1=3 P2=0 XF=0) LVHEAP = 2/3/67
    PACKING COMPLETE. (C=1 CN=1 P=1 XF=0) CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/3/67
    COMPUTING PLACEMENT OVERLAPS
    COMPUTE COMPLETE (OC=1 V1=0 V2=0 SC=0 FC=1). CPU TIME = 0  REAL TIME = 0  LVHEAP = 4/5/67
    COMPUTING CELL OVERLAP AREAS
    COMPUTE COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67
    COMPUTING PLACEMENT / OVERLAP AREA INTERSECTIONS
    COMPUTE COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67
HIERARCHICAL DATABASE CONSTRUCTOR COMPLETE. CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67
(C=1 CN=1 P=1 G=11 GH=1 D=0 TXT=2 XF=0 PO=1)

--------------------------------------------------------------------------------
-----                           VPC REQUIREMENTS                           -----
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------
-----               TEXT OBJECTS FOR CONNECTIVITY EXTRACTION               -----
--------------------------------------------------------------------------------

Vdd (0.075,0.1) 7 G1_INV1_N1            A (0.141,0.048) 7 G1_INV1_N1
Z (0.214,0.097) 7 G1_INV1_N1            Vss (0.353,0.097) 9 G1_INV1_N1
D (0.128,0.075) 3 TIGFET_PCELL_SP15CP15_N1
PGD (0.161,0.077) 2 TIGFET_PCELL_SP15CP15_N1
CG (0.195,0.075) 2 TIGFET_PCELL_SP15CP15_N1
PGS (0.231,0.075) 2 TIGFET_PCELL_SP15CP15_N1
S (0.265,0.076) 3 TIGFET_PCELL_SP15CP15_N1

--------------------------------------------------------------------------------
-----                TEXT OBJECTS FOR WITH TEXT OPERATIONS                 -----
--------------------------------------------------------------------------------


--------------------------------------------------------------------------------
-----               TEXT OBJECTS FOR EXPAND TEXT OPERATIONS                -----
--------------------------------------------------------------------------------


--------------------------------------------------------------------------------
-----                  TEXT OBJECTS FOR CAPI OPERATIONS                    -----
--------------------------------------------------------------------------------


--------------------------------------------------------------------------------
-----                                PORTS                                 -----
--------------------------------------------------------------------------------

Vdd (0.075,0.1) 7 G1_INV1_N1            A (0.141,0.048) 7 G1_INV1_N1
Z (0.214,0.097) 7 G1_INV1_N1            Vss (0.353,0.097) 9 G1_INV1_N1
D (0.128,0.075) 3 TIGFET_PCELL_SP15CP15_N1
PGD (0.161,0.077) 2 TIGFET_PCELL_SP15CP15_N1
CG (0.195,0.075) 2 TIGFET_PCELL_SP15CP15_N1
PGS (0.231,0.075) 2 TIGFET_PCELL_SP15CP15_N1
S (0.265,0.076) 3 TIGFET_PCELL_SP15CP15_N1

--------------------------------------------------------------------------------
-----             LAYER READ SUMMARY (SIMPLE LAYER GEOMETRIES)             -----
--------------------------------------------------------------------------------
SIMPLE LAYER      GEOMETRIES                                                    
--------------------------------------------------------------------------------

  1                      2
  2                      9
  3                      4
  4                      3
  5                      6
  6                      6
  7                     11
  8                      2
  9                      4
  10                     0
  11                     0
  12                     0
  13                     0
  14                     0
  15                     0
  16                     0
  17                     0
  18                     0
  19                     0
  20                     0
  21                     0
  22                     0
  23                     0
  24                     0
  25                     0

--------------------------------------------------------------------------------
-----            LAYER READ SUMMARY (ORIGINAL LAYER GEOMETRIES)            -----
--------------------------------------------------------------------------------
ORIGINAL LAYER       INITIAL GEOMETRIES                 FINAL GEOMETRIES        
--------------------------------------------------------------------------------

GATE                       9 (15)                           9 (15)              
ACT                        2 (3)                            2 (3)               
SDC                        4 (8)                            4 (8)               
VM0                        6 (6)                            6 (6)               
M1                        11 (11)                          11 (11)              
IL                         6 (6)                            6 (6)               
VM1                        2 (2)                            2 (2)               
M2                         4 (4)                            4 (4)               
VM2                        0 (0)                            0 (0)               
M3                         0 (0)                            0 (0)               
VM3                        0 (0)                            0 (0)               
M4                         0 (0)                            0 (0)               
VM4                        0 (0)                            0 (0)               
M5                         0 (0)                            0 (0)               
VM5                        0 (0)                            0 (0)               
M6                         0 (0)                            0 (0)               
VM6                        0 (0)                            0 (0)               
M7                         0 (0)                            0 (0)               
VM7                        0 (0)                            0 (0)               
M8                         0 (0)                            0 (0)               
VM8                        0 (0)                            0 (0)               
M9                         0 (0)                            0 (0)               
VM9                        0 (0)                            0 (0)               
M10                        0 (0)                            0 (0)               
GC                         3 (3)                            3 (3)               

--------------------------------------------------------------------------------
-----         LAYER READ SUMMARY (TEXT FOR CONNECTIVITY EXTRACTION)        -----
--------------------------------------------------------------------------------
SIMPLE LAYER              TEXTS                                                 
--------------------------------------------------------------------------------

  2                        3 (6)               
  3                        2 (4)               
  7                        3 (3)               
  9                        1 (1)               

--------------------------------------------------------------------------------
-----          LAYER READ SUMMARY (TEXT FOR WITH TEXT OPERATIONS)          -----
--------------------------------------------------------------------------------
SIMPLE LAYER              TEXTS                                                 
--------------------------------------------------------------------------------


--------------------------------------------------------------------------------
-----         LAYER READ SUMMARY (TEXT FOR EXPAND TEXT OPERATIONS)         -----
--------------------------------------------------------------------------------
SIMPLE LAYER              TEXTS                                                 
--------------------------------------------------------------------------------


--------------------------------------------------------------------------------
-----            LAYER READ SUMMARY (TEXT FOR CAPI OPERATIONS)             -----
--------------------------------------------------------------------------------
SIMPLE LAYER              TEXTS                                                 
--------------------------------------------------------------------------------


--------------------------------------------------------------------------------
-----                      LAYER READ SUMMARY (PORTS)                      -----
--------------------------------------------------------------------------------
SIMPLE LAYER              TEXTS                                                 
--------------------------------------------------------------------------------

  2                        3 (6)               
  3                        2 (4)               
  7                        3 (3)               
  9                        1 (1)               

--------------------------------------------------------------------------------
-----                      CELL AND PLACEMENT SUMMARY                      -----
--------------------------------------------------------------------------------
CELL TYPE                 CELLS           PLACEMENTS       FLAT PLACEMENTS      
--------------------------------------------------------------------------------

USER                          2                    2                     2
 VERY SMALL                   0                    0                     0
 TOP LAYER                    0                    0                     0
  VERY SMALL                  0                    0                     0
PSEUDO                        0                    0                     0
TOTAL                         2                    2                     2

--------------------------------------------------------------------------------
-----                   LAYOUT DATA INPUT MODULE SUMMARY                   -----
--------------------------------------------------------------------------------

--- TOTAL GEOMETRIES READ FROM SIMPLE LAYERS = 47
--- TOTAL GEOMETRIES READ FROM ORIGINAL LAYERS = 47 (58)
--- TOTAL GEOMETRIES WRITTEN TO ORIGINAL LAYERS = 47 (58)
--- LVHEAP = 2/5/67
--- DATABASE EXTENT = [ 0.06 , 0.014 ] -> [ 0.364 , 0.219 ]
--- GEOMETRIC DEPTH = ALL
--- TEXT DEPTH FOR CONNECTIVITY EXTRACTION = PRIMARY
--- TOTAL TEXT OBJECTS FOR CONNECTIVITY EXTRACTION = 9 (14)
--- TOTAL TEXT OBJECTS FOR WITH TEXT OPERATIONS = 0 (0)
--- TOTAL TEXT OBJECTS FOR EXPAND TEXT OPERATIONS = 0 (0)
--- TOTAL TEXT OBJECTS FOR CAPI OPERATIONS = 0 (0)
--- TOTAL PORT OBJECTS = 9 (14)
--- GEOMETRY FLAGGING = ACUTE (NO)  SKEW (NO)  ANGLED (NO)  OFFGRID (NO)
                        NONSIMPLE POLYGON (NO)  NONSIMPLE PATH (NO)
--- PRIMARY CELL = G1_INV1_N1
--- EXCLUDED CELLS =
--- LAYOUT BASE LAYER = (NOT SPECIFIED)
--- LAYOUT TOP LAYER = (NOT SPECIFIED)
--- LAYOUT IGNORE LAYER [INVERSE] = (NOT SPECIFIED)

--- CALIBRE LAYOUT DATA INPUT MODULE COMPLETED.  CPU TIME = 0  REAL TIME = 0

--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
-----      CALIBRE::HIERARCHICAL CIRCUIT EXTRACTOR - EXECUTIVE MODULE      -----
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------

VM0 = OR VM0
------------
VM0 (HIER TYP=1 CFG=3 HGC=6 FGC=6 HEC=24 FEC=24 IGC=3 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 1 OF 28  ELAPSED TIME = 1

Original Layer VM0 DELETED -- LVHEAP = 2/5/67

M1 = OR M1
----------
M1 (HIER TYP=1 CFG=3 HGC=5 FGC=5 HEC=34 FEC=34 IGC=4 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 2 OF 28  ELAPSED TIME = 1

Original Layer M1 DELETED -- LVHEAP = 2/5/67

IL = OR IL
----------
IL (HIER TYP=1 CFG=3 HGC=6 FGC=6 HEC=24 FEC=24 IGC=4 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 3 OF 28  ELAPSED TIME = 1

Original Layer IL DELETED -- LVHEAP = 2/5/67

VM1 = OR VM1
------------
VM1 (HIER TYP=1 CFG=3 HGC=2 FGC=2 HEC=8 FEC=8 IGC=1 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 4 OF 28  ELAPSED TIME = 1

Original Layer VM1 DELETED -- LVHEAP = 2/5/67

M2 = OR M2
----------
M2 (HIER TYP=1 CFG=3 HGC=1 FGC=1 HEC=14 FEC=14 IGC=1 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 5 OF 28  ELAPSED TIME = 1

Original Layer M2 DELETED -- LVHEAP = 2/5/67

VM2 = OR VM2
------------
VM2 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 6 OF 28  ELAPSED TIME = 1

Original Layer VM2 DELETED -- LVHEAP = 2/5/67

M3 = OR M3
----------
M3 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 7 OF 28  ELAPSED TIME = 1

Original Layer M3 DELETED -- LVHEAP = 2/5/67

VM3 = OR VM3
------------
VM3 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 8 OF 28  ELAPSED TIME = 1

Original Layer VM3 DELETED -- LVHEAP = 2/5/67

M4 = OR M4
----------
M4 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 9 OF 28  ELAPSED TIME = 1

Original Layer M4 DELETED -- LVHEAP = 2/5/67

VM4 = OR VM4
------------
VM4 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 10 OF 28  ELAPSED TIME = 1

Original Layer VM4 DELETED -- LVHEAP = 2/5/67

M5 = OR M5
----------
M5 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 11 OF 28  ELAPSED TIME = 1

Original Layer M5 DELETED -- LVHEAP = 2/5/67

VM5 = OR VM5
------------
VM5 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 12 OF 28  ELAPSED TIME = 1

Original Layer VM5 DELETED -- LVHEAP = 2/5/67

M6 = OR M6
----------
M6 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 13 OF 28  ELAPSED TIME = 1

Original Layer M6 DELETED -- LVHEAP = 2/5/67

VM6 = OR VM6
------------
VM6 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 14 OF 28  ELAPSED TIME = 1

Original Layer VM6 DELETED -- LVHEAP = 2/5/67

M7 = OR M7
----------
M7 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 15 OF 28  ELAPSED TIME = 1

Original Layer M7 DELETED -- LVHEAP = 2/5/67

VM7 = OR VM7
------------
VM7 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 16 OF 28  ELAPSED TIME = 1

Original Layer VM7 DELETED -- LVHEAP = 2/5/67

M8 = OR M8
----------
M8 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 17 OF 28  ELAPSED TIME = 1

Original Layer M8 DELETED -- LVHEAP = 2/5/67

VM8 = OR VM8
------------
VM8 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 18 OF 28  ELAPSED TIME = 1

Original Layer VM8 DELETED -- LVHEAP = 2/5/67

M9 = OR M9
----------
M9 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 19 OF 28  ELAPSED TIME = 1

Original Layer M9 DELETED -- LVHEAP = 2/5/67

VM9 = OR VM9
------------
VM9 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 20 OF 28  ELAPSED TIME = 1

Original Layer VM9 DELETED -- LVHEAP = 2/5/67

M10 = OR M10
------------
M10 (HIER TYP=1 CFG=3 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 21 OF 28  ELAPSED TIME = 1

Original Layer M10 DELETED -- LVHEAP = 2/5/67

SDC = OR SDC
------------
SDC (HIER TYP=1 CFG=3 HGC=2 FGC=4 HEC=8 FEC=16 IGC=1 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 22 OF 28  ELAPSED TIME = 1

Original Layer SDC DELETED -- LVHEAP = 2/5/67

GC = OR GC
----------
GC (HIER TYP=1 CFG=3 HGC=3 FGC=3 HEC=12 FEC=12 IGC=2 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 23 OF 28  ELAPSED TIME = 1

Original Layer GC DELETED -- LVHEAP = 2/5/67

GATE = OR GATE
--------------
GATE (HIER TYP=1 CFG=3 HGC=6 FGC=9 HEC=36 FEC=48 IGC=3 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 24 OF 28  ELAPSED TIME = 1

Original Layer GATE DELETED -- LVHEAP = 2/5/67

ACT = OR ACT
------------
ACT (HIER TYP=1 CFG=1 HGC=2 FGC=3 HEC=8 FEC=12 IGC=1 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 25 OF 28  ELAPSED TIME = 1

Original Layer ACT DELETED -- LVHEAP = 2/5/67

TMP<1> = ACT NOT SDC
--------------------
TMP<1> (HIER TYP=1 CFG=1 HGC=1 FGC=2 HEC=4 FEC=8 IGC=1 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 26 OF 28  ELAPSED TIME = 1

Layer ACT DELETED -- LVHEAP = 2/5/67

tgate = AREA TMP<1> > 0.002
---------------------------
tgate (HIER TYP=1 CFG=1 HGC=1 FGC=2 HEC=4 FEC=8 IGC=1 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 27 OF 28  ELAPSED TIME = 1

Layer TMP<1> DELETED -- LVHEAP = 2/5/67

gate_conn = tgate AND GATE
--------------------------
gate_conn (HIER TYP=1 CFG=3 HGC=3 FGC=6 HEC=12 FEC=24 IGC=0 VHC=F VPC=F)
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78  OPS COMPLETE = 28 OF 28  ELAPSED TIME = 1

CONNECTIVITY EXTRACTION TOTAL LAYER PREPARATION TIME:  CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 78/78/78 ELAPSED TIME = 1

CONNECTIVITY EXTRACTION
-----------------------
NC = Net Count  IPC = Internal Pin Count
CEC = Cell Edge Count  PEC = Promoted Edge Count
LVHEAP = Geometry heap memory allocation.
MALLOC = Total heap memory allocation.

CELL TIGFET_PCELL_SP15CP15_N1
     TIGFET_PCELL_SP15CP15_N1 (NC=8 IPC=0 CEC=16 PEC=0 CFGC=8)
     TIGFET_PCELL_SP15CP15_N1  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 80/80/80 ELAPSED TIME = 1
CELL G1_INV1_N1
     G1_INV1_N1 (NC=4 IPC=10 CEC=70 PEC=20 CFGC=42)
     G1_INV1_N1  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81 ELAPSED TIME = 1
TOTAL CEC=86 PEC=20

POST-PROCESSING CONNECTIVITY DATA STRUCTURE...
    MARKING TRUE NETS AND EXTERNAL PINS...
        CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81
    DISCARDING FALSE VIRTUAL NETS, RESOLVING DEEP SHORTS AND PERFORMING VIRTUAL CONNECTIONS...
        CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81
    CREATING COMPACT PIN DATA STRUCTURE...
        CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81
    ANALYZING NET SIZES...
        CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81
    FINALIZING NODE NUMBERS ON SCONNECT LAYERS...
        CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81
    RESOLVING SHORT CIRCUIT TEXT...
        CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81
    PROCESSING HIGH SHORTS...
        CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81
    COMPUTING FINAL NET NAMES AND REPORTING TEXT WARNINGS...
        CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81
    PROCESSING LINK OPTIONS OF SCONNECT STATEMENTS...
        CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81
<HDBG/HPRF: VHC PP:10 NT:9>
<HDBG/HPRF: HCM=0=0PP+0EP+0PB+0NF ELAPSED TIME = 1>

    REMOVING SCONNECT/HIGH SHORT REMOVAL TRIGGERED TRIVIAL PINS/NETS...
        CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81
POST-PROCESSING completed.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81

CONNECTIVITY EXTRACTION completed.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81 ELAPSED TIME = 1

NODE UPDATE: VM0
NODE UPDATE: M1
NODE UPDATE: IL
NODE UPDATE: VM1
NODE UPDATE: M2
NODE UPDATE: VM2
NODE UPDATE: M3
NODE UPDATE: VM3
NODE UPDATE: M4
NODE UPDATE: VM4
NODE UPDATE: M5
NODE UPDATE: VM5
NODE UPDATE: M6
NODE UPDATE: VM6
NODE UPDATE: M7
NODE UPDATE: VM7
NODE UPDATE: M8
NODE UPDATE: VM8
NODE UPDATE: M9
NODE UPDATE: VM9
NODE UPDATE: M10
NODE UPDATE: SDC
NODE UPDATE: GC
NODE UPDATE: GATE
NODE UPDATE: gate_conn

NODE UPDATE completed. CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67

WRITING CELL INFORMATION to PHDB svdb
PHDB CELL DATA WRITE completed.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 81/81/81  ELAPSED TIME = 1

WRITING CONNECT INFORMATION to PHDB svdb
PHDB CONNECT INFORMATION written. CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 81/81/81  ELAPSED TIME = 1

Layer VM0 DELETED -- LVHEAP = 3/5/67

Layer VM1 DELETED -- LVHEAP = 3/5/67

Layer M1 DELETED -- LVHEAP = 3/5/67

Layer VM2 DELETED -- LVHEAP = 3/5/67

Layer M2 DELETED -- LVHEAP = 3/5/67

Layer VM3 DELETED -- LVHEAP = 3/5/67

Layer M3 DELETED -- LVHEAP = 3/5/67

Layer VM4 DELETED -- LVHEAP = 3/5/67

Layer M4 DELETED -- LVHEAP = 3/5/67

Layer VM5 DELETED -- LVHEAP = 3/5/67

Layer M5 DELETED -- LVHEAP = 3/5/67

Layer VM6 DELETED -- LVHEAP = 3/5/67

Layer M6 DELETED -- LVHEAP = 3/5/67

Layer VM7 DELETED -- LVHEAP = 3/5/67

Layer M7 DELETED -- LVHEAP = 3/5/67

Layer VM8 DELETED -- LVHEAP = 3/5/67

Layer M8 DELETED -- LVHEAP = 3/5/67

Layer VM9 DELETED -- LVHEAP = 3/5/67

Layer M10 DELETED -- LVHEAP = 3/5/67

Layer M9 DELETED -- LVHEAP = 3/5/67

Layer IL DELETED -- LVHEAP = 3/5/67

DEVICE RECOGNITION
------------------
LVS PUSH DEVICES enabled.

DEVICE RECOGNITION TOTAL LAYER PREPARATION TIME:  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67 ELAPSED TIME = 1

DEVICE RECOGNITION PRECISE INTERACTION BEGINS.

DEVICE RECOGNITION TOTAL PRECISE INTERACTION TIME:  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67 ELAPSED TIME = 1
TENTATIVE SEED PROMOTIONS:   seed layer  seeds  cell : layers touched
TENTATIVE SEED PROMOTIONS: ------------  -----  -----------------------------------------
SEED PROMOTIONS: 
SEED PROMOTIONS: ==============================================================
SEED PROMOTIONS: 
SEED PROMOTIONS:   seed layer  seeds  cell : layers touched
SEED PROMOTIONS: ------------  -----  -----------------------------------------
SEED PROMOTIONS: 
SEED PROMOTIONS:       TOTAL:      0

DEVICE RECOGNITION completed.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 83/83/83 ELAPSED TIME = 1

NODE UPDATE: GATE
NODE UPDATE: SDC
NODE UPDATE: gate_conn
NODE UPDATE: GC

NODE UPDATE completed. CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67


HIERARCHICAL SPICE NETLISTER
----------------------------
HIERARCHICAL SPICE NETLISTER completed.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 83/83/83 ELAPSED TIME = 1

WRITING DEVICE INFORMATION to PHDB svdb
PHDB DEVICE INFORMATION written. CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 83/83/83  ELAPSED TIME = 1

Layer tgate DELETED -- LVHEAP = 3/5/67

Layer SDC DELETED -- LVHEAP = 3/5/67

WRITING PHDB to directory svdb
PHDB WRITE completed.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 83/83/83  ELAPSED TIME = 1

Layer GC DELETED -- LVHEAP = 2/5/67

Layer gate_conn DELETED -- LVHEAP = 2/5/67

Layer GATE DELETED -- LVHEAP = 2/5/67

--- CALIBRE::HIERARCHICAL CIRCUIT EXTRACTOR COMPLETED - Wed Feb  2 16:14:38 2022
--- TOTAL CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  MALLOC = 83/83/83  ELAPSED TIME = 1
--- PROCESSOR COUNT = 1

--- SPICE NETLIST FILE = /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/G1_INV1_N1.sp
--- CIRCUIT EXTRACTION REPORT FILE = G1_INV1_N1.lvs.report.ext
--- PERSISTENT HIERARCHICAL DATABASE(PHDB) = svdb/G1_INV1_N1.phdb
--- QUERY DATABASE = svdb  TOP CELL = G1_INV1_N1





                         ###################
                         ###################
                         ###################
                         ###################
                         ###################
                         ###################
                         ###################






--- CALIBRE::LVS-H - Wed Feb  2 16:14:38 2022

--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
-----               CALIBRE::LVS/xRC - INITIALIZATION MODULE               -----
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------

Performing global initialization ... 

Initializing LVS ... 

--- CALIBRE::LVS/xRC INITIALIZATION MODULE COMPLETED.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 66/69/69  MALLOC = 87/87/87  ELAPSED TIME = 1

--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
-----                 CALIBRE::LVS/xRC - EXECUTIVE MODULE                  -----
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------

//  Licensed Products
//  -----------------
//  Base products running on 1 core:
//  - LVS (Hierarchical)

LVS started ... 

READING layout ...
Layout READ.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88  ELAPSED TIME = 1

READING source ...
Source READ.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88  ELAPSED TIME = 1

Identifying CORRESPONDING cells ...
CORRESPONDING Cells Identified.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88  ELAPSED TIME = 1

Reallocating Instance Pins...
Instance Pins Reallocated.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88

Writing XDB Placement Hierarchy ...
XDB Placement Hierarchy Written.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88

Adding GLOBAL elements ...
GLOBAL elements added.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88  ELAPSED TIME = 1

Resolving DEEP SHORTS ...
DEEP SHORTS resolved.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88  ELAPSED TIME = 1

EXPANDING unbalanced cells ...
Unbalanced cells EXPANDED.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88

Resolving HIGH SHORTS ...
      High Shorted pins PGD PGS of source cell TIGFET_PCELL_SP15CP15_N1.
      High Shorted pins PGD PGS of layout cell TIGFET_PCELL_SP15CP15_N1.
HIGH SHORTS resolved.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88  ELAPSED TIME = 1

Deleting TRIVIAL PINS ...
TRIVIAL PINS deleted.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88  ELAPSED TIME = 1

FLATTENING and TRANSFORMING cells to comparison ready form ...

Computing OPTIMAL TEMPLATE ORDER ...
OPTIMAL TEMPLATE ORDER computed.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88  ELAPSED TIME = 1

FLATTENING and TRANSFORMING to comparison ready form layout and source top level cells ...

Logic Injection.    CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69

Logic Injection.    CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69

Cells FLATTENED and TRANSFORMED.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69

All cells FLATTENED and TRANSFORMED.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88

COMPARING corresponding cells ...

COMPARING layout and source top levels ...

Assign Initial Net Ids.  CPU TIME = 0  REAL TIME = 0

Assign Initial Net Ids.  CPU TIME = 0  REAL TIME = 0

Initialization.  CPU TIME = 0  REAL TIME = 0

ANCHOR Points.  0 instances, 4 nets matched.  CPU TIME = 0  REAL TIME = 0

Begin NBD ...
NBD 2.  2 instances, 0 nets matched.  CPU TIME = 0  REAL TIME = 0

      TOTAL:  2 instances,  4 nets  matched.  CPU TIME = 0  REAL TIME = 0

STATUSES.  CPU TIME = 0  REAL TIME = 0

COMPARISON completed.  CPU TIME = 0  REAL TIME = 0

All corresponding cells COMPARED.  CPU TIME = 0  REAL TIME = 0

Corresponding cells TRANSFORMED and COMPARED.  CPU TIME = 0  REAL TIME = 0

Writing REPORT ...
Writing CROSS REFERENCE files...
CROSS REFERENCE files completed.  CPU TIME = 0  REAL TIME = 0
REPORT written.  CPU TIME = 0  REAL TIME = 0

Cumulative READING INPUTS Time:                          CPU =       0,     REAL =       0
Cumulative IDENTIFYING CORRESPONDING CELLS Time:         CPU =       0,     REAL =       0
    Cumulative CHECKING PORTS Time:                      CPU =       0,     REAL =       0
Cumulative REALLOCATING PINS Time:                       CPU =       0,     REAL =       0
Cumulative WRITING XDB HIERARCHY Time:                   CPU =       0,     REAL =       0
Cumulative ADDING GLOBALS Time:                          CPU =       0,     REAL =       0
Cumulative RESOLVING DEEP SHORTS Time:                   CPU =       0,     REAL =       0
Cumulative RESOLVING HIGH SHORTS Time:                   CPU =       0,     REAL =       0
Cumulative DELETING TRIVIAL PINS Time:                   CPU =       0,     REAL =       0
Cumulative EXPANDING UNBALANCED CELLS Time:              CPU =       0,     REAL =       0
Cumulative TRANSFORMS AND FLATTENING Time:               CPU =       0,     REAL =       0
    Cumulative FLATTENING Time:                          CPU =       0,     REAL =       0
    Cumulative TRANSFORMS Time:                          CPU =       0,     REAL =       0
        Cumulative INJECTION Time:                       CPU =       0,     REAL =       0
            Cumulative COMPACTION Time:                  CPU =       0,     REAL =       0
        Cumulative REDUCTION Time:                       CPU =       0,     REAL =       0
        Cumulative GATES Time:                           CPU =       0,     REAL =       0
        Cumulative UNUSED Time:                          CPU =       0,     REAL =       0
Cumulative COMPARISON Time:                              CPU =       0,     REAL =       0
    Cumulative MERGE PRIMITIVE TEMPLATES Time:           CPU =       0,     REAL =       0
    Cumulative MERGE SUBGRAPH TEMPLATES Time:            CPU =       0,     REAL =       0
    Cumulative NBD AND AMBIGUITY Time:                   CPU =       0,     REAL =       0
        Cumulative NBD Time:                             CPU =       0,     REAL =       0
            Cumulative INITIAL NBD IDS Time:             CPU =       0,     REAL =       0
            Cumulative NEW NBD CONVERT Time:             CPU =       0,     REAL =       0
            Cumulative NEW NBD BACK CONVERT Time:        CPU =       0,     REAL =       0
            Cumulative NEW NBD ALG RUN Time:             CPU =       0,     REAL =       0
            Cumulative NEW NBD IDS Time:                 CPU =       0,     REAL =       0
            Cumulative MATCH NBD NODES Time:             CPU =       0,     REAL =       0
        Cumulative TPL Time:                             CPU =       0,     REAL =       0
        Cumulative BIN Time:                             CPU =       0,     REAL =       0
        Cumulative PRP Time:                             CPU =       0,     REAL =       0
        Cumulative AMBIGUITY Time:                       CPU =       0,     REAL =       0
            Cumulative AMBIGUITY BY PROPERTIES Time:     CPU =       0,     REAL =       0
            Cumulative AMBIGUITY BY SUBTYPES Time:       CPU =       0,     REAL =       0
            Cumulative AMBIGUITY HIERARCHICAL Time:      CPU =       0,     REAL =       0
            Cumulative AMBIGUITY ARBITRARY Time:         CPU =       0,     REAL =       0
    Cumulative REWIRE Time:                              CPU =       0,     REAL =       0
    Cumulative REPAIR Time:                              CPU =       0,     REAL =       0
Cumulative REPORT Time:                                  CPU =       0,     REAL =       0


LVS completed. CORRECT. See report file: G1_INV1_N1.lvs.report

LVS completed.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 67/69/69  MALLOC = 88/88/88  ELAPSED TIME = 1

--- LVS REPORT FILE = G1_INV1_N1.lvs.report
--- CALIBRE::LVS COMPARISON MODULE COMPLETED. TOTAL CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/69  MALLOC = 88/88/90  ELAPSED TIME = 2

--- CALIBRE::LVS/xRC COMPLETED - Wed Feb  2 16:14:39 2022
--- XDB CROSS REFERENCE DATABASE = svdb/G1_INV1_N1.xdb

--- SPICE NETLIST FILE = /home/u1081888/TIGFET-10nm-PDK/calibre/test_lvs2/G1_INV1_N1.sp
--- CIRCUIT EXTRACTION REPORT FILE = G1_INV1_N1.lvs.report.ext
--- PERSISTENT HIERARCHICAL DATABASE(PHDB) = svdb/G1_INV1_N1.phdb
--- QUERY DATABASE = svdb  TOP CELL = G1_INV1_N1

--- GRAND TOTAL CPU TIME = 0  REAL TIME = 1  LVHEAP = 2/5/69  MALLOC = 88/88/90  ELAPSED TIME = 2

