INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/ip/INTF_FIFO/INTF_FIFO_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INTF_FIFO
INFO: [VRFC 10-311] analyzing module INTF_FIFO_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module INTF_FIFO_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module INTF_FIFO_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module INTF_FIFO_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module INTF_FIFO_blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module INTF_FIFO_blk_mem_gen_v8_2_synth
INFO: [VRFC 10-311] analyzing module INTF_FIFO_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module INTF_FIFO_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module INTF_FIFO_fifo_generator_top
INFO: [VRFC 10-311] analyzing module INTF_FIFO_fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module INTF_FIFO_fifo_generator_v12_0_synth
INFO: [VRFC 10-311] analyzing module INTF_FIFO_memory
INFO: [VRFC 10-311] analyzing module INTF_FIFO_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module INTF_FIFO_rd_logic
INFO: [VRFC 10-311] analyzing module INTF_FIFO_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module INTF_FIFO_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module INTF_FIFO_synchronizer_ff
INFO: [VRFC 10-311] analyzing module INTF_FIFO_synchronizer_ff_0
INFO: [VRFC 10-311] analyzing module INTF_FIFO_synchronizer_ff_1
INFO: [VRFC 10-311] analyzing module INTF_FIFO_synchronizer_ff_2
INFO: [VRFC 10-311] analyzing module INTF_FIFO_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module INTF_FIFO_wr_logic
INFO: [VRFC 10-311] analyzing module INTF_FIFO_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/ip/DDR_FDD_IN/DDR_FDD_IN_selectio_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR_FDD_IN_selectio_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/ip/DDR_FDD_IN/DDR_FDD_IN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR_FDD_IN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/AD80305_DATA_INTF_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD80305_DATA_INTF_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.srcs/DATA_INTF_RX/new/Test4Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test4Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.sim/DATA_INTF_RX/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.sim/DATA_INTF_RX/behav/glbl.v:6]
