
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing RTLIL frontend.
Input filename: top.il

2. Executing SYNTH_ECP5 pass.

2.1. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

2.3. Executing HIERARCHY pass (managing design hierarchy).

2.3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \pin_sdram_0__dqm
Used module:     \pin_sdram_0__dq
Used module:     \pin_sdram_0__a
Used module:     \pin_sdram_0__ba
Used module:     \pin_sdram_0__cas
Used module:     \pin_sdram_0__ras
Used module:     \pin_sdram_0__we
Used module:     \pin_sdram_0__cs
Used module:     \pin_sdram_0__clk_en
Used module:     \pin_sdram_0__clk
Used module:     \pin_button_right_0
Used module:     \pin_button_left_0
Used module:     \pin_button_down_0
Used module:     \pin_button_up_0
Used module:     \pin_button_fire_1
Used module:     \pin_button_fire_0
Used module:     \pin_button_pwr_0
Used module:     \pin_uart_0__dtr
Used module:     \pin_uart_0__rts
Used module:     \pin_uart_0__tx
Used module:     \pin_uart_0__rx
Used module:     \pin_esp32_spi_0__gpio16_sclk
Used module:     \pin_esp32_spi_0__gpio12_cipo
Used module:     \pin_esp32_spi_0__gpio5_cs
Used module:     \pin_esp32_spi_0__gpio4_copi
Used module:     \pin_esp32_spi_0__gpio0
Used module:     \pin_esp32_spi_0__rx
Used module:     \pin_esp32_spi_0__tx
Used module:     \pin_esp32_spi_0__en
Used module:     \pin_led_7
Used module:     \pin_led_6
Used module:     \pin_led_5
Used module:     \pin_led_4
Used module:     \pin_led_3
Used module:     \pin_led_2
Used module:     \pin_led_1
Used module:     \pin_led_0
Used module:     \tb
Used module:         \interface_fifo
Used module:             \fifo_dst_async
Used module:                 \rst_dec$8
Used module:                 \rst_cdc$7
Used module:                 \produce_dec$6
Used module:                 \consume_dec$5
Used module:                 \consume_cdc$4
Used module:                 \consume_enc$3
Used module:                 \produce_cdc$2
Used module:                 \produce_enc$1
Used module:             \fifo_src_async
Used module:                 \rst_dec
Used module:                 \rst_cdc
Used module:                 \produce_dec
Used module:                 \consume_dec
Used module:                 \consume_cdc
Used module:                 \consume_enc
Used module:                 \produce_cdc
Used module:                 \produce_enc
Used module:             \fifo_dst
Used module:             \fifo_src
Used module:             \pin_ctrl
Used module:             \refresher
Used module:                 \delayer
Used module:             \readwriter
Used module:     \i_button_ffsync
Used module:     \ecp5pll

2.3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \pin_sdram_0__dqm
Used module:     \pin_sdram_0__dq
Used module:     \pin_sdram_0__a
Used module:     \pin_sdram_0__ba
Used module:     \pin_sdram_0__cas
Used module:     \pin_sdram_0__ras
Used module:     \pin_sdram_0__we
Used module:     \pin_sdram_0__cs
Used module:     \pin_sdram_0__clk_en
Used module:     \pin_sdram_0__clk
Used module:     \pin_button_right_0
Used module:     \pin_button_left_0
Used module:     \pin_button_down_0
Used module:     \pin_button_up_0
Used module:     \pin_button_fire_1
Used module:     \pin_button_fire_0
Used module:     \pin_button_pwr_0
Used module:     \pin_uart_0__dtr
Used module:     \pin_uart_0__rts
Used module:     \pin_uart_0__tx
Used module:     \pin_uart_0__rx
Used module:     \pin_esp32_spi_0__gpio16_sclk
Used module:     \pin_esp32_spi_0__gpio12_cipo
Used module:     \pin_esp32_spi_0__gpio5_cs
Used module:     \pin_esp32_spi_0__gpio4_copi
Used module:     \pin_esp32_spi_0__gpio0
Used module:     \pin_esp32_spi_0__rx
Used module:     \pin_esp32_spi_0__tx
Used module:     \pin_esp32_spi_0__en
Used module:     \pin_led_7
Used module:     \pin_led_6
Used module:     \pin_led_5
Used module:     \pin_led_4
Used module:     \pin_led_3
Used module:     \pin_led_2
Used module:     \pin_led_1
Used module:     \pin_led_0
Used module:     \tb
Used module:         \interface_fifo
Used module:             \fifo_dst_async
Used module:                 \rst_dec$8
Used module:                 \rst_cdc$7
Used module:                 \produce_dec$6
Used module:                 \consume_dec$5
Used module:                 \consume_cdc$4
Used module:                 \consume_enc$3
Used module:                 \produce_cdc$2
Used module:                 \produce_enc$1
Used module:             \fifo_src_async
Used module:                 \rst_dec
Used module:                 \rst_cdc
Used module:                 \produce_dec
Used module:                 \consume_dec
Used module:                 \consume_cdc
Used module:                 \consume_enc
Used module:                 \produce_cdc
Used module:                 \produce_enc
Used module:             \fifo_dst
Used module:             \fifo_src
Used module:             \pin_ctrl
Used module:             \refresher
Used module:                 \delayer
Used module:             \readwriter
Used module:     \i_button_ffsync
Used module:     \ecp5pll
Removed 0 unused modules.

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$119'.
Cleaned up 1 empty switch.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $group_4 in module tb.
Marked 1 switch rules as full_case in process $group_3 in module tb.
Marked 1 switch rules as full_case in process $group_2 in module tb.
Marked 1 switch rules as full_case in process $group_1 in module tb.
Marked 2 switch rules as full_case in process $group_73 in module interface_fifo.
Marked 2 switch rules as full_case in process $group_72 in module interface_fifo.
Marked 2 switch rules as full_case in process $group_69 in module interface_fifo.
Marked 5 switch rules as full_case in process $group_67 in module interface_fifo.
Marked 1 switch rules as full_case in process $group_25 in module interface_fifo.
Marked 2 switch rules as full_case in process $group_24 in module interface_fifo.
Marked 2 switch rules as full_case in process $group_23 in module interface_fifo.
Marked 1 switch rules as full_case in process $group_22 in module interface_fifo.
Marked 1 switch rules as full_case in process $group_21 in module interface_fifo.
Marked 1 switch rules as full_case in process $group_12 in module interface_fifo.
Marked 1 switch rules as full_case in process $group_25 in module fifo_dst_async.
Marked 1 switch rules as full_case in process $group_25 in module fifo_src_async.
Marked 1 switch rules as full_case in process $group_20 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_19 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_18 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_17 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_16 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_15 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_8 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_7 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_6 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_5 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_4 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_3 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_2 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_1 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_0 in module pin_ctrl.
Marked 1 switch rules as full_case in process $group_38 in module refresher.
Marked 1 switch rules as full_case in process $group_36 in module refresher.
Marked 1 switch rules as full_case in process $group_27 in module refresher.
Marked 1 switch rules as full_case in process $group_24 in module refresher.
Marked 1 switch rules as full_case in process $group_66 in module readwriter.
Marked 1 switch rules as full_case in process $group_59 in module readwriter.
Marked 1 switch rules as full_case in process $group_52 in module readwriter.
Marked 1 switch rules as full_case in process $group_43 in module readwriter.
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 337 redundant assignments.
Promoted 181 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0

2.4.5. Executing PROC_ARST pass (detect async resets in processes).

2.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\top.$group_12'.
     1/1: \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next
Creating decoders for process `\top.$group_11'.
     1/1: \pin_esp32_spi_0__en_esp32_spi_0__en__o$next
Creating decoders for process `\top.$group_10'.
     1/1: \pin_uart_0__tx_uart_0__tx__o$next
Creating decoders for process `\top.$group_9'.
     1/1: \pin_esp32_spi_0__tx_esp32_spi_0__tx__o$next
Creating decoders for process `\top.$group_8'.
     1/1: \i_button_ffsync_i_unsync_buttons__right$next
Creating decoders for process `\top.$group_7'.
     1/1: \i_button_ffsync_i_unsync_buttons__left$next
Creating decoders for process `\top.$group_6'.
     1/1: \i_button_ffsync_i_unsync_buttons__down$next
Creating decoders for process `\top.$group_5'.
     1/1: \i_button_ffsync_i_unsync_buttons__up$next
Creating decoders for process `\top.$group_4'.
     1/1: \i_button_ffsync_i_unsync_buttons__fireB$next
Creating decoders for process `\top.$group_3'.
     1/1: \i_button_ffsync_i_unsync_buttons__fireA$next
Creating decoders for process `\top.$group_2'.
     1/1: \i_button_ffsync_i_unsync_buttons__pwr$next
Creating decoders for process `\top.$group_1'.
     1/1: \sync_1e6_clk$next
Creating decoders for process `\top.$group_0'.
     1/1: \clk_counter$next
Creating decoders for process `\pin_sdram_0__cas.$group_0'.
Creating decoders for process `\pin_sdram_0__ras.$group_0'.
Creating decoders for process `\pin_sdram_0__we.$group_0'.
Creating decoders for process `\pin_sdram_0__cs.$group_0'.
Creating decoders for process `\pin_button_pwr_0.$group_0'.
Creating decoders for process `\pin_esp32_spi_0__gpio5_cs.$group_0'.
Creating decoders for process `\tb.$group_4'.
     1/1: \interface_fifo_ui_fifo__r_en
Creating decoders for process `\tb.$group_3'.
     1/1: \interface_fifo_ui_fifo__w_data$next
Creating decoders for process `\tb.$group_2'.
     1/1: \write_counter$next
Creating decoders for process `\tb.$group_1'.
     1/1: \interface_fifo_ui_fifo__w_en$next
Creating decoders for process `\tb.$group_0'.
     1/1: \testbench_fsm_state$next
Creating decoders for process `\interface_fifo.$group_79'.
     1/1: \debug_flag_5$next
Creating decoders for process `\interface_fifo.$group_78'.
     1/1: \debug_flag_4$next
Creating decoders for process `\interface_fifo.$group_77'.
     1/1: \debug_flag_3$next
Creating decoders for process `\interface_fifo.$group_76'.
     1/1: \debug_flag_2$next
Creating decoders for process `\interface_fifo.$group_75'.
     1/1: \debug_flag_1$next
Creating decoders for process `\interface_fifo.$group_74'.
     1/1: \debug_flag_0$next
Creating decoders for process `\interface_fifo.$group_73'.
     1/1: \numburst_index$next
Creating decoders for process `\interface_fifo.$group_72'.
     1/1: \burst_index$next
Creating decoders for process `\interface_fifo.$group_71'.
     1/1: \rw_ui__rw_copi__w_data$next
Creating decoders for process `\interface_fifo.$group_70'.
     1/1: \srcfifo_error
Creating decoders for process `\interface_fifo.$group_69'.
     1/1: \rw_ui__rw_copi__addr$next
Creating decoders for process `\interface_fifo.$group_68'.
     1/1: \refresher_ui__enable_refresh$next
Creating decoders for process `\interface_fifo.$group_67'.
     1/1: \fifo_controller_fsm_state$next
Creating decoders for process `\interface_fifo.$group_66'.
     1/1: \fifo_control__r_next_addr$next
Creating decoders for process `\interface_fifo.$group_65'.
     1/1: \fifo_control__w_next_addr$next
Creating decoders for process `\interface_fifo.$group_64'.
     1/1: \rw_ui__rw_copi__task$next
Creating decoders for process `\interface_fifo.$group_63'.
     1/1: \next_dstfifo_writeable_from_sdram$next
Creating decoders for process `\interface_fifo.$group_62'.
     1/1: \dstfifo_w_space_enough$next
Creating decoders for process `\interface_fifo.$group_61'.
     1/1: \ram_wont_overread$next
Creating decoders for process `\interface_fifo.$group_60'.
     1/1: \next_srcfifo_readable_to_sdram$next
Creating decoders for process `\interface_fifo.$group_59'.
     1/1: \using_ram$next
Creating decoders for process `\interface_fifo.$group_58'.
     1/1: \ram_wont_overfill$next
Creating decoders for process `\interface_fifo.$group_57'.
     1/1: \srcfifo_r_level_high_enough_to_burstread$next
Creating decoders for process `\interface_fifo.$group_56'.
     1/1: \readwriter_controller_pin_ui__rw_cipo__addr$next
Creating decoders for process `\interface_fifo.$group_55'.
     1/1: \readwriter_controller_pin_ui__rw_cipo__ba$next
Creating decoders for process `\interface_fifo.$group_54'.
     1/1: \readwriter_controller_pin_ui__rw_cipo__a$next
Creating decoders for process `\interface_fifo.$group_53'.
     1/1: \readwriter_controller_pin_ui__rw_cipo__read_active$next
Creating decoders for process `\interface_fifo.$group_52'.
     1/1: \readwriter_controller_pin_ui__rw_cipo__dq_oen$next
Creating decoders for process `\interface_fifo.$group_51'.
     1/1: \readwriter_controller_pin_ui__rw_cipo__dq$next
Creating decoders for process `\interface_fifo.$group_50'.
     1/1: \pin_ctrl_ui__readwrite__rw_copi__addr$next
Creating decoders for process `\interface_fifo.$group_49'.
     1/1: \pin_ctrl_ui__readwrite__rw_copi__ba$next
Creating decoders for process `\interface_fifo.$group_48'.
     1/1: \pin_ctrl_ui__readwrite__rw_copi__a$next
Creating decoders for process `\interface_fifo.$group_47'.
     1/1: \pin_ctrl_ui__readwrite__rw_copi__read_active$next
Creating decoders for process `\interface_fifo.$group_46'.
     1/1: \pin_ctrl_ui__readwrite__rw_copi__dq_oen$next
Creating decoders for process `\interface_fifo.$group_45'.
     1/1: \pin_ctrl_ui__readwrite__rw_copi__dq$next
Creating decoders for process `\interface_fifo.$group_44'.
     1/1: \pin_ctrl_ui__readwrite__dqm$next
Creating decoders for process `\interface_fifo.$group_43'.
     1/1: \pin_ctrl_ui__readwrite__clk_en$next
Creating decoders for process `\interface_fifo.$group_42'.
     1/1: \pin_ctrl_ui__readwrite__cmd$next
Creating decoders for process `\interface_fifo.$group_41'.
     1/1: \refresher_controller_pin_ui__rw_cipo__addr$next
Creating decoders for process `\interface_fifo.$group_40'.
     1/1: \refresher_controller_pin_ui__rw_cipo__ba$next
Creating decoders for process `\interface_fifo.$group_39'.
     1/1: \refresher_controller_pin_ui__rw_cipo__a$next
Creating decoders for process `\interface_fifo.$group_38'.
     1/1: \refresher_controller_pin_ui__rw_cipo__read_active$next
Creating decoders for process `\interface_fifo.$group_37'.
     1/1: \refresher_controller_pin_ui__rw_cipo__dq_oen$next
Creating decoders for process `\interface_fifo.$group_36'.
     1/1: \refresher_controller_pin_ui__rw_cipo__dq$next
Creating decoders for process `\interface_fifo.$group_35'.
     1/1: \pin_ctrl_ui__refresh__rw_copi__addr$next
Creating decoders for process `\interface_fifo.$group_34'.
     1/1: \pin_ctrl_ui__refresh__rw_copi__ba$next
Creating decoders for process `\interface_fifo.$group_33'.
     1/1: \pin_ctrl_ui__refresh__rw_copi__a$next
Creating decoders for process `\interface_fifo.$group_32'.
     1/1: \pin_ctrl_ui__refresh__rw_copi__read_active$next
Creating decoders for process `\interface_fifo.$group_31'.
     1/1: \pin_ctrl_ui__refresh__rw_copi__dq_oen$next
Creating decoders for process `\interface_fifo.$group_30'.
     1/1: \pin_ctrl_ui__refresh__rw_copi__dq$next
Creating decoders for process `\interface_fifo.$group_29'.
     1/1: \pin_ctrl_ui__refresh__dqm$next
Creating decoders for process `\interface_fifo.$group_28'.
     1/1: \pin_ctrl_ui__refresh__clk_en$next
Creating decoders for process `\interface_fifo.$group_27'.
     1/1: \pin_ctrl_ui__refresh__cmd$next
Creating decoders for process `\interface_fifo.$group_26'.
     1/1: \pin_ctrl_ui__bus_is_refresh_not_readwrite$next
Creating decoders for process `\interface_fifo.$group_25'.
     1/1: \fifo_control__request_to_store_data_in_ram
Creating decoders for process `\interface_fifo.$group_24'.
     1/1: \fifo_dst_w_en
Creating decoders for process `\interface_fifo.$group_23'.
     1/1: \fifo_dst_w_data
Creating decoders for process `\interface_fifo.$group_22'.
     1/1: \fifo_src_r_en
Creating decoders for process `\interface_fifo.$group_21'.
     1/1: \fifo_router_fsm_state$next
Creating decoders for process `\interface_fifo.$group_20'.
Creating decoders for process `\interface_fifo.$group_19'.
     1/1: \rw_ui__in_progress$next
Creating decoders for process `\interface_fifo.$group_18'.
     1/1: \rw_ui__r_cipo__r_data$next
Creating decoders for process `\interface_fifo.$group_17'.
     1/1: \rw_ui__r_cipo__addr$next
Creating decoders for process `\interface_fifo.$group_16'.
     1/1: \rw_ui__r_cipo__read_active$next
Creating decoders for process `\interface_fifo.$group_15'.
     1/1: \readwriter_ui__rw_copi__w_data$next
Creating decoders for process `\interface_fifo.$group_14'.
     1/1: \readwriter_ui__rw_copi__addr$next
Creating decoders for process `\interface_fifo.$group_13'.
     1/1: \readwriter_ui__rw_copi__task$next
Creating decoders for process `\interface_fifo.$group_12'.
     1/1: \fifo_control__words_stored_in_ram$next
Creating decoders for process `\interface_fifo.$group_11'.
Creating decoders for process `\interface_fifo.$group_10'.
Creating decoders for process `\interface_fifo.$group_9'.
Creating decoders for process `\interface_fifo.$group_8'.
Creating decoders for process `\interface_fifo.$group_7'.
Creating decoders for process `\interface_fifo.$group_6'.
Creating decoders for process `\interface_fifo.$group_5'.
Creating decoders for process `\interface_fifo.$group_4'.
Creating decoders for process `\interface_fifo.$group_3'.
Creating decoders for process `\interface_fifo.$group_2'.
Creating decoders for process `\interface_fifo.$group_1'.
Creating decoders for process `\interface_fifo.$group_0'.
Creating decoders for process `\fifo_dst_async.$group_25'.
     1/1: \r_rst$next
Creating decoders for process `\fifo_dst_async.$group_24'.
Creating decoders for process `\fifo_dst_async.$group_23'.
Creating decoders for process `\fifo_dst_async.$group_22'.
Creating decoders for process `\fifo_dst_async.$group_21'.
Creating decoders for process `\fifo_dst_async.$group_20'.
Creating decoders for process `\fifo_dst_async.$group_19'.
Creating decoders for process `\fifo_dst_async.$group_18'.
Creating decoders for process `\fifo_dst_async.$group_17'.
Creating decoders for process `\fifo_dst_async.$group_16'.
Creating decoders for process `\fifo_dst_async.$group_15'.
Creating decoders for process `\fifo_dst_async.$group_14'.
     1/1: \w_level$next
Creating decoders for process `\fifo_dst_async.$group_13'.
     1/1: \r_empty
Creating decoders for process `\fifo_dst_async.$group_12'.
Creating decoders for process `\fifo_dst_async.$group_11'.
Creating decoders for process `\fifo_dst_async.$group_10'.
Creating decoders for process `\fifo_dst_async.$group_9'.
     1/1: \consume_w_bin$next
Creating decoders for process `\fifo_dst_async.$group_8'.
Creating decoders for process `\fifo_dst_async.$group_7'.
     1/1: \consume_cdc_consume_r_gry$next
Creating decoders for process `\fifo_dst_async.$group_6'.
Creating decoders for process `\fifo_dst_async.$group_5'.
     1/1: \produce_cdc_produce_w_gry$next
Creating decoders for process `\fifo_dst_async.$group_4'.
Creating decoders for process `\fifo_dst_async.$group_3'.
     1/1: \consume_r_bin$next
Creating decoders for process `\fifo_dst_async.$group_2'.
Creating decoders for process `\fifo_dst_async.$group_1'.
     1/1: \produce_w_bin$next
Creating decoders for process `\fifo_dst_async.$group_0'.
Creating decoders for process `\rst_dec$8.$group_0'.
Creating decoders for process `\rst_cdc$7.$group_4'.
Creating decoders for process `\rst_cdc$7.$group_3'.
Creating decoders for process `\rst_cdc$7.$group_2'.
Creating decoders for process `\rst_cdc$7.$group_1'.
     1/1: \stage1$next
Creating decoders for process `\rst_cdc$7.$group_0'.
     1/1: \stage0$next
Creating decoders for process `\produce_dec$6.$group_0'.
Creating decoders for process `\consume_dec$5.$group_0'.
Creating decoders for process `\consume_cdc$4.$group_2'.
Creating decoders for process `\consume_cdc$4.$group_1'.
Creating decoders for process `\consume_cdc$4.$group_0'.
Creating decoders for process `\consume_enc$3.$group_0'.
Creating decoders for process `\produce_cdc$2.$group_2'.
Creating decoders for process `\produce_cdc$2.$group_1'.
Creating decoders for process `\produce_cdc$2.$group_0'.
Creating decoders for process `\produce_enc$1.$group_0'.
Creating decoders for process `\fifo_src_async.$group_25'.
     1/1: \r_rst$next
Creating decoders for process `\fifo_src_async.$group_24'.
Creating decoders for process `\fifo_src_async.$group_23'.
Creating decoders for process `\fifo_src_async.$group_22'.
Creating decoders for process `\fifo_src_async.$group_21'.
Creating decoders for process `\fifo_src_async.$group_20'.
Creating decoders for process `\fifo_src_async.$group_19'.
Creating decoders for process `\fifo_src_async.$group_18'.
Creating decoders for process `\fifo_src_async.$group_17'.
Creating decoders for process `\fifo_src_async.$group_16'.
Creating decoders for process `\fifo_src_async.$group_15'.
Creating decoders for process `\fifo_src_async.$group_14'.
     1/1: \w_level$next
Creating decoders for process `\fifo_src_async.$group_13'.
     1/1: \r_empty
Creating decoders for process `\fifo_src_async.$group_12'.
Creating decoders for process `\fifo_src_async.$group_11'.
Creating decoders for process `\fifo_src_async.$group_10'.
Creating decoders for process `\fifo_src_async.$group_9'.
     1/1: \consume_w_bin$next
Creating decoders for process `\fifo_src_async.$group_8'.
Creating decoders for process `\fifo_src_async.$group_7'.
     1/1: \consume_cdc_consume_r_gry$next
Creating decoders for process `\fifo_src_async.$group_6'.
Creating decoders for process `\fifo_src_async.$group_5'.
     1/1: \produce_cdc_produce_w_gry$next
Creating decoders for process `\fifo_src_async.$group_4'.
Creating decoders for process `\fifo_src_async.$group_3'.
     1/1: \consume_r_bin$next
Creating decoders for process `\fifo_src_async.$group_2'.
Creating decoders for process `\fifo_src_async.$group_1'.
     1/1: \produce_w_bin$next
Creating decoders for process `\fifo_src_async.$group_0'.
Creating decoders for process `\rst_dec.$group_0'.
Creating decoders for process `\rst_cdc.$group_4'.
Creating decoders for process `\rst_cdc.$group_3'.
Creating decoders for process `\rst_cdc.$group_2'.
Creating decoders for process `\rst_cdc.$group_1'.
     1/1: \stage1$next
Creating decoders for process `\rst_cdc.$group_0'.
     1/1: \stage0$next
Creating decoders for process `\produce_dec.$group_0'.
Creating decoders for process `\consume_dec.$group_0'.
Creating decoders for process `\consume_cdc.$group_2'.
Creating decoders for process `\consume_cdc.$group_1'.
Creating decoders for process `\consume_cdc.$group_0'.
Creating decoders for process `\consume_enc.$group_0'.
Creating decoders for process `\produce_cdc.$group_2'.
Creating decoders for process `\produce_cdc.$group_1'.
Creating decoders for process `\produce_cdc.$group_0'.
Creating decoders for process `\produce_enc.$group_0'.
Creating decoders for process `\fifo_dst.$group_11'.
     1/1: \level$next
Creating decoders for process `\fifo_dst.$group_10'.
     1/1: \consume$next
Creating decoders for process `\fifo_dst.$group_9'.
Creating decoders for process `\fifo_dst.$group_8'.
Creating decoders for process `\fifo_dst.$group_7'.
     1/1: \produce$next
Creating decoders for process `\fifo_dst.$group_6'.
Creating decoders for process `\fifo_dst.$group_5'.
Creating decoders for process `\fifo_dst.$group_4'.
Creating decoders for process `\fifo_dst.$group_3'.
Creating decoders for process `\fifo_dst.$group_2'.
Creating decoders for process `\fifo_dst.$group_1'.
Creating decoders for process `\fifo_dst.$group_0'.
Creating decoders for process `\fifo_src.$group_11'.
     1/1: \level$next
Creating decoders for process `\fifo_src.$group_10'.
     1/1: \consume$next
Creating decoders for process `\fifo_src.$group_9'.
Creating decoders for process `\fifo_src.$group_8'.
Creating decoders for process `\fifo_src.$group_7'.
     1/1: \produce$next
Creating decoders for process `\fifo_src.$group_6'.
Creating decoders for process `\fifo_src.$group_5'.
Creating decoders for process `\fifo_src.$group_4'.
Creating decoders for process `\fifo_src.$group_3'.
Creating decoders for process `\fifo_src.$group_2'.
Creating decoders for process `\fifo_src.$group_1'.
Creating decoders for process `\fifo_src.$group_0'.
Creating decoders for process `\pin_ctrl.$group_55'.
     1/1: \_io__rw_cipo__read_active$next
Creating decoders for process `\pin_ctrl.$group_54'.
     1/1: \_io__rw_cipo__a$next
Creating decoders for process `\pin_ctrl.$group_53'.
     1/1: \_io__rw_cipo__ba$next
Creating decoders for process `\pin_ctrl.$group_52'.
     1/1: \_io__rw_cipo__dq_oen$next
Creating decoders for process `\pin_ctrl.$group_51'.
     1/1: \_io__rw_cipo__dq$next
Creating decoders for process `\pin_ctrl.$group_50'.
     1/1: \sdram_0__dq__oe$next
Creating decoders for process `\pin_ctrl.$group_49'.
     1/1: \sdram_0__dq__o$next
Creating decoders for process `\pin_ctrl.$group_48'.
     1/1: \sdram_0__ba__o$next
Creating decoders for process `\pin_ctrl.$group_47'.
     1/1: \sdram_0__a__o$next
Creating decoders for process `\pin_ctrl.$group_46'.
     1/1: \sdram_0__cas__o$next
Creating decoders for process `\pin_ctrl.$group_45'.
     1/1: \sdram_0__ras__o$next
Creating decoders for process `\pin_ctrl.$group_44'.
     1/1: \sdram_0__we__o$next
Creating decoders for process `\pin_ctrl.$group_43'.
     1/1: \sdram_0__cs__o$next
Creating decoders for process `\pin_ctrl.$group_42'.
     1/1: \sdram_0__dqm__o$next
Creating decoders for process `\pin_ctrl.$group_41'.
     1/1: \sdram_0__clk_en__o$next
Creating decoders for process `\pin_ctrl.$group_40'.
Creating decoders for process `\pin_ctrl.$group_39'.
Creating decoders for process `\pin_ctrl.$group_38'.
     1/1: \_io__we$next
Creating decoders for process `\pin_ctrl.$group_37'.
     1/1: \_io__cas$next
Creating decoders for process `\pin_ctrl.$group_36'.
     1/1: \_io__ras$next
Creating decoders for process `\pin_ctrl.$group_35'.
     1/1: \_io__cs$next
Creating decoders for process `\pin_ctrl.$group_34'.
     1/1: \_ui__rw_cipo__addr$next
Creating decoders for process `\pin_ctrl.$group_33'.
     1/1: \_ui__rw_cipo__ba$next
Creating decoders for process `\pin_ctrl.$group_32'.
     1/1: \_ui__rw_cipo__a$next
Creating decoders for process `\pin_ctrl.$group_31'.
     1/1: \_ui__rw_cipo__read_active$next
Creating decoders for process `\pin_ctrl.$group_30'.
     1/1: \_ui__rw_cipo__dq_oen$next
Creating decoders for process `\pin_ctrl.$group_29'.
     1/1: \_ui__rw_cipo__dq$next
Creating decoders for process `\pin_ctrl.$group_28'.
     1/1: \_io__rw_copi__addr$next
Creating decoders for process `\pin_ctrl.$group_27'.
     1/1: \_io__rw_copi__ba$next
Creating decoders for process `\pin_ctrl.$group_26'.
     1/3: \_io__rw_copi__a$next [12:11]
     2/3: \_io__rw_copi__a$next [9:0]
     3/3: \_io__rw_copi__a$next [10]
Creating decoders for process `\pin_ctrl.$group_25'.
     1/1: \_io__rw_copi__read_active$next
Creating decoders for process `\pin_ctrl.$group_24'.
     1/1: \_io__rw_copi__dq_oen$next
Creating decoders for process `\pin_ctrl.$group_23'.
     1/1: \_io__rw_copi__dq$next
Creating decoders for process `\pin_ctrl.$group_22'.
     1/1: \_io__dqm$next
Creating decoders for process `\pin_ctrl.$group_21'.
     1/1: \_io__clk_en$next
Creating decoders for process `\pin_ctrl.$group_20'.
     1/1: \ui__readwrite__rw_cipo__addr
Creating decoders for process `\pin_ctrl.$group_19'.
     1/1: \ui__readwrite__rw_cipo__ba
Creating decoders for process `\pin_ctrl.$group_18'.
     1/1: \ui__readwrite__rw_cipo__a
Creating decoders for process `\pin_ctrl.$group_17'.
     1/1: \ui__readwrite__rw_cipo__read_active
Creating decoders for process `\pin_ctrl.$group_16'.
     1/1: \ui__readwrite__rw_cipo__dq_oen
Creating decoders for process `\pin_ctrl.$group_15'.
     1/1: \ui__readwrite__rw_cipo__dq
Creating decoders for process `\pin_ctrl.$group_14'.
     1/1: \ui__refresh__rw_cipo__addr
Creating decoders for process `\pin_ctrl.$group_13'.
     1/1: \ui__refresh__rw_cipo__ba
Creating decoders for process `\pin_ctrl.$group_12'.
     1/1: \ui__refresh__rw_cipo__a
Creating decoders for process `\pin_ctrl.$group_11'.
     1/1: \ui__refresh__rw_cipo__read_active
Creating decoders for process `\pin_ctrl.$group_10'.
     1/1: \ui__refresh__rw_cipo__dq_oen
Creating decoders for process `\pin_ctrl.$group_9'.
     1/1: \ui__refresh__rw_cipo__dq
Creating decoders for process `\pin_ctrl.$group_8'.
     1/1: \_ui__rw_copi__addr
Creating decoders for process `\pin_ctrl.$group_7'.
     1/1: \_ui__rw_copi__ba
Creating decoders for process `\pin_ctrl.$group_6'.
     1/1: \_ui__rw_copi__a
Creating decoders for process `\pin_ctrl.$group_5'.
     1/1: \_ui__rw_copi__read_active
Creating decoders for process `\pin_ctrl.$group_4'.
     1/1: \_ui__rw_copi__dq_oen
Creating decoders for process `\pin_ctrl.$group_3'.
     1/1: \_ui__rw_copi__dq
Creating decoders for process `\pin_ctrl.$group_2'.
     1/1: \_ui__dqm
Creating decoders for process `\pin_ctrl.$group_1'.
     1/1: \_ui__clk_en
Creating decoders for process `\pin_ctrl.$group_0'.
     1/1: \_ui__cmd
Creating decoders for process `\refresher.$group_39'.
     1/1: \delay_fsm_state$39$next
Creating decoders for process `\refresher.$group_38'.
     1/1: \_ui__refresh_in_progress$next
Creating decoders for process `\refresher.$group_37'.
     1/1: \_ui__request_to_refresh_soon$next
Creating decoders for process `\refresher.$group_36'.
     1/1: \controller_refresh_fsm_state$next
Creating decoders for process `\refresher.$group_35'.
     1/1: \shift_timer$34$next
Creating decoders for process `\refresher.$group_34'.
     1/2: \_controller_pin_ui__rw_copi__a$next [12:10]
     2/2: \_controller_pin_ui__rw_copi__a$next [9:0]
Creating decoders for process `\refresher.$group_33'.
     1/1: \delay_fsm_state$38$next
Creating decoders for process `\refresher.$group_32'.
     1/1: \delay_fsm_state$37$next
Creating decoders for process `\refresher.$group_31'.
     1/1: \shift_timer$next
Creating decoders for process `\refresher.$group_30'.
     1/1: \delay_fsm_state$next
Creating decoders for process `\refresher.$group_29'.
     1/1: \delayer_ui__load$2$next
Creating decoders for process `\refresher.$group_28'.
     1/1: \initialise_and_load_mode_register_fsm_state$next
Creating decoders for process `\refresher.$group_27'.
     1/1: \_ui__initialised$next
Creating decoders for process `\refresher.$group_26'.
     1/1: \_ui__refresh_lapsed$next
Creating decoders for process `\refresher.$group_25'.
     1/1: \refreshes_to_do$next
Creating decoders for process `\refresher.$group_24'.
     1/1: \refresh_level$next
Creating decoders for process `\refresher.$group_23'.
     1/1: \_controller_pin_ui__clk_en$next
Creating decoders for process `\refresher.$group_22'.
     1/1: \_controller_pin_ui__cmd$next
Creating decoders for process `\refresher.$group_21'.
     1/1: \_controller_pin_ui__rw_cipo__addr$next
Creating decoders for process `\refresher.$group_20'.
     1/1: \_controller_pin_ui__rw_cipo__ba$next
Creating decoders for process `\refresher.$group_19'.
     1/1: \_controller_pin_ui__rw_cipo__a$next
Creating decoders for process `\refresher.$group_18'.
     1/1: \_controller_pin_ui__rw_cipo__read_active$next
Creating decoders for process `\refresher.$group_17'.
     1/1: \_controller_pin_ui__rw_cipo__dq_oen$next
Creating decoders for process `\refresher.$group_16'.
     1/1: \_controller_pin_ui__rw_cipo__dq$next
Creating decoders for process `\refresher.$group_15'.
     1/1: \controller_pin_ui__rw_copi__addr$next
Creating decoders for process `\refresher.$group_14'.
     1/1: \controller_pin_ui__rw_copi__ba$next
Creating decoders for process `\refresher.$group_13'.
     1/1: \controller_pin_ui__rw_copi__a$next
Creating decoders for process `\refresher.$group_12'.
     1/1: \controller_pin_ui__rw_copi__read_active$next
Creating decoders for process `\refresher.$group_11'.
     1/1: \controller_pin_ui__rw_copi__dq_oen$next
Creating decoders for process `\refresher.$group_10'.
     1/1: \controller_pin_ui__rw_copi__dq$next
Creating decoders for process `\refresher.$group_9'.
     1/1: \controller_pin_ui__dqm$next
Creating decoders for process `\refresher.$group_8'.
     1/1: \controller_pin_ui__clk_en$next
Creating decoders for process `\refresher.$group_7'.
     1/1: \controller_pin_ui__cmd$next
Creating decoders for process `\refresher.$group_6'.
     1/1: \ui__refresh_lapsed$next
Creating decoders for process `\refresher.$group_5'.
     1/1: \ui__refresh_in_progress$next
Creating decoders for process `\refresher.$group_4'.
     1/1: \_ui__enable_refresh$next
Creating decoders for process `\refresher.$group_3'.
     1/1: \ui__request_to_refresh_soon$next
Creating decoders for process `\refresher.$group_2'.
     1/1: \ui__initialised$next
Creating decoders for process `\refresher.$group_1'.
     1/1: \delayer_ui__load$next
Creating decoders for process `\refresher.$group_0'.
     1/1: \delayer_ui__done$1$next
Creating decoders for process `\delayer.$group_3'.
     1/1: \_ui__done$next
Creating decoders for process `\delayer.$group_2'.
     1/1: \countdown$next
Creating decoders for process `\delayer.$group_1'.
     1/1: \_ui__load$next
Creating decoders for process `\delayer.$group_0'.
     1/1: \ui__done$next
Creating decoders for process `\readwriter.$group_84'.
Creating decoders for process `\readwriter.$group_83'.
Creating decoders for process `\readwriter.$group_82'.
Creating decoders for process `\readwriter.$group_81'.
Creating decoders for process `\readwriter.$group_80'.
Creating decoders for process `\readwriter.$group_79'.
Creating decoders for process `\readwriter.$group_78'.
Creating decoders for process `\readwriter.$group_77'.
Creating decoders for process `\readwriter.$group_76'.
Creating decoders for process `\readwriter.$group_75'.
Creating decoders for process `\readwriter.$group_74'.
Creating decoders for process `\readwriter.$group_73'.
Creating decoders for process `\readwriter.$group_72'.
Creating decoders for process `\readwriter.$group_71'.
Creating decoders for process `\readwriter.$group_70'.
Creating decoders for process `\readwriter.$group_69'.
Creating decoders for process `\readwriter.$group_68'.
Creating decoders for process `\readwriter.$group_67'.
     1/1: \read_active$54$next
Creating decoders for process `\readwriter.$group_66'.
     1/1: \rw_bank_3_fsm_state$next
Creating decoders for process `\readwriter.$group_65'.
     1/1: \in_progress$59$next
Creating decoders for process `\readwriter.$group_64'.
     1/1: \data_bus$264$next
Creating decoders for process `\readwriter.$group_63'.
     1/1: \cmd_and_addr_bus$253$next
Creating decoders for process `\readwriter.$group_62'.
     1/1: \dqm$49$next
Creating decoders for process `\readwriter.$group_61'.
     1/1: \readback_bus$44$next
Creating decoders for process `\readwriter.$group_60'.
     1/1: \read_active$53$next
Creating decoders for process `\readwriter.$group_59'.
     1/1: \rw_bank_2_fsm_state$next
Creating decoders for process `\readwriter.$group_58'.
     1/1: \in_progress$58$next
Creating decoders for process `\readwriter.$group_57'.
     1/1: \data_bus$234$next
Creating decoders for process `\readwriter.$group_56'.
     1/1: \cmd_and_addr_bus$223$next
Creating decoders for process `\readwriter.$group_55'.
     1/1: \dqm$48$next
Creating decoders for process `\readwriter.$group_54'.
     1/1: \readback_bus$43$next
Creating decoders for process `\readwriter.$group_53'.
     1/1: \read_active$52$next
Creating decoders for process `\readwriter.$group_52'.
     1/1: \rw_bank_1_fsm_state$next
Creating decoders for process `\readwriter.$group_51'.
     1/1: \in_progress$57$next
Creating decoders for process `\readwriter.$group_50'.
     1/1: \data_bus$204$next
Creating decoders for process `\readwriter.$group_49'.
     1/1: \cmd_and_addr_bus$193$next
Creating decoders for process `\readwriter.$group_48'.
     1/1: \dqm$47$next
Creating decoders for process `\readwriter.$group_47'.
     1/1: \readback_bus$42$next
Creating decoders for process `\readwriter.$group_46'.
     1/1: \read_active$next
Creating decoders for process `\readwriter.$group_45'.
     1/1: \_controller_pin_ui__rw_copi__addr$next
Creating decoders for process `\readwriter.$group_44'.
     1/1: \_controller_pin_ui__rw_copi__dq$next
Creating decoders for process `\readwriter.$group_43'.
     1/1: \rw_bank_0_fsm_state$next
Creating decoders for process `\readwriter.$group_42'.
     1/1: \_controller_pin_ui__rw_copi__a$next
Creating decoders for process `\readwriter.$group_41'.
     1/1: \_controller_pin_ui__rw_copi__ba$next
Creating decoders for process `\readwriter.$group_40'.
     1/1: \in_progress$next
Creating decoders for process `\readwriter.$group_39'.
     1/1: \data_bus$next
Creating decoders for process `\readwriter.$group_38'.
     1/1: \cmd_and_addr_bus$next
Creating decoders for process `\readwriter.$group_37'.
     1/1: \dqm$next
Creating decoders for process `\readwriter.$group_36'.
     1/1: \readback_bus$next
Creating decoders for process `\readwriter.$group_35'.
Creating decoders for process `\readwriter.$group_34'.
Creating decoders for process `\readwriter.$group_33'.
Creating decoders for process `\readwriter.$group_32'.
Creating decoders for process `\readwriter.$group_31'.
     1/1: \burst_index$next
Creating decoders for process `\readwriter.$group_30'.
     1/1: \data$next
Creating decoders for process `\readwriter.$group_27'.
     1/4: \row$next
     2/4: \col$next [8:3]
     3/4: \bank$next
     4/4: \col$next [2:0]
Creating decoders for process `\readwriter.$group_26'.
     1/1: \_ui__r_cipo__r_data$next
Creating decoders for process `\readwriter.$group_25'.
     1/1: \_ui__r_cipo__addr$next
Creating decoders for process `\readwriter.$group_24'.
     1/1: \_ui__r_cipo__read_active$next
Creating decoders for process `\readwriter.$group_23'.
     1/1: \_controller_pin_ui__rw_cipo__addr$next
Creating decoders for process `\readwriter.$group_22'.
     1/1: \_controller_pin_ui__rw_cipo__ba$next
Creating decoders for process `\readwriter.$group_21'.
     1/1: \_controller_pin_ui__rw_cipo__a$next
Creating decoders for process `\readwriter.$group_20'.
     1/1: \_controller_pin_ui__rw_cipo__read_active$next
Creating decoders for process `\readwriter.$group_19'.
     1/1: \_controller_pin_ui__rw_cipo__dq_oen$next
Creating decoders for process `\readwriter.$group_18'.
     1/1: \_controller_pin_ui__rw_cipo__dq$next
Creating decoders for process `\readwriter.$group_17'.
     1/1: \controller_pin_ui__rw_copi__addr$next
Creating decoders for process `\readwriter.$group_16'.
     1/1: \controller_pin_ui__rw_copi__ba$next
Creating decoders for process `\readwriter.$group_15'.
     1/1: \controller_pin_ui__rw_copi__a$next
Creating decoders for process `\readwriter.$group_14'.
     1/1: \controller_pin_ui__rw_copi__read_active$next
Creating decoders for process `\readwriter.$group_13'.
     1/1: \controller_pin_ui__rw_copi__dq_oen$next
Creating decoders for process `\readwriter.$group_12'.
     1/1: \controller_pin_ui__rw_copi__dq$next
Creating decoders for process `\readwriter.$group_11'.
     1/1: \controller_pin_ui__dqm$next
Creating decoders for process `\readwriter.$group_10'.
     1/1: \controller_pin_ui__clk_en$next
Creating decoders for process `\readwriter.$group_9'.
     1/1: \controller_pin_ui__cmd$next
Creating decoders for process `\readwriter.$group_8'.
     1/1: \ui__in_progress$next
Creating decoders for process `\readwriter.$group_7'.
     1/1: \ui__r_cipo__r_data$next
Creating decoders for process `\readwriter.$group_6'.
     1/1: \ui__r_cipo__addr$next
Creating decoders for process `\readwriter.$group_5'.
     1/1: \ui__r_cipo__read_active$next
Creating decoders for process `\readwriter.$group_4'.
     1/1: \_ui__rw_copi__w_data$next
Creating decoders for process `\readwriter.$group_3'.
     1/1: \_ui__rw_copi__addr$next
Creating decoders for process `\readwriter.$group_2'.
     1/1: \_ui__rw_copi__task$next
Creating decoders for process `\readwriter.$group_1'.
     1/1: \_controller_pin_ui__clk_en$next
Creating decoders for process `\readwriter.$group_0'.
     1/1: \_controller_pin_ui__cmd$next
Creating decoders for process `\i_button_ffsync.$group_2'.
Creating decoders for process `\i_button_ffsync.$group_1'.
Creating decoders for process `\i_button_ffsync.$group_0'.

2.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

2.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$1691' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1692' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1693' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1694' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1695' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1696' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1697' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).

2.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 2 empty switches in `\top.$group_12'.
Removing empty process `top.$group_12'.
Found and cleaned up 2 empty switches in `\top.$group_11'.
Removing empty process `top.$group_11'.
Found and cleaned up 1 empty switch in `\top.$group_10'.
Removing empty process `top.$group_10'.
Found and cleaned up 1 empty switch in `\top.$group_9'.
Removing empty process `top.$group_9'.
Found and cleaned up 1 empty switch in `\top.$group_8'.
Removing empty process `top.$group_8'.
Found and cleaned up 1 empty switch in `\top.$group_7'.
Removing empty process `top.$group_7'.
Found and cleaned up 1 empty switch in `\top.$group_6'.
Removing empty process `top.$group_6'.
Found and cleaned up 1 empty switch in `\top.$group_5'.
Removing empty process `top.$group_5'.
Found and cleaned up 1 empty switch in `\top.$group_4'.
Removing empty process `top.$group_4'.
Found and cleaned up 1 empty switch in `\top.$group_3'.
Removing empty process `top.$group_3'.
Found and cleaned up 1 empty switch in `\top.$group_2'.
Removing empty process `top.$group_2'.
Found and cleaned up 1 empty switch in `\top.$group_1'.
Removing empty process `top.$group_1'.
Found and cleaned up 1 empty switch in `\top.$group_0'.
Removing empty process `top.$group_0'.
Removing empty process `pin_sdram_0__cas.$group_0'.
Removing empty process `pin_sdram_0__ras.$group_0'.
Removing empty process `pin_sdram_0__we.$group_0'.
Removing empty process `pin_sdram_0__cs.$group_0'.
Removing empty process `pin_button_pwr_0.$group_0'.
Removing empty process `pin_esp32_spi_0__gpio5_cs.$group_0'.
Found and cleaned up 2 empty switches in `\tb.$group_4'.
Removing empty process `tb.$group_4'.
Found and cleaned up 4 empty switches in `\tb.$group_3'.
Removing empty process `tb.$group_3'.
Found and cleaned up 3 empty switches in `\tb.$group_2'.
Removing empty process `tb.$group_2'.
Found and cleaned up 3 empty switches in `\tb.$group_1'.
Removing empty process `tb.$group_1'.
Found and cleaned up 5 empty switches in `\tb.$group_0'.
Removing empty process `tb.$group_0'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_79'.
Removing empty process `interface_fifo.$group_79'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_78'.
Removing empty process `interface_fifo.$group_78'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_77'.
Removing empty process `interface_fifo.$group_77'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_76'.
Removing empty process `interface_fifo.$group_76'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_75'.
Removing empty process `interface_fifo.$group_75'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_74'.
Removing empty process `interface_fifo.$group_74'.
Found and cleaned up 6 empty switches in `\interface_fifo.$group_73'.
Removing empty process `interface_fifo.$group_73'.
Found and cleaned up 4 empty switches in `\interface_fifo.$group_72'.
Removing empty process `interface_fifo.$group_72'.
Found and cleaned up 2 empty switches in `\interface_fifo.$group_71'.
Removing empty process `interface_fifo.$group_71'.
Found and cleaned up 2 empty switches in `\interface_fifo.$group_70'.
Removing empty process `interface_fifo.$group_70'.
Found and cleaned up 4 empty switches in `\interface_fifo.$group_69'.
Removing empty process `interface_fifo.$group_69'.
Found and cleaned up 4 empty switches in `\interface_fifo.$group_68'.
Removing empty process `interface_fifo.$group_68'.
Found and cleaned up 16 empty switches in `\interface_fifo.$group_67'.
Removing empty process `interface_fifo.$group_67'.
Found and cleaned up 3 empty switches in `\interface_fifo.$group_66'.
Removing empty process `interface_fifo.$group_66'.
Found and cleaned up 3 empty switches in `\interface_fifo.$group_65'.
Removing empty process `interface_fifo.$group_65'.
Found and cleaned up 3 empty switches in `\interface_fifo.$group_64'.
Removing empty process `interface_fifo.$group_64'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_63'.
Removing empty process `interface_fifo.$group_63'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_62'.
Removing empty process `interface_fifo.$group_62'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_61'.
Removing empty process `interface_fifo.$group_61'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_60'.
Removing empty process `interface_fifo.$group_60'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_59'.
Removing empty process `interface_fifo.$group_59'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_58'.
Removing empty process `interface_fifo.$group_58'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_57'.
Removing empty process `interface_fifo.$group_57'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_56'.
Removing empty process `interface_fifo.$group_56'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_55'.
Removing empty process `interface_fifo.$group_55'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_54'.
Removing empty process `interface_fifo.$group_54'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_53'.
Removing empty process `interface_fifo.$group_53'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_52'.
Removing empty process `interface_fifo.$group_52'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_51'.
Removing empty process `interface_fifo.$group_51'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_50'.
Removing empty process `interface_fifo.$group_50'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_49'.
Removing empty process `interface_fifo.$group_49'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_48'.
Removing empty process `interface_fifo.$group_48'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_47'.
Removing empty process `interface_fifo.$group_47'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_46'.
Removing empty process `interface_fifo.$group_46'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_45'.
Removing empty process `interface_fifo.$group_45'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_44'.
Removing empty process `interface_fifo.$group_44'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_43'.
Removing empty process `interface_fifo.$group_43'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_42'.
Removing empty process `interface_fifo.$group_42'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_41'.
Removing empty process `interface_fifo.$group_41'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_40'.
Removing empty process `interface_fifo.$group_40'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_39'.
Removing empty process `interface_fifo.$group_39'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_38'.
Removing empty process `interface_fifo.$group_38'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_37'.
Removing empty process `interface_fifo.$group_37'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_36'.
Removing empty process `interface_fifo.$group_36'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_35'.
Removing empty process `interface_fifo.$group_35'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_34'.
Removing empty process `interface_fifo.$group_34'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_33'.
Removing empty process `interface_fifo.$group_33'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_32'.
Removing empty process `interface_fifo.$group_32'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_31'.
Removing empty process `interface_fifo.$group_31'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_30'.
Removing empty process `interface_fifo.$group_30'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_29'.
Removing empty process `interface_fifo.$group_29'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_28'.
Removing empty process `interface_fifo.$group_28'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_27'.
Removing empty process `interface_fifo.$group_27'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_26'.
Removing empty process `interface_fifo.$group_26'.
Found and cleaned up 3 empty switches in `\interface_fifo.$group_25'.
Removing empty process `interface_fifo.$group_25'.
Found and cleaned up 4 empty switches in `\interface_fifo.$group_24'.
Removing empty process `interface_fifo.$group_24'.
Found and cleaned up 4 empty switches in `\interface_fifo.$group_23'.
Removing empty process `interface_fifo.$group_23'.
Found and cleaned up 4 empty switches in `\interface_fifo.$group_22'.
Removing empty process `interface_fifo.$group_22'.
Found and cleaned up 5 empty switches in `\interface_fifo.$group_21'.
Removing empty process `interface_fifo.$group_21'.
Removing empty process `interface_fifo.$group_20'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_19'.
Removing empty process `interface_fifo.$group_19'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_18'.
Removing empty process `interface_fifo.$group_18'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_17'.
Removing empty process `interface_fifo.$group_17'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_16'.
Removing empty process `interface_fifo.$group_16'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_15'.
Removing empty process `interface_fifo.$group_15'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_14'.
Removing empty process `interface_fifo.$group_14'.
Found and cleaned up 1 empty switch in `\interface_fifo.$group_13'.
Removing empty process `interface_fifo.$group_13'.
Found and cleaned up 2 empty switches in `\interface_fifo.$group_12'.
Removing empty process `interface_fifo.$group_12'.
Removing empty process `interface_fifo.$group_11'.
Removing empty process `interface_fifo.$group_10'.
Removing empty process `interface_fifo.$group_9'.
Removing empty process `interface_fifo.$group_8'.
Removing empty process `interface_fifo.$group_7'.
Removing empty process `interface_fifo.$group_6'.
Removing empty process `interface_fifo.$group_5'.
Removing empty process `interface_fifo.$group_4'.
Removing empty process `interface_fifo.$group_3'.
Removing empty process `interface_fifo.$group_2'.
Removing empty process `interface_fifo.$group_1'.
Removing empty process `interface_fifo.$group_0'.
Found and cleaned up 2 empty switches in `\fifo_dst_async.$group_25'.
Removing empty process `fifo_dst_async.$group_25'.
Removing empty process `fifo_dst_async.$group_24'.
Removing empty process `fifo_dst_async.$group_23'.
Removing empty process `fifo_dst_async.$group_22'.
Removing empty process `fifo_dst_async.$group_21'.
Removing empty process `fifo_dst_async.$group_20'.
Removing empty process `fifo_dst_async.$group_19'.
Removing empty process `fifo_dst_async.$group_18'.
Removing empty process `fifo_dst_async.$group_17'.
Removing empty process `fifo_dst_async.$group_16'.
Removing empty process `fifo_dst_async.$group_15'.
Found and cleaned up 1 empty switch in `\fifo_dst_async.$group_14'.
Removing empty process `fifo_dst_async.$group_14'.
Found and cleaned up 1 empty switch in `\fifo_dst_async.$group_13'.
Removing empty process `fifo_dst_async.$group_13'.
Removing empty process `fifo_dst_async.$group_12'.
Removing empty process `fifo_dst_async.$group_11'.
Removing empty process `fifo_dst_async.$group_10'.
Found and cleaned up 1 empty switch in `\fifo_dst_async.$group_9'.
Removing empty process `fifo_dst_async.$group_9'.
Removing empty process `fifo_dst_async.$group_8'.
Found and cleaned up 1 empty switch in `\fifo_dst_async.$group_7'.
Removing empty process `fifo_dst_async.$group_7'.
Removing empty process `fifo_dst_async.$group_6'.
Found and cleaned up 1 empty switch in `\fifo_dst_async.$group_5'.
Removing empty process `fifo_dst_async.$group_5'.
Removing empty process `fifo_dst_async.$group_4'.
Found and cleaned up 1 empty switch in `\fifo_dst_async.$group_3'.
Removing empty process `fifo_dst_async.$group_3'.
Removing empty process `fifo_dst_async.$group_2'.
Found and cleaned up 1 empty switch in `\fifo_dst_async.$group_1'.
Removing empty process `fifo_dst_async.$group_1'.
Removing empty process `fifo_dst_async.$group_0'.
Removing empty process `rst_dec$8.$group_0'.
Removing empty process `rst_cdc$7.$group_4'.
Removing empty process `rst_cdc$7.$group_3'.
Removing empty process `rst_cdc$7.$group_2'.
Found and cleaned up 1 empty switch in `\rst_cdc$7.$group_1'.
Removing empty process `rst_cdc$7.$group_1'.
Found and cleaned up 1 empty switch in `\rst_cdc$7.$group_0'.
Removing empty process `rst_cdc$7.$group_0'.
Removing empty process `produce_dec$6.$group_0'.
Removing empty process `consume_dec$5.$group_0'.
Removing empty process `consume_cdc$4.$group_2'.
Removing empty process `consume_cdc$4.$group_1'.
Removing empty process `consume_cdc$4.$group_0'.
Removing empty process `consume_enc$3.$group_0'.
Removing empty process `produce_cdc$2.$group_2'.
Removing empty process `produce_cdc$2.$group_1'.
Removing empty process `produce_cdc$2.$group_0'.
Removing empty process `produce_enc$1.$group_0'.
Found and cleaned up 2 empty switches in `\fifo_src_async.$group_25'.
Removing empty process `fifo_src_async.$group_25'.
Removing empty process `fifo_src_async.$group_24'.
Removing empty process `fifo_src_async.$group_23'.
Removing empty process `fifo_src_async.$group_22'.
Removing empty process `fifo_src_async.$group_21'.
Removing empty process `fifo_src_async.$group_20'.
Removing empty process `fifo_src_async.$group_19'.
Removing empty process `fifo_src_async.$group_18'.
Removing empty process `fifo_src_async.$group_17'.
Removing empty process `fifo_src_async.$group_16'.
Removing empty process `fifo_src_async.$group_15'.
Found and cleaned up 1 empty switch in `\fifo_src_async.$group_14'.
Removing empty process `fifo_src_async.$group_14'.
Found and cleaned up 1 empty switch in `\fifo_src_async.$group_13'.
Removing empty process `fifo_src_async.$group_13'.
Removing empty process `fifo_src_async.$group_12'.
Removing empty process `fifo_src_async.$group_11'.
Removing empty process `fifo_src_async.$group_10'.
Found and cleaned up 1 empty switch in `\fifo_src_async.$group_9'.
Removing empty process `fifo_src_async.$group_9'.
Removing empty process `fifo_src_async.$group_8'.
Found and cleaned up 1 empty switch in `\fifo_src_async.$group_7'.
Removing empty process `fifo_src_async.$group_7'.
Removing empty process `fifo_src_async.$group_6'.
Found and cleaned up 1 empty switch in `\fifo_src_async.$group_5'.
Removing empty process `fifo_src_async.$group_5'.
Removing empty process `fifo_src_async.$group_4'.
Found and cleaned up 1 empty switch in `\fifo_src_async.$group_3'.
Removing empty process `fifo_src_async.$group_3'.
Removing empty process `fifo_src_async.$group_2'.
Found and cleaned up 1 empty switch in `\fifo_src_async.$group_1'.
Removing empty process `fifo_src_async.$group_1'.
Removing empty process `fifo_src_async.$group_0'.
Removing empty process `rst_dec.$group_0'.
Removing empty process `rst_cdc.$group_4'.
Removing empty process `rst_cdc.$group_3'.
Removing empty process `rst_cdc.$group_2'.
Found and cleaned up 1 empty switch in `\rst_cdc.$group_1'.
Removing empty process `rst_cdc.$group_1'.
Found and cleaned up 1 empty switch in `\rst_cdc.$group_0'.
Removing empty process `rst_cdc.$group_0'.
Removing empty process `produce_dec.$group_0'.
Removing empty process `consume_dec.$group_0'.
Removing empty process `consume_cdc.$group_2'.
Removing empty process `consume_cdc.$group_1'.
Removing empty process `consume_cdc.$group_0'.
Removing empty process `consume_enc.$group_0'.
Removing empty process `produce_cdc.$group_2'.
Removing empty process `produce_cdc.$group_1'.
Removing empty process `produce_cdc.$group_0'.
Removing empty process `produce_enc.$group_0'.
Found and cleaned up 3 empty switches in `\fifo_dst.$group_11'.
Removing empty process `fifo_dst.$group_11'.
Found and cleaned up 2 empty switches in `\fifo_dst.$group_10'.
Removing empty process `fifo_dst.$group_10'.
Removing empty process `fifo_dst.$group_9'.
Removing empty process `fifo_dst.$group_8'.
Found and cleaned up 2 empty switches in `\fifo_dst.$group_7'.
Removing empty process `fifo_dst.$group_7'.
Removing empty process `fifo_dst.$group_6'.
Removing empty process `fifo_dst.$group_5'.
Removing empty process `fifo_dst.$group_4'.
Removing empty process `fifo_dst.$group_3'.
Removing empty process `fifo_dst.$group_2'.
Removing empty process `fifo_dst.$group_1'.
Removing empty process `fifo_dst.$group_0'.
Found and cleaned up 3 empty switches in `\fifo_src.$group_11'.
Removing empty process `fifo_src.$group_11'.
Found and cleaned up 2 empty switches in `\fifo_src.$group_10'.
Removing empty process `fifo_src.$group_10'.
Removing empty process `fifo_src.$group_9'.
Removing empty process `fifo_src.$group_8'.
Found and cleaned up 2 empty switches in `\fifo_src.$group_7'.
Removing empty process `fifo_src.$group_7'.
Removing empty process `fifo_src.$group_6'.
Removing empty process `fifo_src.$group_5'.
Removing empty process `fifo_src.$group_4'.
Removing empty process `fifo_src.$group_3'.
Removing empty process `fifo_src.$group_2'.
Removing empty process `fifo_src.$group_1'.
Removing empty process `fifo_src.$group_0'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_55'.
Removing empty process `pin_ctrl.$group_55'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_54'.
Removing empty process `pin_ctrl.$group_54'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_53'.
Removing empty process `pin_ctrl.$group_53'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_52'.
Removing empty process `pin_ctrl.$group_52'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_51'.
Removing empty process `pin_ctrl.$group_51'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_50'.
Removing empty process `pin_ctrl.$group_50'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_49'.
Removing empty process `pin_ctrl.$group_49'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_48'.
Removing empty process `pin_ctrl.$group_48'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_47'.
Removing empty process `pin_ctrl.$group_47'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_46'.
Removing empty process `pin_ctrl.$group_46'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_45'.
Removing empty process `pin_ctrl.$group_45'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_44'.
Removing empty process `pin_ctrl.$group_44'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_43'.
Removing empty process `pin_ctrl.$group_43'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_42'.
Removing empty process `pin_ctrl.$group_42'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_41'.
Removing empty process `pin_ctrl.$group_41'.
Removing empty process `pin_ctrl.$group_40'.
Removing empty process `pin_ctrl.$group_39'.
Found and cleaned up 2 empty switches in `\pin_ctrl.$group_38'.
Removing empty process `pin_ctrl.$group_38'.
Found and cleaned up 2 empty switches in `\pin_ctrl.$group_37'.
Removing empty process `pin_ctrl.$group_37'.
Found and cleaned up 2 empty switches in `\pin_ctrl.$group_36'.
Removing empty process `pin_ctrl.$group_36'.
Found and cleaned up 2 empty switches in `\pin_ctrl.$group_35'.
Removing empty process `pin_ctrl.$group_35'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_34'.
Removing empty process `pin_ctrl.$group_34'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_33'.
Removing empty process `pin_ctrl.$group_33'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_32'.
Removing empty process `pin_ctrl.$group_32'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_31'.
Removing empty process `pin_ctrl.$group_31'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_30'.
Removing empty process `pin_ctrl.$group_30'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_29'.
Removing empty process `pin_ctrl.$group_29'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_28'.
Removing empty process `pin_ctrl.$group_28'.
Found and cleaned up 2 empty switches in `\pin_ctrl.$group_27'.
Removing empty process `pin_ctrl.$group_27'.
Found and cleaned up 2 empty switches in `\pin_ctrl.$group_26'.
Removing empty process `pin_ctrl.$group_26'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_25'.
Removing empty process `pin_ctrl.$group_25'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_24'.
Removing empty process `pin_ctrl.$group_24'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_23'.
Removing empty process `pin_ctrl.$group_23'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_22'.
Removing empty process `pin_ctrl.$group_22'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_21'.
Removing empty process `pin_ctrl.$group_21'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_20'.
Removing empty process `pin_ctrl.$group_20'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_19'.
Removing empty process `pin_ctrl.$group_19'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_18'.
Removing empty process `pin_ctrl.$group_18'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_17'.
Removing empty process `pin_ctrl.$group_17'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_16'.
Removing empty process `pin_ctrl.$group_16'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_15'.
Removing empty process `pin_ctrl.$group_15'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_14'.
Removing empty process `pin_ctrl.$group_14'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_13'.
Removing empty process `pin_ctrl.$group_13'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_12'.
Removing empty process `pin_ctrl.$group_12'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_11'.
Removing empty process `pin_ctrl.$group_11'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_10'.
Removing empty process `pin_ctrl.$group_10'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_9'.
Removing empty process `pin_ctrl.$group_9'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_8'.
Removing empty process `pin_ctrl.$group_8'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_7'.
Removing empty process `pin_ctrl.$group_7'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_6'.
Removing empty process `pin_ctrl.$group_6'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_5'.
Removing empty process `pin_ctrl.$group_5'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_4'.
Removing empty process `pin_ctrl.$group_4'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_3'.
Removing empty process `pin_ctrl.$group_3'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_2'.
Removing empty process `pin_ctrl.$group_2'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_1'.
Removing empty process `pin_ctrl.$group_1'.
Found and cleaned up 1 empty switch in `\pin_ctrl.$group_0'.
Removing empty process `pin_ctrl.$group_0'.
Found and cleaned up 4 empty switches in `\refresher.$group_39'.
Removing empty process `refresher.$group_39'.
Found and cleaned up 4 empty switches in `\refresher.$group_38'.
Removing empty process `refresher.$group_38'.
Found and cleaned up 2 empty switches in `\refresher.$group_37'.
Removing empty process `refresher.$group_37'.
Found and cleaned up 8 empty switches in `\refresher.$group_36'.
Removing empty process `refresher.$group_36'.
Found and cleaned up 4 empty switches in `\refresher.$group_35'.
Removing empty process `refresher.$group_35'.
Found and cleaned up 3 empty switches in `\refresher.$group_34'.
Removing empty process `refresher.$group_34'.
Found and cleaned up 5 empty switches in `\refresher.$group_33'.
Removing empty process `refresher.$group_33'.
Found and cleaned up 5 empty switches in `\refresher.$group_32'.
Removing empty process `refresher.$group_32'.
Found and cleaned up 4 empty switches in `\refresher.$group_31'.
Removing empty process `refresher.$group_31'.
Found and cleaned up 5 empty switches in `\refresher.$group_30'.
Removing empty process `refresher.$group_30'.
Found and cleaned up 7 empty switches in `\refresher.$group_29'.
Removing empty process `refresher.$group_29'.
Found and cleaned up 8 empty switches in `\refresher.$group_28'.
Removing empty process `refresher.$group_28'.
Found and cleaned up 4 empty switches in `\refresher.$group_27'.
Removing empty process `refresher.$group_27'.
Found and cleaned up 1 empty switch in `\refresher.$group_26'.
Removing empty process `refresher.$group_26'.
Found and cleaned up 3 empty switches in `\refresher.$group_25'.
Removing empty process `refresher.$group_25'.
Found and cleaned up 5 empty switches in `\refresher.$group_24'.
Removing empty process `refresher.$group_24'.
Found and cleaned up 1 empty switch in `\refresher.$group_23'.
Removing empty process `refresher.$group_23'.
Found and cleaned up 3 empty switches in `\refresher.$group_22'.
Removing empty process `refresher.$group_22'.
Found and cleaned up 1 empty switch in `\refresher.$group_21'.
Removing empty process `refresher.$group_21'.
Found and cleaned up 1 empty switch in `\refresher.$group_20'.
Removing empty process `refresher.$group_20'.
Found and cleaned up 1 empty switch in `\refresher.$group_19'.
Removing empty process `refresher.$group_19'.
Found and cleaned up 1 empty switch in `\refresher.$group_18'.
Removing empty process `refresher.$group_18'.
Found and cleaned up 1 empty switch in `\refresher.$group_17'.
Removing empty process `refresher.$group_17'.
Found and cleaned up 1 empty switch in `\refresher.$group_16'.
Removing empty process `refresher.$group_16'.
Found and cleaned up 1 empty switch in `\refresher.$group_15'.
Removing empty process `refresher.$group_15'.
Found and cleaned up 1 empty switch in `\refresher.$group_14'.
Removing empty process `refresher.$group_14'.
Found and cleaned up 1 empty switch in `\refresher.$group_13'.
Removing empty process `refresher.$group_13'.
Found and cleaned up 1 empty switch in `\refresher.$group_12'.
Removing empty process `refresher.$group_12'.
Found and cleaned up 1 empty switch in `\refresher.$group_11'.
Removing empty process `refresher.$group_11'.
Found and cleaned up 1 empty switch in `\refresher.$group_10'.
Removing empty process `refresher.$group_10'.
Found and cleaned up 1 empty switch in `\refresher.$group_9'.
Removing empty process `refresher.$group_9'.
Found and cleaned up 1 empty switch in `\refresher.$group_8'.
Removing empty process `refresher.$group_8'.
Found and cleaned up 1 empty switch in `\refresher.$group_7'.
Removing empty process `refresher.$group_7'.
Found and cleaned up 1 empty switch in `\refresher.$group_6'.
Removing empty process `refresher.$group_6'.
Found and cleaned up 1 empty switch in `\refresher.$group_5'.
Removing empty process `refresher.$group_5'.
Found and cleaned up 1 empty switch in `\refresher.$group_4'.
Removing empty process `refresher.$group_4'.
Found and cleaned up 1 empty switch in `\refresher.$group_3'.
Removing empty process `refresher.$group_3'.
Found and cleaned up 1 empty switch in `\refresher.$group_2'.
Removing empty process `refresher.$group_2'.
Found and cleaned up 1 empty switch in `\refresher.$group_1'.
Removing empty process `refresher.$group_1'.
Found and cleaned up 1 empty switch in `\refresher.$group_0'.
Removing empty process `refresher.$group_0'.
Found and cleaned up 1 empty switch in `\delayer.$group_3'.
Removing empty process `delayer.$group_3'.
Found and cleaned up 2 empty switches in `\delayer.$group_2'.
Removing empty process `delayer.$group_2'.
Found and cleaned up 1 empty switch in `\delayer.$group_1'.
Removing empty process `delayer.$group_1'.
Found and cleaned up 1 empty switch in `\delayer.$group_0'.
Removing empty process `delayer.$group_0'.
Removing empty process `readwriter.$group_84'.
Removing empty process `readwriter.$group_83'.
Removing empty process `readwriter.$group_82'.
Removing empty process `readwriter.$group_81'.
Removing empty process `readwriter.$group_80'.
Removing empty process `readwriter.$group_79'.
Removing empty process `readwriter.$group_78'.
Removing empty process `readwriter.$group_77'.
Removing empty process `readwriter.$group_76'.
Removing empty process `readwriter.$group_75'.
Removing empty process `readwriter.$group_74'.
Removing empty process `readwriter.$group_73'.
Removing empty process `readwriter.$group_72'.
Removing empty process `readwriter.$group_71'.
Removing empty process `readwriter.$group_70'.
Removing empty process `readwriter.$group_69'.
Removing empty process `readwriter.$group_68'.
Found and cleaned up 2 empty switches in `\readwriter.$group_67'.
Removing empty process `readwriter.$group_67'.
Found and cleaned up 4 empty switches in `\readwriter.$group_66'.
Removing empty process `readwriter.$group_66'.
Found and cleaned up 1 empty switch in `\readwriter.$group_65'.
Removing empty process `readwriter.$group_65'.
Found and cleaned up 2 empty switches in `\readwriter.$group_64'.
Removing empty process `readwriter.$group_64'.
Found and cleaned up 3 empty switches in `\readwriter.$group_63'.
Removing empty process `readwriter.$group_63'.
Found and cleaned up 2 empty switches in `\readwriter.$group_62'.
Removing empty process `readwriter.$group_62'.
Found and cleaned up 1 empty switch in `\readwriter.$group_61'.
Removing empty process `readwriter.$group_61'.
Found and cleaned up 2 empty switches in `\readwriter.$group_60'.
Removing empty process `readwriter.$group_60'.
Found and cleaned up 4 empty switches in `\readwriter.$group_59'.
Removing empty process `readwriter.$group_59'.
Found and cleaned up 1 empty switch in `\readwriter.$group_58'.
Removing empty process `readwriter.$group_58'.
Found and cleaned up 2 empty switches in `\readwriter.$group_57'.
Removing empty process `readwriter.$group_57'.
Found and cleaned up 3 empty switches in `\readwriter.$group_56'.
Removing empty process `readwriter.$group_56'.
Found and cleaned up 2 empty switches in `\readwriter.$group_55'.
Removing empty process `readwriter.$group_55'.
Found and cleaned up 1 empty switch in `\readwriter.$group_54'.
Removing empty process `readwriter.$group_54'.
Found and cleaned up 2 empty switches in `\readwriter.$group_53'.
Removing empty process `readwriter.$group_53'.
Found and cleaned up 4 empty switches in `\readwriter.$group_52'.
Removing empty process `readwriter.$group_52'.
Found and cleaned up 1 empty switch in `\readwriter.$group_51'.
Removing empty process `readwriter.$group_51'.
Found and cleaned up 2 empty switches in `\readwriter.$group_50'.
Removing empty process `readwriter.$group_50'.
Found and cleaned up 3 empty switches in `\readwriter.$group_49'.
Removing empty process `readwriter.$group_49'.
Found and cleaned up 2 empty switches in `\readwriter.$group_48'.
Removing empty process `readwriter.$group_48'.
Found and cleaned up 1 empty switch in `\readwriter.$group_47'.
Removing empty process `readwriter.$group_47'.
Found and cleaned up 2 empty switches in `\readwriter.$group_46'.
Removing empty process `readwriter.$group_46'.
Found and cleaned up 5 empty switches in `\readwriter.$group_45'.
Removing empty process `readwriter.$group_45'.
Found and cleaned up 5 empty switches in `\readwriter.$group_44'.
Removing empty process `readwriter.$group_44'.
Found and cleaned up 4 empty switches in `\readwriter.$group_43'.
Removing empty process `readwriter.$group_43'.
Found and cleaned up 9 empty switches in `\readwriter.$group_42'.
Removing empty process `readwriter.$group_42'.
Found and cleaned up 9 empty switches in `\readwriter.$group_41'.
Removing empty process `readwriter.$group_41'.
Found and cleaned up 1 empty switch in `\readwriter.$group_40'.
Removing empty process `readwriter.$group_40'.
Found and cleaned up 2 empty switches in `\readwriter.$group_39'.
Removing empty process `readwriter.$group_39'.
Found and cleaned up 3 empty switches in `\readwriter.$group_38'.
Removing empty process `readwriter.$group_38'.
Found and cleaned up 2 empty switches in `\readwriter.$group_37'.
Removing empty process `readwriter.$group_37'.
Found and cleaned up 1 empty switch in `\readwriter.$group_36'.
Removing empty process `readwriter.$group_36'.
Removing empty process `readwriter.$group_35'.
Removing empty process `readwriter.$group_34'.
Removing empty process `readwriter.$group_33'.
Removing empty process `readwriter.$group_32'.
Found and cleaned up 1 empty switch in `\readwriter.$group_31'.
Removing empty process `readwriter.$group_31'.
Found and cleaned up 1 empty switch in `\readwriter.$group_30'.
Removing empty process `readwriter.$group_30'.
Found and cleaned up 1 empty switch in `\readwriter.$group_27'.
Removing empty process `readwriter.$group_27'.
Found and cleaned up 1 empty switch in `\readwriter.$group_26'.
Removing empty process `readwriter.$group_26'.
Found and cleaned up 1 empty switch in `\readwriter.$group_25'.
Removing empty process `readwriter.$group_25'.
Found and cleaned up 1 empty switch in `\readwriter.$group_24'.
Removing empty process `readwriter.$group_24'.
Found and cleaned up 1 empty switch in `\readwriter.$group_23'.
Removing empty process `readwriter.$group_23'.
Found and cleaned up 1 empty switch in `\readwriter.$group_22'.
Removing empty process `readwriter.$group_22'.
Found and cleaned up 1 empty switch in `\readwriter.$group_21'.
Removing empty process `readwriter.$group_21'.
Found and cleaned up 1 empty switch in `\readwriter.$group_20'.
Removing empty process `readwriter.$group_20'.
Found and cleaned up 1 empty switch in `\readwriter.$group_19'.
Removing empty process `readwriter.$group_19'.
Found and cleaned up 1 empty switch in `\readwriter.$group_18'.
Removing empty process `readwriter.$group_18'.
Found and cleaned up 1 empty switch in `\readwriter.$group_17'.
Removing empty process `readwriter.$group_17'.
Found and cleaned up 1 empty switch in `\readwriter.$group_16'.
Removing empty process `readwriter.$group_16'.
Found and cleaned up 1 empty switch in `\readwriter.$group_15'.
Removing empty process `readwriter.$group_15'.
Found and cleaned up 1 empty switch in `\readwriter.$group_14'.
Removing empty process `readwriter.$group_14'.
Found and cleaned up 1 empty switch in `\readwriter.$group_13'.
Removing empty process `readwriter.$group_13'.
Found and cleaned up 1 empty switch in `\readwriter.$group_12'.
Removing empty process `readwriter.$group_12'.
Found and cleaned up 1 empty switch in `\readwriter.$group_11'.
Removing empty process `readwriter.$group_11'.
Found and cleaned up 1 empty switch in `\readwriter.$group_10'.
Removing empty process `readwriter.$group_10'.
Found and cleaned up 1 empty switch in `\readwriter.$group_9'.
Removing empty process `readwriter.$group_9'.
Found and cleaned up 1 empty switch in `\readwriter.$group_8'.
Removing empty process `readwriter.$group_8'.
Found and cleaned up 1 empty switch in `\readwriter.$group_7'.
Removing empty process `readwriter.$group_7'.
Found and cleaned up 1 empty switch in `\readwriter.$group_6'.
Removing empty process `readwriter.$group_6'.
Found and cleaned up 1 empty switch in `\readwriter.$group_5'.
Removing empty process `readwriter.$group_5'.
Found and cleaned up 1 empty switch in `\readwriter.$group_4'.
Removing empty process `readwriter.$group_4'.
Found and cleaned up 1 empty switch in `\readwriter.$group_3'.
Removing empty process `readwriter.$group_3'.
Found and cleaned up 1 empty switch in `\readwriter.$group_2'.
Removing empty process `readwriter.$group_2'.
Found and cleaned up 1 empty switch in `\readwriter.$group_1'.
Removing empty process `readwriter.$group_1'.
Found and cleaned up 9 empty switches in `\readwriter.$group_0'.
Removing empty process `readwriter.$group_0'.
Removing empty process `i_button_ffsync.$group_2'.
Removing empty process `i_button_ffsync.$group_1'.
Removing empty process `i_button_ffsync.$group_0'.
Cleaned up 481 empty switches.

2.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~34 debug messages>
Optimizing module pin_sdram_0__dqm.
Optimizing module pin_sdram_0__dq.
Optimizing module pin_sdram_0__a.
Optimizing module pin_sdram_0__ba.
Optimizing module pin_sdram_0__cas.
Optimizing module pin_sdram_0__ras.
Optimizing module pin_sdram_0__we.
Optimizing module pin_sdram_0__cs.
Optimizing module pin_sdram_0__clk_en.
Optimizing module pin_sdram_0__clk.
Optimizing module pin_button_right_0.
Optimizing module pin_button_left_0.
Optimizing module pin_button_down_0.
Optimizing module pin_button_up_0.
Optimizing module pin_button_fire_1.
Optimizing module pin_button_fire_0.
Optimizing module pin_button_pwr_0.
Optimizing module pin_uart_0__dtr.
Optimizing module pin_uart_0__rts.
Optimizing module pin_uart_0__tx.
Optimizing module pin_uart_0__rx.
Optimizing module pin_esp32_spi_0__gpio16_sclk.
Optimizing module pin_esp32_spi_0__gpio12_cipo.
Optimizing module pin_esp32_spi_0__gpio5_cs.
Optimizing module pin_esp32_spi_0__gpio4_copi.
Optimizing module pin_esp32_spi_0__gpio0.
<suppressed ~1 debug messages>
Optimizing module pin_esp32_spi_0__rx.
Optimizing module pin_esp32_spi_0__tx.
Optimizing module pin_esp32_spi_0__en.
Optimizing module pin_led_7.
Optimizing module pin_led_6.
Optimizing module pin_led_5.
Optimizing module pin_led_4.
Optimizing module pin_led_3.
Optimizing module pin_led_2.
Optimizing module pin_led_1.
Optimizing module pin_led_0.
Optimizing module tb.
<suppressed ~7 debug messages>
Optimizing module interface_fifo.
<suppressed ~37 debug messages>
Optimizing module fifo_dst_async.
Optimizing module rst_dec$8.
Optimizing module rst_cdc$7.
Optimizing module produce_dec$6.
Optimizing module consume_dec$5.
Optimizing module consume_cdc$4.
Optimizing module consume_enc$3.
Optimizing module produce_cdc$2.
Optimizing module produce_enc$1.
Optimizing module fifo_src_async.
Optimizing module rst_dec.
Optimizing module rst_cdc.
Optimizing module produce_dec.
Optimizing module consume_dec.
Optimizing module consume_cdc.
Optimizing module consume_enc.
Optimizing module produce_cdc.
Optimizing module produce_enc.
Optimizing module fifo_dst.
<suppressed ~1 debug messages>
Optimizing module fifo_src.
<suppressed ~1 debug messages>
Optimizing module pin_ctrl.
<suppressed ~1 debug messages>
Optimizing module refresher.
<suppressed ~15 debug messages>
Optimizing module delayer.
<suppressed ~1 debug messages>
Optimizing module readwriter.
<suppressed ~69 debug messages>
Optimizing module i_button_ffsync.
Optimizing module ecp5pll.

2.5. Executing FLATTEN pass (flatten design).
Deleting now unused module pin_sdram_0__dqm.
Deleting now unused module pin_sdram_0__dq.
Deleting now unused module pin_sdram_0__a.
Deleting now unused module pin_sdram_0__ba.
Deleting now unused module pin_sdram_0__cas.
Deleting now unused module pin_sdram_0__ras.
Deleting now unused module pin_sdram_0__we.
Deleting now unused module pin_sdram_0__cs.
Deleting now unused module pin_sdram_0__clk_en.
Deleting now unused module pin_sdram_0__clk.
Deleting now unused module pin_button_right_0.
Deleting now unused module pin_button_left_0.
Deleting now unused module pin_button_down_0.
Deleting now unused module pin_button_up_0.
Deleting now unused module pin_button_fire_1.
Deleting now unused module pin_button_fire_0.
Deleting now unused module pin_button_pwr_0.
Deleting now unused module pin_uart_0__dtr.
Deleting now unused module pin_uart_0__rts.
Deleting now unused module pin_uart_0__tx.
Deleting now unused module pin_uart_0__rx.
Deleting now unused module pin_esp32_spi_0__gpio16_sclk.
Deleting now unused module pin_esp32_spi_0__gpio12_cipo.
Deleting now unused module pin_esp32_spi_0__gpio5_cs.
Deleting now unused module pin_esp32_spi_0__gpio4_copi.
Deleting now unused module pin_esp32_spi_0__gpio0.
Deleting now unused module pin_esp32_spi_0__rx.
Deleting now unused module pin_esp32_spi_0__tx.
Deleting now unused module pin_esp32_spi_0__en.
Deleting now unused module pin_led_7.
Deleting now unused module pin_led_6.
Deleting now unused module pin_led_5.
Deleting now unused module pin_led_4.
Deleting now unused module pin_led_3.
Deleting now unused module pin_led_2.
Deleting now unused module pin_led_1.
Deleting now unused module pin_led_0.
Deleting now unused module tb.
Deleting now unused module interface_fifo.
Deleting now unused module fifo_dst_async.
Deleting now unused module rst_dec$8.
Deleting now unused module rst_cdc$7.
Deleting now unused module produce_dec$6.
Deleting now unused module consume_dec$5.
Deleting now unused module consume_cdc$4.
Deleting now unused module consume_enc$3.
Deleting now unused module produce_cdc$2.
Deleting now unused module produce_enc$1.
Deleting now unused module fifo_src_async.
Deleting now unused module rst_dec.
Deleting now unused module rst_cdc.
Deleting now unused module produce_dec.
Deleting now unused module consume_dec.
Deleting now unused module consume_cdc.
Deleting now unused module consume_enc.
Deleting now unused module produce_cdc.
Deleting now unused module produce_enc.
Deleting now unused module fifo_dst.
Deleting now unused module fifo_src.
Deleting now unused module pin_ctrl.
Deleting now unused module refresher.
Deleting now unused module delayer.
Deleting now unused module readwriter.
Deleting now unused module i_button_ffsync.
Deleting now unused module ecp5pll.
<suppressed ~65 debug messages>

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~215 debug messages>

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 510 unused cells and 1398 unused wires.
<suppressed ~660 debug messages>

2.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1299 debug messages>
Removed a total of 433 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\tb.\interface_fifo.$procmux$585: \tb.interface_fifo.fifo_router_fsm_state -> 1'0
      Replacing known input bits on port A of cell $flatten\tb.\interface_fifo.$procmux$583: \tb.interface_fifo.fifo_router_fsm_state -> 1'1
      Replacing known input bits on port A of cell $flatten\tb.\interface_fifo.$procmux$581: \tb.interface_fifo.fifo_router_fsm_state -> 1'1
      Replacing known input bits on port A of cell $flatten\tb.\interface_fifo.$procmux$587: \tb.interface_fifo.fifo_router_fsm_state -> 1'0
      Replacing known input bits on port B of cell $flatten\tb.\interface_fifo.\refresher.$procmux$1031: \tb.interface_fifo.refresher._ui__initialised -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\pin_ctrl.$procmux$760: { $flatten\tb.\interface_fifo.\pin_ctrl.$procmux$773_CMP $auto$opt_reduce.cc:134:opt_mux$1699 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\pin_ctrl.$procmux$797: { $auto$opt_reduce.cc:134:opt_mux$1703 $auto$opt_reduce.cc:134:opt_mux$1701 }
    New ctrl vector for $mux cell $flatten\tb.\interface_fifo.\pin_ctrl.$procmux$860: { }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1122: { $auto$opt_reduce.cc:134:opt_mux$1705 $flatten\tb.\interface_fifo.\readwriter.$procmux$1123_CMP }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1134: { $flatten\tb.\interface_fifo.\readwriter.$266 $flatten\tb.\interface_fifo.\readwriter.$procmux$1163_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1162_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1156_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1155_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1154_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1153_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1152_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1151_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1150_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1148_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1147_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1146_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1131_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1130_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1129_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1128_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1127_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1126_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1125_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1124_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1123_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1136_CMP $auto$opt_reduce.cc:134:opt_mux$1707 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1190: $auto$opt_reduce.cc:134:opt_mux$1709
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1210: { $auto$opt_reduce.cc:134:opt_mux$1711 $flatten\tb.\interface_fifo.\readwriter.$procmux$1211_CMP }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1222: { $flatten\tb.\interface_fifo.\readwriter.$236 $flatten\tb.\interface_fifo.\readwriter.$procmux$1251_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1250_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1244_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1243_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1242_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1241_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1240_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1239_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1238_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1236_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1235_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1234_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1219_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1218_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1217_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1216_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1215_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1214_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1213_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1212_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1211_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1224_CMP $auto$opt_reduce.cc:134:opt_mux$1713 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1278: $auto$opt_reduce.cc:134:opt_mux$1715
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1298: { $auto$opt_reduce.cc:134:opt_mux$1717 $flatten\tb.\interface_fifo.\readwriter.$procmux$1299_CMP }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1310: { $flatten\tb.\interface_fifo.\readwriter.$206 $flatten\tb.\interface_fifo.\readwriter.$procmux$1339_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1338_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1332_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1331_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1330_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1329_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1328_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1327_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1326_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1324_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1323_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1322_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1307_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1306_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1305_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1304_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1303_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1302_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1301_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1300_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1299_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1312_CMP $auto$opt_reduce.cc:134:opt_mux$1719 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1366: $auto$opt_reduce.cc:134:opt_mux$1721
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1386: { $auto$opt_reduce.cc:134:opt_mux$1723 $flatten\tb.\interface_fifo.\readwriter.$procmux$1387_CMP }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1436: $auto$opt_reduce.cc:134:opt_mux$1725
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1445: $auto$opt_reduce.cc:134:opt_mux$1727
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1454: $auto$opt_reduce.cc:134:opt_mux$1729
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1463: $auto$opt_reduce.cc:134:opt_mux$1731
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1474: { $flatten\tb.\interface_fifo.\readwriter.$72 $flatten\tb.\interface_fifo.\readwriter.$procmux$1503_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1502_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1444_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1443_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1442_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1441_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1440_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1439_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1438_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1488_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1487_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1486_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1395_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1394_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1393_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1392_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1391_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1390_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1389_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1388_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1387_CMP $flatten\tb.\interface_fifo.\readwriter.$procmux$1476_CMP $auto$opt_reduce.cc:134:opt_mux$1733 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1509: { $flatten\tb.\interface_fifo.\readwriter.$72 $auto$opt_reduce.cc:134:opt_mux$1735 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1515: { $flatten\tb.\interface_fifo.\readwriter.$206 $auto$opt_reduce.cc:134:opt_mux$1737 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1521: { $flatten\tb.\interface_fifo.\readwriter.$236 $auto$opt_reduce.cc:134:opt_mux$1739 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1527: { $flatten\tb.\interface_fifo.\readwriter.$266 $auto$opt_reduce.cc:134:opt_mux$1741 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1535: { $flatten\tb.\interface_fifo.\readwriter.$72 $auto$opt_reduce.cc:134:opt_mux$1743 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1541: { $flatten\tb.\interface_fifo.\readwriter.$206 $auto$opt_reduce.cc:134:opt_mux$1745 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1547: { $flatten\tb.\interface_fifo.\readwriter.$236 $auto$opt_reduce.cc:134:opt_mux$1747 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1553: { $flatten\tb.\interface_fifo.\readwriter.$266 $auto$opt_reduce.cc:134:opt_mux$1749 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1582: $auto$opt_reduce.cc:134:opt_mux$1751
    New ctrl vector for $mux cell $flatten\tb.\interface_fifo.\refresher.$procmux$1031: { }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\refresher.$procmux$1066: { $flatten\tb.\interface_fifo.\refresher.$procmux$1022_CMP $auto$opt_reduce.cc:134:opt_mux$1753 $flatten\tb.\interface_fifo.\refresher.$procmux$1010_CMP }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\pin_ctrl.$procmux$715: { $auto$opt_reduce.cc:134:opt_mux$1757 $auto$opt_reduce.cc:134:opt_mux$1755 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\refresher.$procmux$894: { $auto$opt_reduce.cc:134:opt_mux$1759 $flatten\tb.\interface_fifo.\refresher.$procmux$1037_CMP }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\pin_ctrl.$procmux$730: { $auto$opt_reduce.cc:134:opt_mux$1763 $auto$opt_reduce.cc:134:opt_mux$1761 }
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\pin_ctrl.$procmux$745: { $auto$opt_reduce.cc:134:opt_mux$1767 $auto$opt_reduce.cc:134:opt_mux$1765 }
  Optimizing cells in module \top.
Performed a total of 33 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

2.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\tb.\interface_fifo.\refresher.$72 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\tb.\interface_fifo.\refresher.$72 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 13 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\tb.\interface_fifo.\refresher.$68 ($dff) from module top.
Removing never-active ARST on $flatten\tb.\interface_fifo.\fifo_dst_async.\rst_cdc.$2 ($adff) from module top.
Removing never-active ARST on $flatten\tb.\interface_fifo.\fifo_dst_async.\rst_cdc.$1 ($adff) from module top.
Setting constant 0-bit at position 0 on $flatten\tb.\interface_fifo.\readwriter.$313 ($dff) from module top.

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 522 unused wires.
<suppressed ~84 debug messages>

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.9. Rerunning OPT passes. (Maybe there is more to do..)

2.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

2.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.$procmux$347: $auto$opt_reduce.cc:134:opt_mux$1769
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.$procmux$360: $auto$opt_reduce.cc:134:opt_mux$1771
  Optimizing cells in module \top.
Performed a total of 2 changes.

2.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\tb.\interface_fifo.$170 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\tb.\interface_fifo.$170 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 13 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\tb.\interface_fifo.$166 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\tb.\interface_fifo.$165 ($dff) from module top.

2.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.16. Rerunning OPT passes. (Maybe there is more to do..)

2.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

2.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\tb.\interface_fifo.\pin_ctrl.$8 ($dff) from module top.

2.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.23. Rerunning OPT passes. (Maybe there is more to do..)

2.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

2.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\tb.\interface_fifo.\pin_ctrl.$32 ($dff) from module top.

2.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.11.30. Rerunning OPT passes. (Maybe there is more to do..)

2.11.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

2.11.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.11.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.34. Executing OPT_DFF pass (perform DFF optimizations).

2.11.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.37. Rerunning OPT passes. (Maybe there is more to do..)

2.11.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

2.11.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.11.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.41. Executing OPT_DFF pass (perform DFF optimizations).

2.11.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.44. Finished OPT passes. (There is nothing left to do.)

2.12. Executing FSM pass (extract and optimize FSM).

2.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.tb.interface_fifo.fifo_controller_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.readwriter._controller_pin_ui__cmd as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.tb.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.tb.interface_fifo.readwriter.rw_bank_0_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.readwriter.rw_bank_1_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.readwriter.rw_bank_2_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.readwriter.rw_bank_3_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.refresher._controller_pin_ui__cmd as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.tb.interface_fifo.refresher.controller_refresh_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.refresher.delay_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.refresher.delay_fsm_state$37 as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.refresher.delay_fsm_state$38 as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.refresher.delay_fsm_state$39 as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.refresher.delayer_ui__load$2 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.tb.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.tb.interface_fifo.rw_ui__rw_copi__task as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.tb.testbench_fsm_state as FSM state register:
    Register has an initialization value.

2.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.\delayer.$16 ($dff) from module top (D = \tb.interface_fifo.refresher.delayer.countdown$next, Q = \tb.interface_fifo.refresher.delayer.countdown).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$97 ($dff) from module top (D = $flatten\tb.\interface_fifo.\refresher.$procmux$876_Y, Q = \tb.interface_fifo.refresher.delay_fsm_state$39).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$96 ($dff) from module top (D = \tb.interface_fifo.refresher._ui__refresh_in_progress$next, Q = \tb.interface_fifo.refresher._ui__refresh_in_progress).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$95 ($dff) from module top (D = \tb.interface_fifo.refresher._ui__request_to_refresh_soon$next, Q = \tb.interface_fifo.refresher._ui__request_to_refresh_soon).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$94 ($dff) from module top (D = \tb.interface_fifo.refresher.controller_refresh_fsm_state$next, Q = \tb.interface_fifo.refresher.controller_refresh_fsm_state).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$93 ($dff) from module top (D = $flatten\tb.\interface_fifo.\refresher.$procmux$925_Y, Q = \tb.interface_fifo.refresher.shift_timer$34).
Adding SRST signal on $auto$ff.cc:262:slice$1809 ($dffe) from module top (D = \tb.interface_fifo.refresher.shift_timer$34 [1], Q = \tb.interface_fifo.refresher.shift_timer$34 [0], rval = 1'1).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$92 ($dff) from module top (D = 10'0000110011, Q = \tb.interface_fifo.refresher._controller_pin_ui__rw_copi__a [9:0]).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$92 ($dff) from module top (D = \tb.interface_fifo.refresher._controller_pin_ui__rw_copi__a [12:10], Q = \tb.interface_fifo.refresher._controller_pin_ui__rw_copi__a [12:10]).
Handling D = Q on $auto$ff.cc:262:slice$1817 ($dffe) from module top (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$1817 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$1817 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1817 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1814 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$1814 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$1814 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$1814 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$1814 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$1814 ($dffe) from module top.
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$91 ($dff) from module top (D = $flatten\tb.\interface_fifo.\refresher.$procmux$943_Y, Q = \tb.interface_fifo.refresher.delay_fsm_state$38).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$90 ($dff) from module top (D = $flatten\tb.\interface_fifo.\refresher.$procmux$955_Y, Q = \tb.interface_fifo.refresher.delay_fsm_state$37).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$89 ($dff) from module top (D = $flatten\tb.\interface_fifo.\refresher.$procmux$965_Y, Q = \tb.interface_fifo.refresher.shift_timer).
Adding SRST signal on $auto$ff.cc:262:slice$1835 ($dffe) from module top (D = \tb.interface_fifo.refresher.shift_timer [1], Q = \tb.interface_fifo.refresher.shift_timer [0], rval = 1'1).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$88 ($dff) from module top (D = $flatten\tb.\interface_fifo.\refresher.$procmux$975_Y, Q = \tb.interface_fifo.refresher.delay_fsm_state).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$87 ($dff) from module top (D = \tb.interface_fifo.refresher.delayer_ui__load$2$next, Q = \tb.interface_fifo.refresher.delayer_ui__load$2).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$86 ($dff) from module top (D = $flatten\tb.\interface_fifo.\refresher.$procmux$1008_Y, Q = \tb.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$85 ($dff) from module top (D = \tb.interface_fifo.refresher._ui__initialised$next, Q = \tb.interface_fifo.refresher._ui__initialised).
Adding EN signal on $flatten\tb.\interface_fifo.\readwriter.$363 ($dff) from module top (D = \tb.interface_fifo.readwriter.read_active$54$next, Q = \tb.interface_fifo.readwriter.read_active$54).
Adding EN signal on $flatten\tb.\interface_fifo.\readwriter.$362 ($dff) from module top (D = \tb.interface_fifo.readwriter.rw_bank_3_fsm_state$next, Q = \tb.interface_fifo.readwriter.rw_bank_3_fsm_state).
Adding EN signal on $flatten\tb.\interface_fifo.\readwriter.$356 ($dff) from module top (D = \tb.interface_fifo.readwriter.read_active$53$next, Q = \tb.interface_fifo.readwriter.read_active$53).
Adding EN signal on $flatten\tb.\interface_fifo.\readwriter.$355 ($dff) from module top (D = \tb.interface_fifo.readwriter.rw_bank_2_fsm_state$next, Q = \tb.interface_fifo.readwriter.rw_bank_2_fsm_state).
Adding EN signal on $flatten\tb.\interface_fifo.\readwriter.$349 ($dff) from module top (D = \tb.interface_fifo.readwriter.read_active$52$next, Q = \tb.interface_fifo.readwriter.read_active$52).
Adding EN signal on $flatten\tb.\interface_fifo.\readwriter.$348 ($dff) from module top (D = \tb.interface_fifo.readwriter.rw_bank_1_fsm_state$next, Q = \tb.interface_fifo.readwriter.rw_bank_1_fsm_state).
Adding EN signal on $flatten\tb.\interface_fifo.\readwriter.$342 ($dff) from module top (D = \tb.interface_fifo.readwriter.read_active$next, Q = \tb.interface_fifo.readwriter.read_active).
Adding EN signal on $flatten\tb.\interface_fifo.\readwriter.$340 ($dff) from module top (D = \tb.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq$next, Q = \tb.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq).
Adding EN signal on $flatten\tb.\interface_fifo.\readwriter.$339 ($dff) from module top (D = \tb.interface_fifo.readwriter.rw_bank_0_fsm_state$next, Q = \tb.interface_fifo.readwriter.rw_bank_0_fsm_state).
Adding SRST signal on $flatten\tb.\interface_fifo.\pin_ctrl.$9 ($dff) from module top (D = \tb.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__read_active, Q = \tb.interface_fifo.pin_ctrl._io__rw_copi__read_active, rval = 1'0).
Adding SRST signal on $flatten\tb.\interface_fifo.\pin_ctrl.$7 ($dff) from module top (D = \tb.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq, Q = \tb.interface_fifo.pin_ctrl._io__rw_copi__dq, rval = 16'0000000000000000).
Adding SRST signal on $flatten\tb.\interface_fifo.\pin_ctrl.$6 ($dff) from module top (D = \tb.interface_fifo.pin_ctrl_ui__readwrite__dqm, Q = \tb.interface_fifo.pin_ctrl._io__dqm, rval = 1'0).
Adding EN signal on $flatten\tb.\interface_fifo.\pin_ctrl.$22 ($dff) from module top (D = \tb.interface_fifo.pin_ctrl._io__we$next, Q = \tb.interface_fifo.pin_ctrl._io__we).
Adding EN signal on $flatten\tb.\interface_fifo.\pin_ctrl.$21 ($dff) from module top (D = \tb.interface_fifo.pin_ctrl._io__cas$next, Q = \tb.interface_fifo.pin_ctrl._io__cas).
Adding EN signal on $flatten\tb.\interface_fifo.\pin_ctrl.$20 ($dff) from module top (D = \tb.interface_fifo.pin_ctrl._io__ras$next, Q = \tb.interface_fifo.pin_ctrl._io__ras).
Adding EN signal on $flatten\tb.\interface_fifo.\pin_ctrl.$19 ($dff) from module top (D = \tb.interface_fifo.pin_ctrl._io__cs$next, Q = \tb.interface_fifo.pin_ctrl._io__cs).
Adding SRST signal on $flatten\tb.\interface_fifo.\pin_ctrl.$11 ($dff) from module top (D = \tb.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__ba, Q = \tb.interface_fifo.pin_ctrl._io__rw_copi__ba, rval = 2'00).
Adding EN signal on $flatten\tb.\interface_fifo.\fifo_src.$42 ($dff) from module top (D = \tb.interface_fifo.fifo_src.level$next, Q = \tb.interface_fifo.fifo_src.level).
Adding EN signal on $flatten\tb.\interface_fifo.\fifo_src.$41 ($dff) from module top (D = $flatten\tb.\interface_fifo.\fifo_src.$15 [4:0], Q = \tb.interface_fifo.fifo_src.consume).
Adding EN signal on $flatten\tb.\interface_fifo.\fifo_src.$40 ($dff) from module top (D = $flatten\tb.\interface_fifo.\fifo_src.$10 [4:0], Q = \tb.interface_fifo.fifo_src.produce).
Adding EN signal on $flatten\tb.\interface_fifo.\fifo_dst.$42 ($dff) from module top (D = \tb.interface_fifo.fifo_dst.level$next, Q = \tb.interface_fifo.fifo_dst.level).
Adding EN signal on $flatten\tb.\interface_fifo.$208 ($dff) from module top (D = $flatten\tb.\interface_fifo.$procmux$343_Y, Q = \tb.interface_fifo.numburst_index).
Adding SRST signal on $auto$ff.cc:262:slice$1953 ($dffe) from module top (D = $flatten\tb.\interface_fifo.$135 [0], Q = \tb.interface_fifo.numburst_index, rval = 1'0).
Adding EN signal on $flatten\tb.\interface_fifo.$207 ($dff) from module top (D = $flatten\tb.\interface_fifo.$procmux$358_Y, Q = \tb.interface_fifo.burst_index).
Adding SRST signal on $auto$ff.cc:262:slice$1957 ($dffe) from module top (D = $flatten\tb.\interface_fifo.$117 [2:0], Q = \tb.interface_fifo.burst_index, rval = 3'000).
Adding EN signal on $flatten\tb.\interface_fifo.$206 ($dff) from module top (D = \tb.interface_fifo.fifo_src.storage_r_data, Q = \tb.interface_fifo.rw_ui__rw_copi__w_data).
Adding EN signal on $flatten\tb.\interface_fifo.$205 ($dff) from module top (D = \tb.interface_fifo.rw_ui__rw_copi__addr$next, Q = \tb.interface_fifo.rw_ui__rw_copi__addr).
Adding EN signal on $flatten\tb.\interface_fifo.$204 ($dff) from module top (D = $flatten\tb.\interface_fifo.$procmux$391_Y, Q = \tb.interface_fifo.refresher_ui__enable_refresh).
Adding EN signal on $flatten\tb.\interface_fifo.$203 ($dff) from module top (D = \tb.interface_fifo.fifo_controller_fsm_state$next, Q = \tb.interface_fifo.fifo_controller_fsm_state).
Adding EN signal on $flatten\tb.\interface_fifo.$202 ($dff) from module top (D = \tb.interface_fifo.fifo_control__r_next_addr$next, Q = \tb.interface_fifo.fifo_control__r_next_addr).
Adding EN signal on $flatten\tb.\interface_fifo.$201 ($dff) from module top (D = \tb.interface_fifo.fifo_control__w_next_addr$next, Q = \tb.interface_fifo.fifo_control__w_next_addr).
Adding EN signal on $flatten\tb.\interface_fifo.$200 ($dff) from module top (D = \tb.interface_fifo.rw_ui__rw_copi__task$next, Q = \tb.interface_fifo.rw_ui__rw_copi__task).
Adding SRST signal on $flatten\tb.\interface_fifo.$189 ($dff) from module top (D = \tb.interface_fifo.pin_ctrl._ui__rw_cipo__read_active, Q = \tb.interface_fifo.readwriter_controller_pin_ui__rw_cipo__read_active, rval = 1'0).
Adding EN signal on $flatten\tb.$22 ($dff) from module top (D = \tb.write_counter, Q = \tb.interface_fifo_ui_fifo__w_data).
Adding EN signal on $flatten\tb.$21 ($dff) from module top (D = \tb.write_counter$next, Q = \tb.write_counter).
Adding EN signal on $flatten\tb.$20 ($dff) from module top (D = $flatten\tb.$procmux$312_Y, Q = \tb.interface_fifo_ui_fifo__w_en).
Adding SRST signal on $auto$ff.cc:262:slice$2029 ($dffe) from module top (D = \tb.interface_fifo_ui_fifo__w_rdy, Q = \tb.interface_fifo_ui_fifo__w_en, rval = 1'0).
Adding EN signal on $flatten\tb.$19 ($dff) from module top (D = \tb.testbench_fsm_state$next, Q = \tb.testbench_fsm_state).
Adding SRST signal on $83 ($dff) from module top (D = $procmux$247_Y, Q = \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2042 ($sdff) from module top (D = 1'0, Q = \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o).
Adding EN signal on $82 ($dff) from module top (D = \pin_esp32_spi_0__en_esp32_spi_0__en__o$next, Q = \pin_esp32_spi_0__en_esp32_spi_0__en__o).
Adding EN signal on $79 ($dff) from module top (D = $8, Q = \sync_1e6_clk).
Adding SRST signal on $78 ($dff) from module top (D = $2 [3:0], Q = \clk_counter, rval = 4'0000).

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 41 unused cells and 46 unused wires.
<suppressed ~71 debug messages>

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~35 debug messages>

2.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~73 debug messages>

2.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

2.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $flatten\tb.\interface_fifo.\refresher.$71 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\tb.\interface_fifo.\refresher.$71 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\tb.\interface_fifo.\refresher.$71 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\tb.\interface_fifo.\refresher.$71 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\tb.\interface_fifo.\refresher.$71 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\tb.\interface_fifo.\refresher.$71 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\tb.\interface_fifo.\refresher.$71 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\tb.\interface_fifo.\refresher.$71 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\tb.\interface_fifo.\refresher.$71 ($dff) from module top.

2.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

2.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.16. Rerunning OPT passes. (Maybe there is more to do..)

2.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

2.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $flatten\tb.\interface_fifo.$169 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\tb.\interface_fifo.$169 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\tb.\interface_fifo.$169 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\tb.\interface_fifo.$169 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\tb.\interface_fifo.$169 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\tb.\interface_fifo.$169 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\tb.\interface_fifo.$169 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\tb.\interface_fifo.$169 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\tb.\interface_fifo.$169 ($dff) from module top.

2.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.23. Rerunning OPT passes. (Maybe there is more to do..)

2.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

2.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.27. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\tb.\interface_fifo.\pin_ctrl.$10 ($dff) from module top (D = { \tb.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a [12:11] \tb.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a [9:6] \tb.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a [3:2] }, Q = { \tb.interface_fifo.pin_ctrl._io__rw_copi__a [12:11] \tb.interface_fifo.pin_ctrl._io__rw_copi__a [9:6] \tb.interface_fifo.pin_ctrl._io__rw_copi__a [3:2] }, rval = 8'00000000).

2.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.30. Rerunning OPT passes. (Maybe there is more to do..)

2.13.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

2.13.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.34. Executing OPT_DFF pass (perform DFF optimizations).

2.13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.37. Finished OPT passes. (There is nothing left to do.)

2.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 address bits (of 6) from memory init port top.$flatten\tb.\interface_fifo.\fifo_src.$1 (tb.interface_fifo.fifo_src.storage).
Removed top 1 address bits (of 3) from memory init port top.$flatten\tb.\interface_fifo.\fifo_src_async.$1 (tb.interface_fifo.fifo_src_async.storage).
Removed top 1 bits (of 5) from port Y of cell top.$3 ($add).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1853 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1857 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1849 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1851 ($ne).
Removed cell top.$procmux$257 ($mux).
Removed top 6 bits (of 7) from FF cell top.$flatten\i_button_ffsync.$2 ($dff).
Removed top 6 bits (of 7) from FF cell top.$flatten\i_button_ffsync.$1 ($dff).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1832 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1911 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1891 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1901 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$2039 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$2037 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$2035 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1800 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1798 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1802 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1804 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1806 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1825 ($ne).
Removed top 3 bits (of 4) from FF cell top.$auto$ff.cc:262:slice$1820 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1992 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1976 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1974 ($ne).
Removed top 2 bits (of 5) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1972 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1788 ($ne).
Removed top 1 bits (of 23) from port Y of cell top.$flatten\tb.\interface_fifo.$11 ($sub).
Removed top 2 bits (of 24) from port Y of cell top.$flatten\tb.\interface_fifo.$16 ($add).
Removed top 1 bits (of 23) from port B of cell top.$flatten\tb.\interface_fifo.$16 ($add).
Removed top 1 bits (of 2) from mux cell top.$flatten\tb.\interface_fifo.$74 ($mux).
Removed top 1 bits (of 23) from port Y of cell top.$flatten\tb.\interface_fifo.$77 ($add).
Removed top 1 bits (of 23) from port Y of cell top.$flatten\tb.\interface_fifo.$80 ($add).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1779 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$flatten\tb.\interface_fifo.$procmux$348_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\tb.\interface_fifo.$procmux$354_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$387 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$389 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\tb.\interface_fifo.$procmux$394_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell top.$flatten\tb.\interface_fifo.$procmux$398 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$400 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\tb.\interface_fifo.$procmux$403 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$405 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$407 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\tb.\interface_fifo.$procmux$412 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$414 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\tb.\interface_fifo.$procmux$417 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$419 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$421 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$424 ($mux).
Removed top 2 bits (of 3) from mux cell top.$flatten\tb.\interface_fifo.$procmux$426 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$429 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$431 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$434 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$441 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.$procmux$456 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1668 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1665 ($pmux).
Removed cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1504 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1503_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1502_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1488_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1487_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1486_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1444_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1443_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1442_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1441_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1440_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1439_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1438_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1436 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1437_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1395_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1340 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1339_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1338_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1332_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1331_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1330_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1329_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1328_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1327_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1326_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1325_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1324_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1323_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1322_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1307_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1252 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1251_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1250_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1244_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1243_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1242_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1241_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1240_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1239_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1238_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1237_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1236_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1235_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1234_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1219_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1164 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1163_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1162_CMP0 ($eq).
Removed top 4 bits (of 5) from mux cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1158 ($mux).
Removed top 3 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1156_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1155_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1154_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1153_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1152_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1151_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1150_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1149_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1148_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1147_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1146_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1131_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\tb.\interface_fifo.\readwriter.$192 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.\delayer.$9 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1844 ($ne).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1034 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1026_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1023 ($mux).
Removed top 2 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1022_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1021_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1019 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1018_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1017_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1015 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1014_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1011 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1006 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1003_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1002_CMP0 ($eq).
Removed top 10 bits (of 24) from mux cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$999 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$1000_CMP0 ($eq).
Removed top 23 bits (of 24) from mux cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$995 ($pmux).
Removed top 23 bits (of 24) from mux cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$990 ($pmux).
Removed top 23 bits (of 24) from mux cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$985 ($pmux).
Removed top 3 bits (of 4) from FF cell top.$auto$ff.cc:262:slice$2051 ($dff).
Removed top 1 bits (of 2) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$957_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$945_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$920 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$919_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$917 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$912 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$909 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$900 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$891_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$889 ($mux).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$885 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$878_CMP0 ($eq).
Removed cell top.$flatten\tb.\interface_fifo.\refresher.$procmux$874 ($mux).
Removed top 1 bits (of 24) from mux cell top.$flatten\tb.\interface_fifo.\refresher.$20 ($mux).
Removed top 1 bits (of 24) from port Y of cell top.$flatten\tb.\interface_fifo.\refresher.$16 ($add).
Removed top 1 bits (of 24) from mux cell top.$flatten\tb.\interface_fifo.\refresher.$9 ($mux).
Removed top 1 bits (of 24) from port Y of cell top.$flatten\tb.\interface_fifo.\refresher.$5 ($sub).
Removed top 2 bits (of 13) from mux cell top.$flatten\tb.\interface_fifo.\pin_ctrl.$procmux$854 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\pin_ctrl.$procmux$727_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\pin_ctrl.$procmux$726_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\pin_ctrl.$procmux$725_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\pin_ctrl.$procmux$724_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\pin_ctrl.$procmux$723_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\pin_ctrl.$procmux$722_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\tb.\interface_fifo.\pin_ctrl.$procmux$721_CMP0 ($eq).
Removed top 1 bits (of 2) from FF cell top.$flatten\tb.\interface_fifo.\pin_ctrl.$24 ($dff).
Removed cell top.$flatten\tb.\interface_fifo.\fifo_src.$procmux$671 ($mux).
Removed top 1 bits (of 7) from port Y of cell top.$flatten\tb.\interface_fifo.\fifo_src.$39 ($sub).
Removed top 1 bits (of 7) from port Y of cell top.$flatten\tb.\interface_fifo.\fifo_src.$28 ($add).
Removed top 1 bits (of 6) from port Y of cell top.$flatten\tb.\interface_fifo.\fifo_src.$17 ($add).
Removed top 1 bits (of 6) from port Y of cell top.$flatten\tb.\interface_fifo.\fifo_src.$12 ($add).
Removed cell top.$flatten\tb.\interface_fifo.\fifo_dst.$procmux$657 ($mux).
Removed top 1 bits (of 7) from port Y of cell top.$flatten\tb.\interface_fifo.\fifo_dst.$39 ($sub).
Removed top 1 bits (of 7) from port Y of cell top.$flatten\tb.\interface_fifo.\fifo_dst.$28 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\tb.\interface_fifo.\fifo_src_async.$11 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\tb.\interface_fifo.\fifo_src_async.$6 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\tb.\interface_fifo.\fifo_dst_async.$11 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\tb.\interface_fifo.\fifo_dst_async.$6 ($add).
Removed cell top.$flatten\tb.$procmux$322 ($mux).
Removed cell top.$flatten\tb.$procmux$318 ($mux).
Removed cell top.$flatten\tb.$procmux$325 ($mux).
Removed cell top.$flatten\tb.$procmux$306 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\tb.$procmux$300_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\tb.$procmux$293_CMP0 ($eq).
Removed top 1 bits (of 17) from port Y of cell top.$flatten\tb.$14 ($sub).
Removed top 1 bits (of 17) from port Y of cell top.$flatten\tb.$11 ($add).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1872 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1870 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1866 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1859 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1874 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$1868 ($ne).
Removed top 3 bits (of 4) from FF cell top.$auto$ff.cc:262:slice$2052 ($dff).
Removed top 1 bits (of 23) from port Y of cell top.$flatten\tb.\interface_fifo.$14 ($sub).
Removed top 1 bits (of 5) from wire top.$2.
Removed top 1 bits (of 17) from wire top.$flatten\tb.$12.
Removed top 1 bits (of 23) from wire top.$flatten\tb.\interface_fifo.$10.
Removed top 2 bits (of 24) from wire top.$flatten\tb.\interface_fifo.$12.
Removed top 1 bits (of 23) from wire top.$flatten\tb.\interface_fifo.$13.
Removed top 1 bits (of 2) from wire top.$flatten\tb.\interface_fifo.$71.
Removed top 1 bits (of 23) from wire top.$flatten\tb.\interface_fifo.$75.
Removed top 1 bits (of 23) from wire top.$flatten\tb.\interface_fifo.$78.
Removed top 1 bits (of 3) from wire top.$flatten\tb.\interface_fifo.$procmux$398_Y.
Removed top 1 bits (of 3) from wire top.$flatten\tb.\interface_fifo.$procmux$403_Y.
Removed top 1 bits (of 3) from wire top.$flatten\tb.\interface_fifo.$procmux$412_Y.
Removed top 2 bits (of 3) from wire top.$flatten\tb.\interface_fifo.$procmux$426_Y.
Removed top 1 bits (of 7) from wire top.$flatten\tb.\interface_fifo.\fifo_dst.$37.
Removed top 1 bits (of 6) from wire top.$flatten\tb.\interface_fifo.\fifo_src.$10.
Removed top 1 bits (of 6) from wire top.$flatten\tb.\interface_fifo.\fifo_src.$15.
Removed top 1 bits (of 7) from wire top.$flatten\tb.\interface_fifo.\fifo_src.$37.
Removed top 4 bits (of 5) from wire top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1158_Y.
Removed top 1 bits (of 4) from wire top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1665_Y.
Removed top 1 bits (of 4) from wire top.$flatten\tb.\interface_fifo.\readwriter.$procmux$1668_Y.
Removed top 1 bits (of 24) from wire top.$flatten\tb.\interface_fifo.\refresher.$14.
Removed top 1 bits (of 24) from wire top.$flatten\tb.\interface_fifo.\refresher.$15.
Removed top 1 bits (of 24) from wire top.$flatten\tb.\interface_fifo.\refresher.$3.
Removed top 1 bits (of 24) from wire top.$flatten\tb.\interface_fifo.\refresher.$4.
Removed top 23 bits (of 24) from wire top.$flatten\tb.\interface_fifo.\refresher.$procmux$985_Y.
Removed top 23 bits (of 24) from wire top.$flatten\tb.\interface_fifo.\refresher.$procmux$990_Y.
Removed top 23 bits (of 24) from wire top.$flatten\tb.\interface_fifo.\refresher.$procmux$995_Y.
Removed top 10 bits (of 24) from wire top.$flatten\tb.\interface_fifo.\refresher.$procmux$999_Y.
Removed top 1 bits (of 15) from wire top.$flatten\tb.\interface_fifo.\refresher.\delayer.$1.

2.15. Executing PEEPOPT pass (run peephole optimizers).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 12 unused cells and 84 unused wires.
<suppressed ~25 debug messages>

2.17. Executing SHARE pass (SAT-based resource sharing).

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~270 debug messages>

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

2.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.21. Executing TECHMAP pass (map to technology primitives).

2.21.1. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.21.2. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

2.21.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

2.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $3 ($add).
  creating $macc model for $flatten\tb.$11 ($add).
  creating $macc model for $flatten\tb.$14 ($sub).
  creating $macc model for $flatten\tb.\interface_fifo.$100 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.$11 ($sub).
  creating $macc model for $flatten\tb.\interface_fifo.$118 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.$14 ($sub).
  creating $macc model for $flatten\tb.\interface_fifo.$16 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.$62 ($sub).
  creating $macc model for $flatten\tb.\interface_fifo.$77 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.$80 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.\fifo_dst.$28 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.\fifo_dst.$39 ($sub).
  creating $macc model for $flatten\tb.\interface_fifo.\fifo_dst_async.$11 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.\fifo_dst_async.$6 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.\fifo_src.$12 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.\fifo_src.$17 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.\fifo_src.$28 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.\fifo_src.$39 ($sub).
  creating $macc model for $flatten\tb.\interface_fifo.\fifo_src_async.$11 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.\fifo_src_async.$6 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.\refresher.$16 ($add).
  creating $macc model for $flatten\tb.\interface_fifo.\refresher.$23 ($sub).
  creating $macc model for $flatten\tb.\interface_fifo.\refresher.$5 ($sub).
  creating $macc model for $flatten\tb.\interface_fifo.\refresher.\delayer.$3 ($sub).
  merging $macc model for $flatten\tb.\interface_fifo.$14 into $flatten\tb.\interface_fifo.$16.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\refresher.$5.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\refresher.$23.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\refresher.$16.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\fifo_src_async.$6.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\fifo_src_async.$11.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\fifo_src.$39.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\fifo_src.$28.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\fifo_src.$17.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\fifo_src.$12.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\fifo_dst_async.$6.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\fifo_dst_async.$11.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\fifo_dst.$39.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\fifo_dst.$28.
  creating $alu model for $macc $flatten\tb.\interface_fifo.$80.
  creating $alu model for $macc $flatten\tb.\interface_fifo.$77.
  creating $alu model for $macc $flatten\tb.\interface_fifo.$62.
  creating $alu model for $macc $flatten\tb.\interface_fifo.\refresher.\delayer.$3.
  creating $alu model for $macc $flatten\tb.\interface_fifo.$118.
  creating $alu model for $macc $flatten\tb.\interface_fifo.$11.
  creating $alu model for $macc $flatten\tb.\interface_fifo.$100.
  creating $alu model for $macc $flatten\tb.$14.
  creating $alu model for $macc $flatten\tb.$11.
  creating $alu model for $macc $3.
  creating $macc cell for $flatten\tb.\interface_fifo.$16: $auto$alumacc.cc:365:replace_macc$2084
  creating $alu model for $flatten\tb.\interface_fifo.$32 ($lt): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.$48 ($gt): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.$50 ($lt): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.$60 ($ge): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.$64 ($ge): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.$8 ($le): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.\refresher.$11 ($gt): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.\refresher.$19 ($lt): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.\refresher.$49 ($gt): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.\refresher.$8 ($gt): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.\refresher.\delayer.$8 ($gt): new $alu
  creating $alu model for $flatten\tb.\interface_fifo.\fifo_dst.$3 ($ne): merged with $flatten\tb.\interface_fifo.$62.
  creating $alu cell for $flatten\tb.\interface_fifo.\refresher.\delayer.$8: $auto$alumacc.cc:485:replace_alu$2096
  creating $alu cell for $flatten\tb.\interface_fifo.\refresher.$8: $auto$alumacc.cc:485:replace_alu$2101
  creating $alu cell for $flatten\tb.\interface_fifo.\refresher.$49: $auto$alumacc.cc:485:replace_alu$2106
  creating $alu cell for $flatten\tb.\interface_fifo.\refresher.$19: $auto$alumacc.cc:485:replace_alu$2111
  creating $alu cell for $flatten\tb.\interface_fifo.\refresher.$11: $auto$alumacc.cc:485:replace_alu$2116
  creating $alu cell for $flatten\tb.\interface_fifo.$8: $auto$alumacc.cc:485:replace_alu$2121
  creating $alu cell for $flatten\tb.\interface_fifo.$64: $auto$alumacc.cc:485:replace_alu$2130
  creating $alu cell for $flatten\tb.\interface_fifo.$60: $auto$alumacc.cc:485:replace_alu$2139
  creating $alu cell for $flatten\tb.\interface_fifo.$50: $auto$alumacc.cc:485:replace_alu$2148
  creating $alu cell for $flatten\tb.\interface_fifo.$48: $auto$alumacc.cc:485:replace_alu$2153
  creating $alu cell for $flatten\tb.\interface_fifo.$32: $auto$alumacc.cc:485:replace_alu$2158
  creating $alu cell for $3: $auto$alumacc.cc:485:replace_alu$2169
  creating $alu cell for $flatten\tb.$11: $auto$alumacc.cc:485:replace_alu$2172
  creating $alu cell for $flatten\tb.$14: $auto$alumacc.cc:485:replace_alu$2175
  creating $alu cell for $flatten\tb.\interface_fifo.$100: $auto$alumacc.cc:485:replace_alu$2178
  creating $alu cell for $flatten\tb.\interface_fifo.$11: $auto$alumacc.cc:485:replace_alu$2181
  creating $alu cell for $flatten\tb.\interface_fifo.$118: $auto$alumacc.cc:485:replace_alu$2184
  creating $alu cell for $flatten\tb.\interface_fifo.\refresher.\delayer.$3: $auto$alumacc.cc:485:replace_alu$2187
  creating $alu cell for $flatten\tb.\interface_fifo.$62, $flatten\tb.\interface_fifo.\fifo_dst.$3: $auto$alumacc.cc:485:replace_alu$2190
  creating $alu cell for $flatten\tb.\interface_fifo.$77: $auto$alumacc.cc:485:replace_alu$2197
  creating $alu cell for $flatten\tb.\interface_fifo.$80: $auto$alumacc.cc:485:replace_alu$2200
  creating $alu cell for $flatten\tb.\interface_fifo.\fifo_dst.$28: $auto$alumacc.cc:485:replace_alu$2203
  creating $alu cell for $flatten\tb.\interface_fifo.\fifo_dst.$39: $auto$alumacc.cc:485:replace_alu$2206
  creating $alu cell for $flatten\tb.\interface_fifo.\fifo_dst_async.$11: $auto$alumacc.cc:485:replace_alu$2209
  creating $alu cell for $flatten\tb.\interface_fifo.\fifo_dst_async.$6: $auto$alumacc.cc:485:replace_alu$2212
  creating $alu cell for $flatten\tb.\interface_fifo.\fifo_src.$12: $auto$alumacc.cc:485:replace_alu$2215
  creating $alu cell for $flatten\tb.\interface_fifo.\fifo_src.$17: $auto$alumacc.cc:485:replace_alu$2218
  creating $alu cell for $flatten\tb.\interface_fifo.\fifo_src.$28: $auto$alumacc.cc:485:replace_alu$2221
  creating $alu cell for $flatten\tb.\interface_fifo.\fifo_src.$39: $auto$alumacc.cc:485:replace_alu$2224
  creating $alu cell for $flatten\tb.\interface_fifo.\fifo_src_async.$11: $auto$alumacc.cc:485:replace_alu$2227
  creating $alu cell for $flatten\tb.\interface_fifo.\fifo_src_async.$6: $auto$alumacc.cc:485:replace_alu$2230
  creating $alu cell for $flatten\tb.\interface_fifo.\refresher.$16: $auto$alumacc.cc:485:replace_alu$2233
  creating $alu cell for $flatten\tb.\interface_fifo.\refresher.$23: $auto$alumacc.cc:485:replace_alu$2236
  creating $alu cell for $flatten\tb.\interface_fifo.\refresher.$5: $auto$alumacc.cc:485:replace_alu$2239
  created 34 $alu and 1 $macc cells.

2.23. Executing OPT pass (performing simple optimizations).

2.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

2.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

2.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\tb.\interface_fifo.\refresher.$procmux$902: { $flatten\tb.\interface_fifo.\refresher.$procmux$1003_CMP $flatten\tb.\interface_fifo.\refresher.$procmux$919_CMP $flatten\tb.\interface_fifo.\refresher.$procmux$891_CMP $flatten\tb.\interface_fifo.\refresher.$procmux$1037_CMP $flatten\tb.\interface_fifo.\refresher.$procmux$1050_CMP $auto$opt_reduce.cc:134:opt_mux$2243 }
  Optimizing cells in module \top.
Performed a total of 1 changes.

2.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.23.6. Executing OPT_DFF pass (perform DFF optimizations).

2.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 15 unused wires.
<suppressed ~4 debug messages>

2.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.23.9. Rerunning OPT passes. (Maybe there is more to do..)

2.23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

2.23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.23.13. Executing OPT_DFF pass (perform DFF optimizations).

2.23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.23.16. Finished OPT passes. (There is nothing left to do.)

2.24. Executing MEMORY pass.

2.24.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.24.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.24.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.tb.interface_fifo.fifo_src.storage write port 0.

2.24.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\tb.interface_fifo.fifo_src.storage'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.

2.24.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 19 unused wires.
<suppressed ~5 debug messages>

2.24.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.24.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.24.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.24.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.26. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.tb.interface_fifo.fifo_src.storage:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=16 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.tb.interface_fifo.fifo_src_async.storage:
  Properties: ports=2 bits=64 rports=1 wports=1 dbits=16 abits=2 words=4
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=20 bwaste=18368 waste=18368 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=20 bwaste=18368 waste=18368 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=20 bwaste=18368 waste=18368 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=2 bwaste=18368 waste=18368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=2 bwaste=18404 waste=18404 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=2 bwaste=18368 waste=18368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=2 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=2 bwaste=18368 waste=18368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=2 bwaste=18404 waste=18404 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

2.27. Executing TECHMAP pass (map to technology primitives).

2.27.1. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

2.27.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.28. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.tb.interface_fifo.fifo_src.storage:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=16 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \ecp5pll.sdram_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \ecp5pll.sdram_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.tb.interface_fifo.fifo_src.storage: $\tb.interface_fifo.fifo_src.storage$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: tb.interface_fifo.fifo_src.storage.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: tb.interface_fifo.fifo_src.storage.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: tb.interface_fifo.fifo_src.storage.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: tb.interface_fifo.fifo_src.storage.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: tb.interface_fifo.fifo_src.storage.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: tb.interface_fifo.fifo_src.storage.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: tb.interface_fifo.fifo_src.storage.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: tb.interface_fifo.fifo_src.storage.3.1.0
Processing top.tb.interface_fifo.fifo_src_async.storage:
  Properties: ports=2 bits=64 rports=1 wports=1 dbits=16 abits=2 words=4
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=12 dwaste=0 bwaste=48 waste=48 efficiency=25
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \ecp5pll.sdram_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \ecp5pll.sdram_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=25
Extracted data FF from read port 0 of top.tb.interface_fifo.fifo_src_async.storage: $\tb.interface_fifo.fifo_src_async.storage$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: tb.interface_fifo.fifo_src_async.storage.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: tb.interface_fifo.fifo_src_async.storage.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: tb.interface_fifo.fifo_src_async.storage.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: tb.interface_fifo.fifo_src_async.storage.3.0.0

2.29. Executing TECHMAP pass (map to technology primitives).

2.29.1. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

2.29.2. Continuing TECHMAP pass.
Using template $paramod$63b154b9945e46c5c2c27ed886717deb66cff590\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
Using template $paramod$9cb85e957b5390af3e38acbd1f36aa7f240ba4a6\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~41 debug messages>

2.30. Executing OPT pass (performing simple optimizations).

2.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~132 debug messages>

2.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

2.30.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\tb.\interface_fifo.\refresher.$82 ($dff) from module top (D = \tb.interface_fifo.refresher.refresh_level$next [0], Q = \tb.interface_fifo.refresher.refresh_level [0]).
Adding SRST signal on $auto$ff.cc:262:slice$2002 ($dffe) from module top (D = $auto$wreduce.cc:454:run$2061 [21:0], Q = \tb.interface_fifo.fifo_control__w_next_addr, rval = 22'0000000000000000000000).
Adding SRST signal on $auto$ff.cc:262:slice$1995 ($dffe) from module top (D = $auto$wreduce.cc:454:run$2062 [21:0], Q = \tb.interface_fifo.fifo_control__r_next_addr, rval = 22'0000000000000000000000).
Adding SRST signal on $auto$ff.cc:262:slice$1877 ($dffe) from module top (D = $flatten\tb.\interface_fifo.\refresher.$26, Q = \tb.interface_fifo.refresher._ui__initialised, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$1847 ($dffe) from module top (D = $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [23:1], Q = \tb.interface_fifo.refresher.delayer_ui__load$2 [23:1], rval = 23'00000000000000000000000).

2.30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 6 unused cells and 122 unused wires.
<suppressed ~10 debug messages>

2.30.5. Rerunning OPT passes. (Removed registers in this run.)

2.30.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.8. Executing OPT_DFF pass (perform DFF optimizations).

2.30.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.10. Finished fast OPT passes.

2.31. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.32. Executing OPT pass (performing simple optimizations).

2.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

2.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\tb.$procmux$320:
      Old ports: A=3'001, B=6'010011, Y=\tb.testbench_fsm_state$next
      New ports: A=2'01, B=4'1011, Y=\tb.testbench_fsm_state$next [1:0]
      New connections: \tb.testbench_fsm_state$next [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.$70:
      Old ports: A=2'00, B=2'10, Y=$flatten\tb.\interface_fifo.$67
      New ports: A=1'0, B=1'1, Y=$flatten\tb.\interface_fifo.$67 [1]
      New connections: $flatten\tb.\interface_fifo.$67 [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\tb.\interface_fifo.$procmux$409:
      Old ports: A=3'001, B={ 2'01 \tb.interface_fifo.next_dstfifo_writeable_from_sdram 1'0 $flatten\tb.\interface_fifo.$procmux$417_Y [1:0] 1'0 $auto$wreduce.cc:454:run$2064 [1:0] }, Y=\tb.interface_fifo.fifo_controller_fsm_state$next
      New ports: A=2'01, B={ 1'1 \tb.interface_fifo.next_dstfifo_writeable_from_sdram $flatten\tb.\interface_fifo.$procmux$417_Y [1:0] $auto$wreduce.cc:454:run$2064 [1:0] }, Y=\tb.interface_fifo.fifo_controller_fsm_state$next [1:0]
      New connections: \tb.interface_fifo.fifo_controller_fsm_state$next [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.$procmux$412:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$2065 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$2065 [1]
      New connections: $auto$wreduce.cc:454:run$2065 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1160:
      Old ports: A={ 4'0010 $auto$wreduce.cc:454:run$2071 [0] }, B=5'00011, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1160_Y
      New ports: A={ 2'10 $auto$wreduce.cc:454:run$2071 [0] }, B=3'011, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1160_Y [2:0]
      New connections: $flatten\tb.\interface_fifo.\readwriter.$procmux$1160_Y [4:3] = 2'00
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1668:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:454:run$2073 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$2073 [1]
      New connections: { $auto$wreduce.cc:454:run$2073 [2] $auto$wreduce.cc:454:run$2073 [0] } = { $auto$wreduce.cc:454:run$2073 [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1674:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$2072 [2:0] }, B=4'0111, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1674_Y
      New ports: A=$auto$wreduce.cc:454:run$2072 [2:0], B=3'111, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1674_Y [2:0]
      New connections: $flatten\tb.\interface_fifo.\readwriter.$procmux$1674_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.\refresher.$procmux$906:
      Old ports: A=3'101, B=3'010, Y=$flatten\tb.\interface_fifo.\refresher.$procmux$906_Y
      New ports: A=2'01, B=2'10, Y=$flatten\tb.\interface_fifo.\refresher.$procmux$906_Y [1:0]
      New connections: $flatten\tb.\interface_fifo.\refresher.$procmux$906_Y [2] = $flatten\tb.\interface_fifo.\refresher.$procmux$906_Y [0]
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.\refresher.$procmux$914:
      Old ports: A=3'000, B=3'100, Y=$flatten\tb.\interface_fifo.\refresher.$procmux$914_Y
      New ports: A=1'0, B=1'1, Y=$flatten\tb.\interface_fifo.\refresher.$procmux$914_Y [2]
      New connections: $flatten\tb.\interface_fifo.\refresher.$procmux$914_Y [1:0] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\tb.\interface_fifo.\refresher.$procmux$993:
      Old ports: A={ 10'0000000000 $auto$wreduce.cc:454:run$2081 [13:0] }, B={ 23'00000000000000000000000 $auto$wreduce.cc:454:run$2080 [0] 23'00000000000000000000000 $auto$wreduce.cc:454:run$2079 [0] }, Y=$flatten\tb.\interface_fifo.\refresher.$procmux$993_Y
      New ports: A=$auto$wreduce.cc:454:run$2081 [13:0], B={ 13'0000000000000 $auto$wreduce.cc:454:run$2080 [0] 13'0000000000000 $auto$wreduce.cc:454:run$2079 [0] }, Y=$flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [13:0]
      New connections: $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [23:14] = 10'0000000000
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.\refresher.$procmux$999:
      Old ports: A=14'11011111010100, B=14'00000000000000, Y=$auto$wreduce.cc:454:run$2081 [13:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$2081 [2]
      New connections: { $auto$wreduce.cc:454:run$2081 [13:3] $auto$wreduce.cc:454:run$2081 [1:0] } = { $auto$wreduce.cc:454:run$2081 [2] $auto$wreduce.cc:454:run$2081 [2] 1'0 $auto$wreduce.cc:454:run$2081 [2] $auto$wreduce.cc:454:run$2081 [2] $auto$wreduce.cc:454:run$2081 [2] $auto$wreduce.cc:454:run$2081 [2] $auto$wreduce.cc:454:run$2081 [2] 1'0 $auto$wreduce.cc:454:run$2081 [2] 3'000 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.$procmux$417:
      Old ports: A=$auto$wreduce.cc:454:run$2065 [1:0], B=2'01, Y=$flatten\tb.\interface_fifo.$procmux$417_Y [1:0]
      New ports: A=$auto$wreduce.cc:454:run$2065 [1], B=1'0, Y=$flatten\tb.\interface_fifo.$procmux$417_Y [1]
      New connections: $flatten\tb.\interface_fifo.$procmux$417_Y [0] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1671:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$2072 [2:0] }, B={ $flatten\tb.\interface_fifo.\readwriter.$procmux$1674_Y 8'01100100 }, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1671_Y
      New ports: A=$auto$wreduce.cc:454:run$2072 [2:0], B={ $flatten\tb.\interface_fifo.\readwriter.$procmux$1674_Y [2:0] 6'110100 }, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1671_Y [2:0]
      New connections: $flatten\tb.\interface_fifo.\readwriter.$procmux$1671_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.\refresher.$procmux$988:
      Old ports: A=$flatten\tb.\interface_fifo.\refresher.$procmux$993_Y, B={ 23'00000000000000000000000 $auto$wreduce.cc:454:run$2078 [0] }, Y=\tb.interface_fifo.refresher.delayer_ui__load$2$next
      New ports: A=$flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [13:0], B={ 13'0000000000000 $auto$wreduce.cc:454:run$2078 [0] }, Y=\tb.interface_fifo.refresher.delayer_ui__load$2$next [13:0]
      New connections: \tb.interface_fifo.refresher.delayer_ui__load$2$next [23:14] = 10'0000000000
    Consolidated identical input bits for $pmux cell $flatten\tb.\interface_fifo.\refresher.$procmux$993:
      Old ports: A=$auto$wreduce.cc:454:run$2081 [13:0], B={ 13'0000000000000 $auto$wreduce.cc:454:run$2080 [0] 13'0000000000000 $auto$wreduce.cc:454:run$2079 [0] }, Y=$flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [13:0]
      New ports: A={ $auto$wreduce.cc:454:run$2081 [2] 1'0 }, B={ 1'0 $auto$wreduce.cc:454:run$2080 [0] 1'0 $auto$wreduce.cc:454:run$2079 [0] }, Y={ $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [2] $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [0] }
      New connections: { $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [13:3] $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [1] } = { $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [2] $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [2] 1'0 $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [2] $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [2] $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [2] $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [2] $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [2] 1'0 $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [2] 2'00 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1680:
      Old ports: A=$flatten\tb.\interface_fifo.\readwriter.$procmux$1671_Y, B=4'0111, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1680_Y
      New ports: A=$flatten\tb.\interface_fifo.\readwriter.$procmux$1671_Y [2:0], B=3'111, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1680_Y [2:0]
      New connections: $flatten\tb.\interface_fifo.\readwriter.$procmux$1680_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.\refresher.$procmux$988:
      Old ports: A=$flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [13:0], B={ 13'0000000000000 $auto$wreduce.cc:454:run$2078 [0] }, Y=\tb.interface_fifo.refresher.delayer_ui__load$2$next [13:0]
      New ports: A={ $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [2] $flatten\tb.\interface_fifo.\refresher.$procmux$993_Y [0] }, B={ 1'0 $auto$wreduce.cc:454:run$2078 [0] }, Y={ \tb.interface_fifo.refresher.delayer_ui__load$2$next [2] \tb.interface_fifo.refresher.delayer_ui__load$2$next [0] }
      New connections: { \tb.interface_fifo.refresher.delayer_ui__load$2$next [13:3] \tb.interface_fifo.refresher.delayer_ui__load$2$next [1] } = { \tb.interface_fifo.refresher.delayer_ui__load$2$next [2] \tb.interface_fifo.refresher.delayer_ui__load$2$next [2] 1'0 \tb.interface_fifo.refresher.delayer_ui__load$2$next [2] \tb.interface_fifo.refresher.delayer_ui__load$2$next [2] \tb.interface_fifo.refresher.delayer_ui__load$2$next [2] \tb.interface_fifo.refresher.delayer_ui__load$2$next [2] \tb.interface_fifo.refresher.delayer_ui__load$2$next [2] 1'0 \tb.interface_fifo.refresher.delayer_ui__load$2$next [2] 2'00 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1677:
      Old ports: A=$flatten\tb.\interface_fifo.\readwriter.$procmux$1671_Y, B={ $flatten\tb.\interface_fifo.\readwriter.$procmux$1680_Y 8'01100100 }, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1677_Y
      New ports: A=$flatten\tb.\interface_fifo.\readwriter.$procmux$1671_Y [2:0], B={ $flatten\tb.\interface_fifo.\readwriter.$procmux$1680_Y [2:0] 6'110100 }, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1677_Y [2:0]
      New connections: $flatten\tb.\interface_fifo.\readwriter.$procmux$1677_Y [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1686:
      Old ports: A=$flatten\tb.\interface_fifo.\readwriter.$procmux$1677_Y, B=4'0111, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1686_Y
      New ports: A=$flatten\tb.\interface_fifo.\readwriter.$procmux$1677_Y [2:0], B=3'111, Y=$flatten\tb.\interface_fifo.\readwriter.$procmux$1686_Y [2:0]
      New connections: $flatten\tb.\interface_fifo.\readwriter.$procmux$1686_Y [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\tb.\interface_fifo.\readwriter.$procmux$1683:
      Old ports: A=$flatten\tb.\interface_fifo.\readwriter.$procmux$1677_Y, B={ $flatten\tb.\interface_fifo.\readwriter.$procmux$1686_Y 8'01100100 }, Y=\tb.interface_fifo.readwriter._controller_pin_ui__cmd$next
      New ports: A=$flatten\tb.\interface_fifo.\readwriter.$procmux$1677_Y [2:0], B={ $flatten\tb.\interface_fifo.\readwriter.$procmux$1686_Y [2:0] 6'110100 }, Y=\tb.interface_fifo.readwriter._controller_pin_ui__cmd$next [2:0]
      New connections: \tb.interface_fifo.readwriter._controller_pin_ui__cmd$next [3] = 1'0
  Optimizing cells in module \top.
Performed a total of 20 changes.

2.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.32.6. Executing OPT_DFF pass (perform DFF optimizations).

2.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.32.9. Rerunning OPT passes. (Maybe there is more to do..)

2.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

2.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.32.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $flatten\tb.\interface_fifo.\readwriter.$300 ($dff) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$2361 ($sdffce) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2031 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1970 ($dffe) from module top.

2.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

2.32.16. Rerunning OPT passes. (Maybe there is more to do..)

2.32.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

2.32.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.32.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.32.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 16 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 17 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 18 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 19 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 20 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 21 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 22 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 23 on $flatten\tb.\interface_fifo.\refresher.$59 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\tb.\interface_fifo.\readwriter.$309 ($dff) from module top.

2.32.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.32.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.32.23. Rerunning OPT passes. (Maybe there is more to do..)

2.32.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

2.32.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.32.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.32.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 16 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 17 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 18 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 19 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 20 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 21 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 22 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 23 on $flatten\tb.\interface_fifo.\refresher.\delayer.$15 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\tb.\interface_fifo.$178 ($dff) from module top.

2.32.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.32.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.32.30. Rerunning OPT passes. (Maybe there is more to do..)

2.32.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

2.32.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.32.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.32.34. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$1772 ($dffe) from module top (D = { $auto$wreduce.cc:454:run$2082 [11] $auto$wreduce.cc:454:run$2082 [5] $auto$wreduce.cc:454:run$2082 [3] $auto$wreduce.cc:454:run$2082 [1] }, Q = { \tb.interface_fifo.refresher.delayer.countdown [11] \tb.interface_fifo.refresher.delayer.countdown [5] \tb.interface_fifo.refresher.delayer.countdown [3] \tb.interface_fifo.refresher.delayer.countdown [1] }, rval = 4'0000).

2.32.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.32.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.32.37. Rerunning OPT passes. (Maybe there is more to do..)

2.32.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

2.32.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.32.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.32.41. Executing OPT_DFF pass (perform DFF optimizations).

2.32.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.32.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.32.44. Finished OPT passes. (There is nothing left to do.)

2.33. Executing TECHMAP pass (map to technology primitives).

2.33.1. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.33.2. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

2.33.3. Continuing TECHMAP pass.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper maccmap for cells of type $macc.
  add \tb.interface_fifo.fifo_control__w_next_addr (22 bits, unsigned)
  sub \tb.interface_fifo.fifo_control__r_next_addr (22 bits, unsigned)
  add 22'1111111111111111111111 (22 bits, unsigned)
Using extmapper simplemap for cells of type $mux.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$12f939b61a2dcd484d76a40e620bc076ddd034fe\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ecp5_alu for cells of type $alu.
Using template $paramod$bfceb922395790c0ce92e9f9b5b428d4fc72cc30\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$e161c1674351796cd6dd381e70ff05458bfe7755\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8040ba1bf7ba6bf9ef50534bc8b642da7bec4eca\_80_ecp5_alu for cells of type $alu.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$e20dd69394642b602af944fa966e099d5a6789a2\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$0c16c00f0f574905a99617e9ad4871dd8ff9dbb0\_90_pmux for cells of type $pmux.
Using template $paramod$24fc7c41927e2c12f94ed72ef625649b933cb973\_90_pmux for cells of type $pmux.
Using template $paramod$36fdbc18fab0758c8553dda57bd33e3f8f3e8765\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$f7449dc0e8a865baca3ce2ef6bf25cb9ab8f5d77\_90_pmux for cells of type $pmux.
Using template $paramod$4d45682f6d5f8751d24fc75184ef72226da353f7\_90_pmux for cells of type $pmux.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using template $paramod$37d72929308c3f41a0f3d594fae0b9228bb17a8b\_80_ecp5_alu for cells of type $alu.
Using template $paramod$54f0c9cd51aeed2c4826b930481806ecdd6ae5b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$79d78ea488cca2fbe5f2897dddf67cb5fc19c088\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$f19ad83e629666d3daf60603d2306344ffef6d00\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~3225 debug messages>

2.34. Executing OPT pass (performing simple optimizations).

2.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3602 debug messages>

2.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3048 debug messages>
Removed a total of 1016 cells.

2.34.3. Executing OPT_DFF pass (perform DFF optimizations).

2.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 400 unused cells and 3677 unused wires.
<suppressed ~401 debug messages>

2.34.5. Finished fast OPT passes.

2.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.37. Executing TECHMAP pass (map to technology primitives).

2.37.1. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.37.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template IB for cells of type IB.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template OB for cells of type OB.
Using template BB for cells of type BB.
No more expansions possible.
<suppressed ~968 debug messages>

2.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

2.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.40. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

2.41. Executing ATTRMVCP pass (move or copy attributes).

2.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3571 unused wires.
<suppressed ~1 debug messages>

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.44. Executing ABC pass (technology mapping using ABC).

2.44.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 2454 gates and 2985 wires to a netlist network with 529 inputs and 410 outputs.

2.44.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =     423.
ABC: Participating nodes from both networks       =    1078.
ABC: Participating nodes from the first network   =     480. (  81.08 % of nodes)
ABC: Participating nodes from the second network  =     598. ( 101.01 % of nodes)
ABC: Node pairs (any polarity)                    =     480. (  81.08 % of names can be moved)
ABC: Node pairs (same polarity)                   =     450. (  76.01 % of names can be moved)
ABC: Total runtime =     0.08 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.44.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      590
ABC RESULTS:        internal signals:     2046
ABC RESULTS:           input signals:      529
ABC RESULTS:          output signals:      410
Removing temp directory.
Removed 0 unused cells and 1932 unused wires.

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$7cff81e75e2e819965c4be8c44182647368e2dd9\$lut for cells of type $lut.
Using template $paramod$20ade27156b6d2568fba82b7a2f410db04b2d30f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$18b36052d36cf72729de86cdac9ca94acc9d989c\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$905afbc9215f2860361c96121d2743652e460370\$lut for cells of type $lut.
Using template $paramod$cab873f1d75bc7fdf909d2486febe9104528cdce\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$4584dda92fa5a32dd18fd7efc79a2efb1fb8eeea\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$80fd3f90b6a7b38da9d25588666decbe3adaf5ec\$lut for cells of type $lut.
Using template $paramod$8d4cda3772a613829bc052dba9bffba52244b876\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$5457f0ebeb70600b0f5cc028b71b9ab384a256d2\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$9cb7a1f172fa705947ee9ee0fed5c9bd843d99b0\$lut for cells of type $lut.
Using template $paramod$5e3164a14b8375764d1831e48df8bc11c8d249e0\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$7087208ec5fd0d1245562da594018398e9f42a49\$lut for cells of type $lut.
Using template $paramod$02f56b8a1e4e6d404b001268631e1a19ba304547\$lut for cells of type $lut.
Using template $paramod$ae2167737e884e455e0dc9c6a1bfb0669403f070\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$3370e0f223ca1063fadb1dc8300eadd8b4ac1d47\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$acaf438e6f4f31b5725b67e171b88692c75d36a3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$39809159207b65827525fc441696d2ecccd64cf9\$lut for cells of type $lut.
Using template $paramod$68ad891cf915da2e8ed445e9edde519aa0ce9102\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$7e91da373416847ced3c4a2af1c588f1f53d589f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$ca1d48527df516f209cb40a6149324209c84bc69\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$59ad7643a6592a7af331878e9c90559a0d5892f1\$lut for cells of type $lut.
Using template $paramod$621011d46b36d6bae395b65e73a4b46af40d5c6d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$6470a3bba4e3c394b8c88e7d0098cbcf5da13de3\$lut for cells of type $lut.
Using template $paramod$82acbc31fb96d049b296279a211fd4b4ff0d6451\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000011 for cells of type $lut.
Using template $paramod$734f8528204df96ee15a13f72115a8c63f369aa4\$lut for cells of type $lut.
Using template $paramod$4ebad0cef074fed3a3bd7f3bf68b30e58ca2a51c\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$48bf0324abd9677dc9bfbe244c525751fa7638d5\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$d25c5ed7cce01a2a4804202e877356eeec4db6a1\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$68a19a9332a0166800b5cfe3cd3b55629799abea\$lut for cells of type $lut.
Using template $paramod$c93979aa75e0c3a19087ab15b509a110c64f6afe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$cf4b21f2ed527b1e472e571cc170228258dcf147\$lut for cells of type $lut.
Using template $paramod$3aebfa1589f1734332714e4d0e6aba6633f308e5\$lut for cells of type $lut.
Using template $paramod$88436809d80e3f61e774b5b41c3de396ffa04af5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$8a688b470fbdc357e4a14f08dc23c872c147c340\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$e82fa384fa7959434c21aa4b17c8996bcee1a362\$lut for cells of type $lut.
Using template $paramod$3a8c0949da2237be20eeaf3cc89e94798213214b\$lut for cells of type $lut.
Using template $paramod$683ae1be28cca3c0c22d6f8a9b673c475f29b799\$lut for cells of type $lut.
Using template $paramod$fc4dcb2c8a6641d8d73c2b3192e65cdd7b56124c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$b3e203569a93c89f51294e353fa293b3653a24cc\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$4a44634809a6dc13f3856a77f55ec1d1ba36a66d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$31706f62f032e855bd0ba3362c72f8c6ad50d386\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$722e6d61ecb689dc65fd475487a70a2a85a98fba\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$c4bab4a739e1ed26a5bec5485ec9b974d802aadf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$f67ad926234c6216d005ae991aa4cfdf5a71356a\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$46a139bc0e112d55fcaa3dd38c97433fb112b933\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$7a67089dd9ca70bb137a6de970e5f41f3b407f7b\$lut for cells of type $lut.
Using template $paramod$3fdc7a749847d6922c2bc1617876c7dc29941c3d\$lut for cells of type $lut.
Using template $paramod$db9687a2746d0da6223ea4e7843674a8cedcbe67\$lut for cells of type $lut.
Using template $paramod$afc9b589c25047b9743255a424227f4c162dbeda\$lut for cells of type $lut.
Using template $paramod$61cd1dd9e1acbfdee93fd8d302aa972e44745187\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$d5f6878236439151f2fec1c640869c94d77240e2\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$95f604a3cb0bd450be1fc8c29730aec1d4d6fa34\$lut for cells of type $lut.
Using template $paramod$52f30abea18a7f0f7534525c8fadfae8bf772242\$lut for cells of type $lut.
Using template $paramod$06a49eeef9c9c0ca3eeb308c4b5ee09a412d6201\$lut for cells of type $lut.
Using template $paramod$d0503a511cb4748e88d31d0e605c6e47217e7103\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$3e5f6f06d0ab90f80765689e0efb5e64f2350b53\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100111 for cells of type $lut.
Using template $paramod$9f135fba3de3ba24cef5852dbc0be35267668f2e\$lut for cells of type $lut.
Using template $paramod$8e7b442f2d5eec65d5f77efee7ed9f69f27234d6\$lut for cells of type $lut.
Using template $paramod$e5640ec172a7ac9cd85f1419ffaf69f5052d0cc6\$lut for cells of type $lut.
Using template $paramod$5cceef04e3eecfb0b1ae51e18b3dc86e00640937\$lut for cells of type $lut.
Using template $paramod$eb96f0ce2bc0cdd30293924b098cadad6705a6c5\$lut for cells of type $lut.
Using template $paramod$53e4c971902820eca771050f1c961e9b11131a71\$lut for cells of type $lut.
Using template $paramod$ca9f642d73d68760de39ecd49392fa0b7ea5fdae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$f38e2116d50a56188fd03a94cda8b5e386982962\$lut for cells of type $lut.
Using template $paramod$42d1a610f394d52ac73428584dc094a2a3a04df7\$lut for cells of type $lut.
Using template $paramod$da28649199f64116190bb7baca5e3df82177db9b\$lut for cells of type $lut.
Using template $paramod$d6d74d316e8742ff2227709e0ecf6c3e01bb9ce0\$lut for cells of type $lut.
Using template $paramod$9276be162522149d9ebc9ec846a5db13a783b8c2\$lut for cells of type $lut.
Using template $paramod$5289dac6f25369a9a495c69c724c25ee83ad0e78\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~2579 debug messages>

2.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15087.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15087.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14966.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15168.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15046.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15087.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15168.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15168.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$15111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14723$auto$blifparse.cc:515:parse_blif$14941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 1120 unused wires.

2.47. Executing AUTONAME pass.
Renamed 27776 objects in module top (65 iterations).
<suppressed ~3161 debug messages>

2.48. Executing HIERARCHY pass (managing design hierarchy).

2.48.1. Analyzing design hierarchy..
Top module:  \top

2.48.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.49. Printing statistics.

=== top ===

   Number of wires:               1687
   Number of wire bits:           5592
   Number of public wires:        1687
   Number of public wire bits:    5592
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2250
     CCU2C                         209
     EHXPLLL                         1
     L6MUX21                        93
     LUT4                          864
     PFUMX                         240
     TRELLIS_DPR16X4                12
     TRELLIS_FF                    774
     TRELLIS_IO                     57

2.50. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3. Executing JSON backend.

End of script. Logfile hash: 10935a96ef, CPU: user 5.20s system 0.13s, MEM: 292.54 MB peak
Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 16% 34x opt_clean (0 sec), 15% 36x opt_expr (0 sec), ...
