{"Younghoon Kim": [0.9983035922050476, ["Designing approximate circuits using clock overgating", ["Younghoon Kim", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2897937.2898005", "dac", 2016]], "Doowon Lee": [0.9998957514762878, ["Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification", ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2897937.2898072", "dac", 2016]], "Taeyoung Kim": [0.9952526688575745, ["Invited - Cross-layer modeling and optimization for electromigration induced reliability", ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2905010", "dac", 2016], ["Physics-based full-chip TDDB assessment for BEOL interconnects", ["Xin Huang", "Valeriy Sukharev", "Zhongdong Qi", "Taeyoung Kim", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2898062", "dac", 2016]], "Seongbo Shim": [0.9980239719152451, ["Redundant via insertion for multiple-patterning directed-self-assembly lithography", ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "https://doi.org/10.1145/2897937.2898080", "dac", 2016]], "Woohyun Chung": [0.9989664554595947, ["Redundant via insertion for multiple-patterning directed-self-assembly lithography", ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "https://doi.org/10.1145/2897937.2898080", "dac", 2016]], "Youngsoo Shin": [0.9997629821300507, ["Redundant via insertion for multiple-patterning directed-self-assembly lithography", ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "https://doi.org/10.1145/2897937.2898080", "dac", 2016]], "Jin-Hyun Kang": [0.9514743238687515, ["Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning", ["Jin-Hyun Kang", "Nur A. Touba", "Joon-Sung Yang"], "https://doi.org/10.1145/2897937.2898078", "dac", 2016]], "Joon-Sung Yang": [0.9999148845672607, ["Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning", ["Jin-Hyun Kang", "Nur A. Touba", "Joon-Sung Yang"], "https://doi.org/10.1145/2897937.2898078", "dac", 2016]], "Kun Young Chung": [0.9999546706676483, ["Comprehensive optimization of scan chain timing during late-stage IC implementation", ["Kun Young Chung", "Andrew B. Kahng", "Jiajia Li"], "https://doi.org/10.1145/2897937.2897998", "dac", 2016]], "Jisung Park": [0.886696070432663, ["Improving performance and lifetime of NAND storage systems using relaxed program sequence", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", "dac", 2016]], "Jaeyong Jeong": [0.9440060257911682, ["Improving performance and lifetime of NAND storage systems using relaxed program sequence", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", "dac", 2016]], "Sungjin Lee": [0.8338425606489182, ["Improving performance and lifetime of NAND storage systems using relaxed program sequence", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", "dac", 2016]], "Youngsun Song": [0.9875559359788895, ["Improving performance and lifetime of NAND storage systems using relaxed program sequence", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", "dac", 2016]], "Jihong Kim": [1, ["Improving performance and lifetime of NAND storage systems using relaxed program sequence", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", "dac", 2016]], "Danghui Wang": [0.7654920965433121, ["TEMP: thread batch enabled memory partitioning for GPU", ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2897937.2898103", "dac", 2016]], "Hyungmin Cho": [0.9681252092123032, ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", "dac", 2016]], "Kyungwook Chang": [0.9999757707118988, ["Match-making for monolithic 3D IC: finding the right technology node", ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "https://doi.org/10.1145/2897937.2898043", "dac", 2016]], "Sung Kyu Lim": [0.9975332617759705, ["Match-making for monolithic 3D IC: finding the right technology node", ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "https://doi.org/10.1145/2897937.2898043", "dac", 2016]], "Injoon Hong": [0.9335944503545761, ["A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications", ["Injoon Hong", "Jason Clemons", "Rangharajan Venkatesan", "Iuri Frosio", "Brucek Khailany", "Stephen W. Keckler"], "https://doi.org/10.1145/2897937.2897974", "dac", 2016]], "Young-kyu Choi": [0.9995349943637848, ["A quantitative analysis on microarchitectures of modern CPU-FPGA platforms", ["Young-kyu Choi", "Jason Cong", "Zhenman Fang", "Yuchen Hao", "Glenn Reinman", "Peng Wei"], "https://doi.org/10.1145/2897937.2897972", "dac", 2016]], "Kyounghoon Kim": [0.9999635219573975, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Jungki Kim": [0.9854736924171448, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Joonsang Yu": [0.9997560083866119, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Jungwoo Seo": [0.972303107380867, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Jongeun Lee": [1, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Kiyoung Choi": [1, ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", "dac", 2016]], "Jaeyong Chung": [0.9440060257911682, ["Simplifying deep neural networks for neuromorphic architectures", ["Jaeyong Chung", "Taehwan Shin"], "https://doi.org/10.1145/2897937.2898092", "dac", 2016]], "Taehwan Shin": [0.925512820482254, ["Simplifying deep neural networks for neuromorphic architectures", ["Jaeyong Chung", "Taehwan Shin"], "https://doi.org/10.1145/2897937.2898092", "dac", 2016]], "Nam Sung Kim": [0.9872660338878632, ["VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency", ["Hadi Asghari Moghaddam", "Hamid Reza Ghasemi", "Abhishek Arvind Sinkar", "Indrani Paul", "Nam Sung Kim"], "https://doi.org/10.1145/2897937.2898109", "dac", 2016]], "Duseok Kang": [0.9933034181594849, ["Real-time co-scheduling of multiple dataflow graphs on multi-processor systems", ["Shin-Haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"], "https://doi.org/10.1145/2897937.2898077", "dac", 2016]], "Hoeseok Yang": [0.9946398288011551, ["Real-time co-scheduling of multiple dataflow graphs on multi-processor systems", ["Shin-Haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"], "https://doi.org/10.1145/2897937.2898077", "dac", 2016]], "Soonhoi Ha": [1, ["Real-time co-scheduling of multiple dataflow graphs on multi-processor systems", ["Shin-Haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"], "https://doi.org/10.1145/2897937.2898077", "dac", 2016]], "Hochul Lee": [0.994741216301918, ["MTJ variation monitor-assisted adaptive MRAM write", ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"], "https://doi.org/10.1145/2897937.2897979", "dac", 2016]]}