//TL1: For peripheral Suspend control
//TL2: for CPU HALT indication

// MULTI CORE SYNCHRONIZATION
// break_out outputs from all cores are connected to TL1
// capture and hold on TL1 is enabled
// all cores are suspend targets
A CBS_TLCHE L  0x00000002    //TL1 capture and hold enabled
//A CBS_TL1ST L  0x3000003F    //all CPUs are suspended targets, DMA is suspend target, HSSL is suspend target
A CBS_TL1ST L  0xB000003F    //all CPUs are suspended targets, DMA is suspend target, HSSL is suspend target
A CBS_TRC0  L  0x00000100    //BT1 - CPU0 is trigger source
// A CBS_TRC1  L  0x00000100    //BT1 - CPU1 is trigger source
// A CBS_TRC2  L  0x00000100    //BT1 - CPU2 is trigger source
A CBS_TLC   L  0x00000030    //TL1 forced to active
A CBS_TLC   L  0x00000000    //TL1 force removed

A 0xF0041010 L 0xE0000000 // set HSM DBGBASE register to E000
A 0xF0052008 L 0x00000000 // for deleting the onchip breakpoint set by the boot ROM.
A 0xF005EDF0 L 0xA05F0001 // set HSM DHCSR to A05F (fixed debug key) plus C_DEBUGEN enable

//-----------------------
//STM suspend control
A STM0_OCS      L  0x12000000
//-----------------------

//-----------------------
//CAN suspend control
A CAN0_CLC       L  0x00000000
A CAN0_OCS       L  0x11000000 // hard suspend selected instead of soft suspend because of chip bug

A CAN1_CLC       L  0x00000000
A CAN1_OCS       L  0x11000000

//-----------------------