make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       main.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "atlys_video-customvideomixersoc-atlys.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "atlys_video-customvideomixersoc-atlys.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23654: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23747: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23756: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23817: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23853: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23971: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24002: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24030: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24061: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24089: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24120: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24148: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24179: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24207: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24238: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24266: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24297: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24325: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24356: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24384: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24415: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24443: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24474: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24502: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24533: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24561: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24592: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24620: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24651: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24679: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24710: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24738: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24769: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24797: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24828: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24856: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24887: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24915: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24941: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25252: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25320: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25339: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25358: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25382: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25407: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25426: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25445: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25469: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25494: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25513: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25532: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25556: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25676: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25744: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25763: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25782: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25806: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25831: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25850: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25869: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25893: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25918: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25937: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25956: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25980: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26104: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26124: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26191: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26223: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26260: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26292: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26329: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26361: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26438: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26469: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26501: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26538: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26570: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26607: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26639: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 113: Using initial value of customvideomixersoc_customvideomixersoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 126: Using initial value of customvideomixersoc_customvideomixersoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 145: Using initial value of customvideomixersoc_customvideomixersoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 206: Using initial value of customvideomixersoc_customvideomixersoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 229: Using initial value of customvideomixersoc_customvideomixersoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 253: Using initial value of customvideomixersoc_customvideomixersoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 281: Using initial value of customvideomixersoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 285: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 321: Using initial value of customvideomixersoc_firmware_ram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 511: Using initial value of customvideomixersoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 527: Using initial value of customvideomixersoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 660: Using initial value of customvideomixersoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 699: Using initial value of customvideomixersoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 738: Using initial value of customvideomixersoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 777: Using initial value of customvideomixersoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 816: Using initial value of customvideomixersoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 855: Using initial value of customvideomixersoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 894: Using initial value of customvideomixersoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 933: Using initial value of customvideomixersoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 953: Using initial value of customvideomixersoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 970: Using initial value of customvideomixersoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 985: Using initial value of customvideomixersoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 986: Using initial value of customvideomixersoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 987: Using initial value of customvideomixersoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 988: Using initial value of customvideomixersoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 989: Using initial value of customvideomixersoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1057: Using initial value of customvideomixersoc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1086: Using initial value of crg_reset1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1097: Using initial value of liteethphymiitx_sink_sink_sop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1098: Using initial value of liteethphymiitx_sink_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1128: Using initial value of liteethphymiitx_unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1133: Using initial value of liteethphymiirx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1134: Using initial value of liteethphymiirx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1215: Using initial value of ethmac_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1230: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1248: Using initial value of ethmac_preamble_checker_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1342: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1397: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1398: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1413: Using initial value of ethmac_rx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1480: Using initial value of ethmac_tx_converter_unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1564: Using initial value of ethmac_tx_cdc_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1611: Using initial value of ethmac_rx_cdc_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1675: Using initial value of ethmac_writer_sink_sink_ack since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1700: Using initial value of ethmac_writer_slot_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1719: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1739: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1746: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1785: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1817: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1830: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1843: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1858: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1921: Using initial value of hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1924: Using initial value of hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1947: Using initial value of hdmi_in0_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 1952: Using initial value of hdmi_in0_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2038: Using initial value of hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2066: Using initial value of hdmi_in0_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2071: Using initial value of hdmi_in0_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2157: Using initial value of hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2185: Using initial value of hdmi_in0_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2190: Using initial value of hdmi_in0_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2276: Using initial value of hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2413: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2683: Using initial value of hdmi_in0_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2749: Using initial value of hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2752: Using initial value of hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2775: Using initial value of hdmi_in1_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2780: Using initial value of hdmi_in1_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2866: Using initial value of hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2894: Using initial value of hdmi_in1_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2899: Using initial value of hdmi_in1_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 2985: Using initial value of hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3013: Using initial value of hdmi_in1_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3018: Using initial value of hdmi_in1_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3104: Using initial value of hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3241: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3511: Using initial value of hdmi_in1_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3527: Using initial value of interface2_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3528: Using initial value of interface2_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3617: Using initial value of hdmi_out0_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3760: Using initial value of hdmi_out0_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3763: Using initial value of hdmi_out0_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3778: Using initial value of hdmi_out0_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3781: Using initial value of hdmi_out0_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 3811: Using initial value of hdmi_out0_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 4028: Using initial value of hdmi_out0_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 4046: Using initial value of interface3_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 4047: Using initial value of interface3_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 4129: Using initial value of hdmi_out1_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 4278: Using initial value of hdmi_out1_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 4504: Using initial value of hdmi_out1_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 4527: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 4530: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23695: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23894: Signal <mem_2> in initial block is partially initialized.
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 6089: Assignment to customvideomixersoc_customvideomixersoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 6251: Assignment to customvideomixersoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 6252: Assignment to customvideomixersoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 6255: Assignment to customvideomixersoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 6256: Assignment to customvideomixersoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 6312: Assignment to customvideomixersoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 6327: Assignment to customvideomixersoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 7993: Assignment to interface2_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 7994: Assignment to interface3_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 7996: Assignment to interface0_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 7997: Assignment to interface1_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8078: Assignment to interface0_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8079: Assignment to interface1_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8127: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8132: Assignment to customvideomixersoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8202: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8320: Assignment to liteethphymiitx_source_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8321: Assignment to liteethphymiitx_source_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8322: Assignment to liteethphymiitx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8325: Assignment to liteethphymiitx_chunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8363: Assignment to liteethphymiirx_sink_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8377: Assignment to liteethphymiirx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8384: Assignment to liteethphymiirx_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8684: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8856: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8905: Assignment to ethmac_crc32_checker_syncfifo_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 8913: Assignment to ethmac_crc32_checker_syncfifo_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9076: Assignment to ethmac_tx_converter_chunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9160: Assignment to ethmac_rx_converter_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9324: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9328: Assignment to ethmac_tx_last_be_sink_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9358: Assignment to liteethphymiitx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9359: Assignment to liteethphymiitx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9362: Assignment to liteethphymiitx_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9363: Assignment to liteethphymiitx_sink_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9364: Assignment to ethmac_tx_pipeline_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9394: Assignment to ethmac_rx_last_be_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9395: Assignment to ethmac_rx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9414: Assignment to ethmac_rx_pipeline_busy ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9474: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9481: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9785: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9786: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9788: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9789: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9790: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9792: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9793: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9795: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9796: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9797: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9803: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9804: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9810: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9811: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9849: Assignment to hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9850: Assignment to hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9852: Assignment to hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9853: Assignment to hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9868: Assignment to hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 9870: Assignment to hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10226: Assignment to hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10251: Assignment to hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10257: Assignment to hdmi_in0_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10259: Assignment to hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10272: Assignment to hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10273: Assignment to hdmi_in0_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10274: Assignment to hdmi_in0_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10329: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10343: Assignment to hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10368: Assignment to hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10527: Assignment to hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10528: Assignment to hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10530: Assignment to hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10531: Assignment to hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10546: Assignment to hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10548: Assignment to hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10904: Assignment to hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10929: Assignment to hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10935: Assignment to hdmi_in1_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10937: Assignment to hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10950: Assignment to hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10951: Assignment to hdmi_in1_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 10952: Assignment to hdmi_in1_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11007: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11021: Assignment to hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11046: Assignment to hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11179: Assignment to hdmi_out0_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11180: Assignment to hdmi_out0_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11181: Assignment to hdmi_out0_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11182: Assignment to hdmi_out0_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11196: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11197: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11418: Assignment to hdmi_out0_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11420: Assignment to hdmi_out0_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11432: Assignment to hdmi_out0_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11433: Assignment to hdmi_out0_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11434: Assignment to hdmi_out0_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11435: Assignment to hdmi_out0_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11527: Assignment to hdmi_out1_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11528: Assignment to hdmi_out1_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11529: Assignment to hdmi_out1_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11530: Assignment to hdmi_out1_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11575: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11576: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11680: Assignment to hdmi_out1_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11682: Assignment to hdmi_out1_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11694: Assignment to hdmi_out1_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11695: Assignment to hdmi_out1_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11696: Assignment to hdmi_out1_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11697: Assignment to hdmi_out1_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11876: Assignment to customvideomixersoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11877: Assignment to customvideomixersoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11881: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11916: Assignment to customvideomixersoc_customvideomixersoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11917: Assignment to customvideomixersoc_customvideomixersoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11919: Assignment to customvideomixersoc_customvideomixersoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11920: Assignment to customvideomixersoc_customvideomixersoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11921: Assignment to customvideomixersoc_customvideomixersoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11927: Assignment to customvideomixersoc_customvideomixersoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11928: Assignment to customvideomixersoc_customvideomixersoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11931: Assignment to customvideomixersoc_customvideomixersoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11934: Assignment to customvideomixersoc_customvideomixersoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11935: Assignment to customvideomixersoc_customvideomixersoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11941: Assignment to customvideomixersoc_firmware_ram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11942: Assignment to customvideomixersoc_firmware_ram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11951: Assignment to customvideomixersoc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11952: Assignment to customvideomixersoc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11954: Assignment to customvideomixersoc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11955: Assignment to customvideomixersoc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11956: Assignment to customvideomixersoc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11975: Assignment to customvideomixersoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11976: Assignment to customvideomixersoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11977: Assignment to customvideomixersoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11978: Assignment to customvideomixersoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11979: Assignment to customvideomixersoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11980: Assignment to customvideomixersoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11981: Assignment to customvideomixersoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11982: Assignment to customvideomixersoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11983: Assignment to customvideomixersoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11984: Assignment to customvideomixersoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11985: Assignment to customvideomixersoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11986: Assignment to customvideomixersoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11987: Assignment to customvideomixersoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11988: Assignment to customvideomixersoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11989: Assignment to customvideomixersoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 11990: Assignment to customvideomixersoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12000: Assignment to customvideomixersoc_bank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12001: Assignment to customvideomixersoc_bank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12002: Assignment to customvideomixersoc_bank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12003: Assignment to customvideomixersoc_bank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12004: Assignment to customvideomixersoc_bank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12005: Assignment to customvideomixersoc_bank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12006: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12007: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12012: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12014: Assignment to customvideomixersoc_bank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12015: Assignment to customvideomixersoc_bank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12022: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12023: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12028: Assignment to customvideomixersoc_bank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12029: Assignment to customvideomixersoc_bank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12050: Assignment to customvideomixersoc_bank3_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12051: Assignment to customvideomixersoc_bank3_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12052: Assignment to customvideomixersoc_bank3_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12053: Assignment to customvideomixersoc_bank3_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12054: Assignment to customvideomixersoc_bank3_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12055: Assignment to customvideomixersoc_bank3_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12056: Assignment to customvideomixersoc_bank3_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12057: Assignment to customvideomixersoc_bank3_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12058: Assignment to customvideomixersoc_bank3_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12059: Assignment to customvideomixersoc_bank3_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12060: Assignment to customvideomixersoc_bank3_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12061: Assignment to customvideomixersoc_bank3_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12062: Assignment to customvideomixersoc_bank3_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12063: Assignment to customvideomixersoc_bank3_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12064: Assignment to customvideomixersoc_bank3_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12065: Assignment to customvideomixersoc_bank3_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12066: Assignment to customvideomixersoc_bank3_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12067: Assignment to customvideomixersoc_bank3_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12068: Assignment to customvideomixersoc_bank3_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12069: Assignment to customvideomixersoc_bank3_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12070: Assignment to customvideomixersoc_bank3_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12071: Assignment to customvideomixersoc_bank3_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12072: Assignment to customvideomixersoc_bank3_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12073: Assignment to customvideomixersoc_bank3_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12074: Assignment to customvideomixersoc_bank3_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12075: Assignment to customvideomixersoc_bank3_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12076: Assignment to customvideomixersoc_bank3_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12077: Assignment to customvideomixersoc_bank3_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12078: Assignment to customvideomixersoc_bank3_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12079: Assignment to customvideomixersoc_bank3_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12080: Assignment to customvideomixersoc_bank3_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12081: Assignment to customvideomixersoc_bank3_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12082: Assignment to customvideomixersoc_bank3_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12083: Assignment to customvideomixersoc_bank3_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12084: Assignment to customvideomixersoc_bank3_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12085: Assignment to customvideomixersoc_bank3_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12086: Assignment to customvideomixersoc_bank3_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12087: Assignment to customvideomixersoc_bank3_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12088: Assignment to customvideomixersoc_bank3_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12089: Assignment to customvideomixersoc_bank3_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12128: Assignment to customvideomixersoc_bank4_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12129: Assignment to customvideomixersoc_bank4_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12134: Assignment to customvideomixersoc_bank4_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12135: Assignment to customvideomixersoc_bank4_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12138: Assignment to customvideomixersoc_bank4_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12139: Assignment to customvideomixersoc_bank4_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12140: Assignment to customvideomixersoc_bank4_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12141: Assignment to customvideomixersoc_bank4_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12146: Assignment to hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12148: Assignment to hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12150: Assignment to customvideomixersoc_bank4_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12151: Assignment to customvideomixersoc_bank4_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12154: Assignment to customvideomixersoc_bank4_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12155: Assignment to customvideomixersoc_bank4_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12156: Assignment to customvideomixersoc_bank4_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12157: Assignment to customvideomixersoc_bank4_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12158: Assignment to hdmi_in0_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12160: Assignment to customvideomixersoc_bank4_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12161: Assignment to customvideomixersoc_bank4_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12162: Assignment to customvideomixersoc_bank4_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12163: Assignment to customvideomixersoc_bank4_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12164: Assignment to hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12166: Assignment to customvideomixersoc_bank4_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12167: Assignment to customvideomixersoc_bank4_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12168: Assignment to customvideomixersoc_bank4_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12169: Assignment to customvideomixersoc_bank4_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12170: Assignment to customvideomixersoc_bank4_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12171: Assignment to customvideomixersoc_bank4_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12174: Assignment to customvideomixersoc_bank4_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12175: Assignment to customvideomixersoc_bank4_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12176: Assignment to customvideomixersoc_bank4_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12177: Assignment to customvideomixersoc_bank4_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12178: Assignment to hdmi_in0_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12180: Assignment to customvideomixersoc_bank4_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12181: Assignment to customvideomixersoc_bank4_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12182: Assignment to customvideomixersoc_bank4_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12183: Assignment to customvideomixersoc_bank4_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12184: Assignment to hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12186: Assignment to customvideomixersoc_bank4_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12187: Assignment to customvideomixersoc_bank4_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12188: Assignment to customvideomixersoc_bank4_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12189: Assignment to customvideomixersoc_bank4_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12190: Assignment to customvideomixersoc_bank4_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12191: Assignment to customvideomixersoc_bank4_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12194: Assignment to customvideomixersoc_bank4_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12195: Assignment to customvideomixersoc_bank4_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12196: Assignment to customvideomixersoc_bank4_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12197: Assignment to customvideomixersoc_bank4_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12198: Assignment to hdmi_in0_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12200: Assignment to customvideomixersoc_bank4_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12201: Assignment to customvideomixersoc_bank4_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12202: Assignment to customvideomixersoc_bank4_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12203: Assignment to customvideomixersoc_bank4_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12204: Assignment to hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12206: Assignment to customvideomixersoc_bank4_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12207: Assignment to customvideomixersoc_bank4_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12208: Assignment to customvideomixersoc_bank4_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12209: Assignment to customvideomixersoc_bank4_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12210: Assignment to customvideomixersoc_bank4_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12211: Assignment to customvideomixersoc_bank4_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12212: Assignment to customvideomixersoc_bank4_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12213: Assignment to customvideomixersoc_bank4_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12214: Assignment to customvideomixersoc_bank4_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12215: Assignment to customvideomixersoc_bank4_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12216: Assignment to customvideomixersoc_bank4_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12217: Assignment to customvideomixersoc_bank4_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12218: Assignment to customvideomixersoc_bank4_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12219: Assignment to customvideomixersoc_bank4_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12220: Assignment to customvideomixersoc_bank4_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12221: Assignment to customvideomixersoc_bank4_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12222: Assignment to hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12252: Assignment to hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12253: Assignment to hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12302: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12309: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12316: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12337: Assignment to customvideomixersoc_bank5_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12338: Assignment to customvideomixersoc_bank5_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12343: Assignment to customvideomixersoc_bank5_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12344: Assignment to customvideomixersoc_bank5_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12347: Assignment to customvideomixersoc_bank5_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12348: Assignment to customvideomixersoc_bank5_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12349: Assignment to customvideomixersoc_bank5_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12350: Assignment to customvideomixersoc_bank5_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12355: Assignment to hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12357: Assignment to hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12359: Assignment to customvideomixersoc_bank5_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12360: Assignment to customvideomixersoc_bank5_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12363: Assignment to customvideomixersoc_bank5_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12364: Assignment to customvideomixersoc_bank5_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12365: Assignment to customvideomixersoc_bank5_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12366: Assignment to customvideomixersoc_bank5_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12367: Assignment to hdmi_in1_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12369: Assignment to customvideomixersoc_bank5_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12370: Assignment to customvideomixersoc_bank5_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12371: Assignment to customvideomixersoc_bank5_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12372: Assignment to customvideomixersoc_bank5_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12373: Assignment to hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12375: Assignment to customvideomixersoc_bank5_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12376: Assignment to customvideomixersoc_bank5_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12377: Assignment to customvideomixersoc_bank5_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12378: Assignment to customvideomixersoc_bank5_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12379: Assignment to customvideomixersoc_bank5_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12380: Assignment to customvideomixersoc_bank5_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12383: Assignment to customvideomixersoc_bank5_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12384: Assignment to customvideomixersoc_bank5_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12385: Assignment to customvideomixersoc_bank5_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12386: Assignment to customvideomixersoc_bank5_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12387: Assignment to hdmi_in1_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12389: Assignment to customvideomixersoc_bank5_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12390: Assignment to customvideomixersoc_bank5_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12391: Assignment to customvideomixersoc_bank5_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12392: Assignment to customvideomixersoc_bank5_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12393: Assignment to hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12395: Assignment to customvideomixersoc_bank5_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12396: Assignment to customvideomixersoc_bank5_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12397: Assignment to customvideomixersoc_bank5_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12398: Assignment to customvideomixersoc_bank5_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12399: Assignment to customvideomixersoc_bank5_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12400: Assignment to customvideomixersoc_bank5_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12403: Assignment to customvideomixersoc_bank5_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12404: Assignment to customvideomixersoc_bank5_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12405: Assignment to customvideomixersoc_bank5_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12406: Assignment to customvideomixersoc_bank5_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12407: Assignment to hdmi_in1_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12409: Assignment to customvideomixersoc_bank5_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12410: Assignment to customvideomixersoc_bank5_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12411: Assignment to customvideomixersoc_bank5_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12412: Assignment to customvideomixersoc_bank5_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12413: Assignment to hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12415: Assignment to customvideomixersoc_bank5_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12416: Assignment to customvideomixersoc_bank5_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12417: Assignment to customvideomixersoc_bank5_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12418: Assignment to customvideomixersoc_bank5_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12419: Assignment to customvideomixersoc_bank5_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12420: Assignment to customvideomixersoc_bank5_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12421: Assignment to customvideomixersoc_bank5_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12422: Assignment to customvideomixersoc_bank5_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12423: Assignment to customvideomixersoc_bank5_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12424: Assignment to customvideomixersoc_bank5_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12425: Assignment to customvideomixersoc_bank5_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12426: Assignment to customvideomixersoc_bank5_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12427: Assignment to customvideomixersoc_bank5_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12428: Assignment to customvideomixersoc_bank5_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12429: Assignment to customvideomixersoc_bank5_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12430: Assignment to customvideomixersoc_bank5_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12431: Assignment to hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12461: Assignment to hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12462: Assignment to hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12511: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12518: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12525: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12531: Assignment to customvideomixersoc_bank6_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12532: Assignment to customvideomixersoc_bank6_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12587: Assignment to hdmi_out0_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12589: Assignment to hdmi_out0_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12591: Assignment to customvideomixersoc_bank6_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12592: Assignment to customvideomixersoc_bank6_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12597: Assignment to customvideomixersoc_bank6_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12598: Assignment to customvideomixersoc_bank6_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12599: Assignment to customvideomixersoc_bank6_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12600: Assignment to customvideomixersoc_bank6_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12605: Assignment to hdmi_out0_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12607: Assignment to hdmi_out0_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12609: Assignment to customvideomixersoc_bank6_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12610: Assignment to customvideomixersoc_bank6_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12618: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12621: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12624: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12627: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12644: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12649: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12719: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12722: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12725: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12728: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12745: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12750: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12752: Assignment to customvideomixersoc_bank8_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12753: Assignment to customvideomixersoc_bank8_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12754: Assignment to customvideomixersoc_bank8_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12755: Assignment to customvideomixersoc_bank8_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12756: Assignment to customvideomixersoc_bank8_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12757: Assignment to customvideomixersoc_bank8_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12758: Assignment to customvideomixersoc_bank8_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12759: Assignment to customvideomixersoc_bank8_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12760: Assignment to customvideomixersoc_bank8_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12761: Assignment to customvideomixersoc_bank8_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12762: Assignment to customvideomixersoc_bank8_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12763: Assignment to customvideomixersoc_bank8_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12764: Assignment to customvideomixersoc_bank8_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12765: Assignment to customvideomixersoc_bank8_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12766: Assignment to customvideomixersoc_bank8_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12767: Assignment to customvideomixersoc_bank8_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12768: Assignment to customvideomixersoc_bank8_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12769: Assignment to customvideomixersoc_bank8_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12770: Assignment to customvideomixersoc_bank8_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12771: Assignment to customvideomixersoc_bank8_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12783: Assignment to customvideomixersoc_bank9_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12784: Assignment to customvideomixersoc_bank9_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12785: Assignment to customvideomixersoc_bank9_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12786: Assignment to customvideomixersoc_bank9_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12787: Assignment to customvideomixersoc_bank9_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12788: Assignment to customvideomixersoc_bank9_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12789: Assignment to customvideomixersoc_bank9_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12790: Assignment to customvideomixersoc_bank9_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12791: Assignment to customvideomixersoc_bank9_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12792: Assignment to customvideomixersoc_bank9_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12793: Assignment to customvideomixersoc_bank9_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12794: Assignment to customvideomixersoc_bank9_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12795: Assignment to customvideomixersoc_bank9_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12796: Assignment to customvideomixersoc_bank9_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12797: Assignment to customvideomixersoc_bank9_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12798: Assignment to customvideomixersoc_bank9_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12799: Assignment to customvideomixersoc_bank9_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12800: Assignment to customvideomixersoc_bank9_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12801: Assignment to customvideomixersoc_bank9_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12802: Assignment to customvideomixersoc_bank9_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12803: Assignment to customvideomixersoc_bank9_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12804: Assignment to customvideomixersoc_bank9_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12805: Assignment to customvideomixersoc_bank9_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12806: Assignment to customvideomixersoc_bank9_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12807: Assignment to customvideomixersoc_bank9_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12808: Assignment to customvideomixersoc_bank9_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12809: Assignment to customvideomixersoc_bank9_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12810: Assignment to customvideomixersoc_bank9_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12811: Assignment to customvideomixersoc_bank9_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12812: Assignment to customvideomixersoc_bank9_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12813: Assignment to customvideomixersoc_bank9_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12814: Assignment to customvideomixersoc_bank9_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12836: Assignment to customvideomixersoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12852: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12853: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12854: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12855: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12856: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12857: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12858: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12859: Assignment to customvideomixersoc_bank10_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12862: Assignment to customvideomixersoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12878: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12879: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12880: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12881: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12882: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12883: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12884: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12885: Assignment to customvideomixersoc_bank10_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12886: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12888: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12889: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12890: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12891: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12892: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12893: Assignment to customvideomixersoc_bank10_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12894: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12895: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12896: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12897: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12898: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12899: Assignment to customvideomixersoc_bank10_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12900: Assignment to customvideomixersoc_bank10_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12901: Assignment to customvideomixersoc_bank10_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12946: Assignment to customvideomixersoc_bank11_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12947: Assignment to customvideomixersoc_bank11_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12974: Assignment to customvideomixersoc_customvideomixersoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12976: Assignment to customvideomixersoc_bank12_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12977: Assignment to customvideomixersoc_bank12_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12978: Assignment to customvideomixersoc_bank12_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12979: Assignment to customvideomixersoc_bank12_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12980: Assignment to customvideomixersoc_bank12_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12981: Assignment to customvideomixersoc_bank12_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12982: Assignment to customvideomixersoc_bank12_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12983: Assignment to customvideomixersoc_bank12_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12984: Assignment to customvideomixersoc_customvideomixersoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 12985: Assignment to customvideomixersoc_customvideomixersoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 13011: Assignment to customvideomixersoc_bank13_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 13012: Assignment to customvideomixersoc_bank13_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 13013: Assignment to customvideomixersoc_bank13_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 13014: Assignment to customvideomixersoc_bank13_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 13015: Assignment to customvideomixersoc_customvideomixersoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 13016: Assignment to customvideomixersoc_customvideomixersoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 15565: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 16074: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 16173: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 16272: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 16524: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 16540: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 16549: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 16558: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 15805: Assignment to hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 17129: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 17228: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 17327: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 17579: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 17595: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 17604: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 17613: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 16860: Assignment to hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18039: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18040: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18041: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18048: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18057: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18066: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 17915: Assignment to hdmi_out0_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18348: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18349: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18350: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18357: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18366: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18375: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18224: Assignment to hdmi_out1_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18607: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18543: Assignment to customvideomixersoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 19258: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 19259: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 19403: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 21003: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 21146: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 21404: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 18611: Assignment to customvideomixersoc_customvideomixersoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23725: Assignment to customvideomixersoc_customvideomixersoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23739: Assignment to customvideomixersoc_customvideomixersoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23790: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 23793: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24978: Assignment to customvideomixersoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 24992: Assignment to customvideomixersoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25006: Assignment to customvideomixersoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25020: Assignment to customvideomixersoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25034: Assignment to customvideomixersoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25048: Assignment to customvideomixersoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25062: Assignment to customvideomixersoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25076: Assignment to customvideomixersoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25128: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25144: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25160: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25174: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25190: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25206: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25220: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <FDCE>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25586: Assignment to hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25600: Assignment to hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25614: Assignment to hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25630: Assignment to hdmi_in0_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 25644: Assignment to hdmi_in0_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26010: Assignment to hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26024: Assignment to hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26038: Assignment to hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26054: Assignment to hdmi_in1_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26068: Assignment to hdmi_in1_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26085: Assignment to hdmi_out0_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26101: Assignment to hdmi_out0_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26409: Assignment to hdmi_out1_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26425: Assignment to hdmi_out1_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26863: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" Line 26883: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_fifo_graycounter1_q>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "KEEP = TRUE" for signal <sys_clk>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
WARNING:Xst:647 - Input <eth_rx_data<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_clocks_gtx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_mdio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_mdc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" line 23656: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" line 23656: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" line 23656: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" line 23656: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" line 23656: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_video-customvideomixersoc-atlys.v" line 23656: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16384x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x22-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x22-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x22-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x22-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 4x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 4x30-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x12-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 512x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 512x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x12-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x11-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x11-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x11-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 1024x65-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_19>, simulation mismatch.
    Found 11x64-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 8x11-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 8x11-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 8x11-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 1024x65-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_24>, simulation mismatch.
    Found 11x64-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 16x64-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 512x67-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 16x64-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 512x67-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Register <n_controller_selected_wl2> equivalent to <n_controller_selected_wl0> has been removed
    Register <n_controller_selected_wl1> equivalent to <n_controller_selected_wl0> has been removed
    Register <customvideomixersoc_ddrphy_record1_odt> equivalent to <customvideomixersoc_ddrphy_record0_odt> has been removed
    Register <hdmi_out0_next_de0> equivalent to <hdmi_out0_de_r> has been removed
    Register <hdmi_in0_frame_next_de0> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_de_r> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_next_vsync0> equivalent to <hdmi_in0_resdetection_vsync_r> has been removed
    Register <memadr_13> equivalent to <memadr_12> has been removed
    Register <hdmi_in1_frame_next_vsync0> equivalent to <hdmi_in1_resdetection_vsync_r> has been removed
    Register <hdmi_out1_next_de0> equivalent to <hdmi_out1_de_r> has been removed
    Register <memadr_27> equivalent to <memadr_21> has been removed
    Register <memadr_44> equivalent to <memadr_37> has been removed
    Register <memadr_43> equivalent to <memadr_37> has been removed
    Register <memadr_42> equivalent to <memadr_37> has been removed
    Register <memadr_41> equivalent to <memadr_37> has been removed
    Register <memadr_40> equivalent to <memadr_37> has been removed
    Register <memadr_39> equivalent to <memadr_37> has been removed
    Register <memadr_38> equivalent to <memadr_37> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de0> equivalent to <hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de0> equivalent to <hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_in1_frame_next_de0> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_de_r> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <customvideomixersoc_ddrphy_record1_cke> equivalent to <customvideomixersoc_ddrphy_record0_cke> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de0> equivalent to <hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de0> equivalent to <hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <liteethphymiirx_reset> equivalent to <liteethphymiirx_sop_set> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de1> equivalent to <hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de1> equivalent to <hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de1> equivalent to <hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de1> equivalent to <hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de2> equivalent to <hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de2> equivalent to <hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de2> equivalent to <hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de2> equivalent to <hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Found 1-bit register for signal <liteethphymiirx_sop_set>.
    Found 1-bit register for signal <liteethphymiirx_sop_clr>.
    Found 4-bit register for signal <liteethphymiirx_sink_sink_payload_data>.
    Found 1-bit register for signal <liteethphymiirx_sink_sink_stb>.
    Found 4-bit register for signal <liteethphymiirx_pack_source_payload_chunk0_data>.
    Found 4-bit register for signal <liteethphymiirx_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <liteethphymiirx_pack_source_sop>.
    Found 1-bit register for signal <liteethphymiirx_pack_source_eop>.
    Found 1-bit register for signal <liteethphymiirx_pack_demux>.
    Found 1-bit register for signal <liteethphymiirx_pack_strobe_all>.
    Found 4-bit register for signal <ethmac_rx_gap_checker_counter>.
    Found 3-bit register for signal <ethmac_preamble_checker_cnt>.
    Found 1-bit register for signal <ethmac_preamble_checker_discard>.
    Found 1-bit register for signal <ethmac_preamble_checker_sop>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 8-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk0_data>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk0_last_be>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk0_error>.
    Found 8-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk1_last_be>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk1_error>.
    Found 8-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk2_data>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk2_last_be>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk2_error>.
    Found 8-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk3_data>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk3_last_be>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk3_error>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_sop>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_eop>.
    Found 2-bit register for signal <ethmac_rx_converter_pack_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_strobe_all>.
    Found 4-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 4-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 1-bit register for signal <ethmac_rx_gap_checker_ce>.
    Found 2-bit register for signal <clockdomainsrenamer3_state>.
    Found 2-bit register for signal <clockdomainsrenamer5_state>.
    Found 4-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <eth_tx_en>.
    Found 8-bit register for signal <eth_tx_data>.
    Found 1-bit register for signal <liteethphymiitx_unpack_sink_ack>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_unpack_mux>.
    Found 4-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 4-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_ce>.
    Found 2-bit register for signal <clockdomainsrenamer2_state>.
    Found 2-bit register for signal <clockdomainsrenamer4_state>.
    Found 1-bit register for signal <clockdomainsrenamer6_state>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_d>.
    Found 1-bit register for signal <hdmi_in0_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync0_data>.
    Found 10-bit register for signal <hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in0_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync1_data>.
    Found 10-bit register for signal <hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in0_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync2_data>.
    Found 10-bit register for signal <hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in0_frame_vsync_r>.
    Found 64-bit register for signal <hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in0_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi_in0_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in0_frame_asyncfifo_din_sof>.
    Found 11-bit register for signal <hdmi_in0_frame_graycounter0_q>.
    Found 11-bit register for signal <hdmi_in0_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 11-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 8-bit register for signal <hdmi_in0_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_d>.
    Found 1-bit register for signal <hdmi_in1_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync0_data>.
    Found 10-bit register for signal <hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in1_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync1_data>.
    Found 10-bit register for signal <hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in1_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync2_data>.
    Found 10-bit register for signal <hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in1_frame_vsync_r>.
    Found 64-bit register for signal <hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in1_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi_in1_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in1_frame_asyncfifo_din_sof>.
    Found 11-bit register for signal <hdmi_in1_frame_graycounter0_q>.
    Found 11-bit register for signal <hdmi_in1_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 11-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 8-bit register for signal <hdmi_in1_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi_out0_next_vsync0>.
    Found 1-bit register for signal <hdmi_out0_next_hsync0>.
    Found 1-bit register for signal <hdmi_out0_next_de1>.
    Found 1-bit register for signal <hdmi_out0_next_vsync1>.
    Found 1-bit register for signal <hdmi_out0_next_hsync1>.
    Found 1-bit register for signal <hdmi_out0_next_de2>.
    Found 1-bit register for signal <hdmi_out0_next_vsync2>.
    Found 1-bit register for signal <hdmi_out0_next_hsync2>.
    Found 1-bit register for signal <hdmi_out0_next_de3>.
    Found 1-bit register for signal <hdmi_out0_next_vsync3>.
    Found 1-bit register for signal <hdmi_out0_next_hsync3>.
    Found 1-bit register for signal <hdmi_out0_next_de4>.
    Found 1-bit register for signal <hdmi_out0_next_vsync4>.
    Found 1-bit register for signal <hdmi_out0_next_hsync4>.
    Found 1-bit register for signal <hdmi_out0_next_de5>.
    Found 1-bit register for signal <hdmi_out0_next_vsync5>.
    Found 1-bit register for signal <hdmi_out0_next_hsync5>.
    Found 2-bit register for signal <hdmi_out0_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_de>.
    Found 8-bit register for signal <hdmi_out0_fifo_pix_y>.
    Found 8-bit register for signal <hdmi_out0_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi_out0_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es2_ed_2x>.
    Found 1-bit register for signal <hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi_out1_next_vsync0>.
    Found 1-bit register for signal <hdmi_out1_next_hsync0>.
    Found 1-bit register for signal <hdmi_out1_next_de1>.
    Found 1-bit register for signal <hdmi_out1_next_vsync1>.
    Found 1-bit register for signal <hdmi_out1_next_hsync1>.
    Found 1-bit register for signal <hdmi_out1_next_de2>.
    Found 1-bit register for signal <hdmi_out1_next_vsync2>.
    Found 1-bit register for signal <hdmi_out1_next_hsync2>.
    Found 1-bit register for signal <hdmi_out1_next_de3>.
    Found 1-bit register for signal <hdmi_out1_next_vsync3>.
    Found 1-bit register for signal <hdmi_out1_next_hsync3>.
    Found 1-bit register for signal <hdmi_out1_next_de4>.
    Found 1-bit register for signal <hdmi_out1_next_vsync4>.
    Found 1-bit register for signal <hdmi_out1_next_hsync4>.
    Found 1-bit register for signal <hdmi_out1_next_de5>.
    Found 1-bit register for signal <hdmi_out1_next_vsync5>.
    Found 1-bit register for signal <hdmi_out1_next_hsync5>.
    Found 2-bit register for signal <hdmi_out1_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_de>.
    Found 8-bit register for signal <hdmi_out1_fifo_pix_y>.
    Found 8-bit register for signal <hdmi_out1_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi_out1_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl108_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl108_regs1>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es2_ed_2x>.
    Found 11-bit register for signal <customvideomixersoc_crg_por>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_phase_half>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <customvideomixersoc_ddrphy_record0_address>.
    Found 3-bit register for signal <customvideomixersoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <customvideomixersoc_ddrphy_record1_address>.
    Found 3-bit register for signal <customvideomixersoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <customvideomixersoc_ddram_a>.
    Found 3-bit register for signal <customvideomixersoc_ddram_ba>.
    Found 1-bit register for signal <customvideomixersoc_ddram_cke>.
    Found 1-bit register for signal <customvideomixersoc_ddram_ras_n>.
    Found 1-bit register for signal <customvideomixersoc_ddram_cas_n>.
    Found 1-bit register for signal <customvideomixersoc_ddram_we_n>.
    Found 1-bit register for signal <customvideomixersoc_ddram_odt>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_postamble>.
    Found 2-bit register for signal <customvideomixersoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_rom_bus_ack>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_sram_bus_ack>.
    Found 14-bit register for signal <customvideomixersoc_customvideomixersoc_interface_adr>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_interface_we>.
    Found 8-bit register for signal <customvideomixersoc_customvideomixersoc_interface_dat_w>.
    Found 32-bit register for signal <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_bus_wishbone_ack>.
    Found 2-bit register for signal <customvideomixersoc_customvideomixersoc_counter>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_serial_tx>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_source_stb>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_rx_r>.
    Found 8-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_tx_pending>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_rx_pending>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <customvideomixersoc_customvideomixersoc_uart_storage_full>.
    Found 5-bit register for signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_en_storage_full>.
    Found 32-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_value_status>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_zero_pending>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <customvideomixersoc_customvideomixersoc_timer0_value>.
    Found 57-bit register for signal <customvideomixersoc_dna_status>.
    Found 7-bit register for signal <customvideomixersoc_dna_cnt>.
    Found 1-bit register for signal <customvideomixersoc_firmware_ram_bus_ack>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_phase_sys>.
    Found 4-bit register for signal <customvideomixersoc_ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_bitslip_inc>.
    Found 32-bit register for signal <customvideomixersoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <customvideomixersoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <customvideomixersoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <customvideomixersoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <customvideomixersoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <customvideomixersoc_ddrphy_rddata_sr>.
    Found 4-bit register for signal <customvideomixersoc_sdram_storage_full>.
    Found 6-bit register for signal <customvideomixersoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <customvideomixersoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <customvideomixersoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <customvideomixersoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <customvideomixersoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <customvideomixersoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <customvideomixersoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <customvideomixersoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <customvideomixersoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p0_rddata_en>.
    Found 13-bit register for signal <customvideomixersoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <customvideomixersoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <customvideomixersoc_sdram_dfi_p1_rddata_en>.
    Found 13-bit register for signal <customvideomixersoc_sdram_a>.
    Found 1-bit register for signal <customvideomixersoc_sdram_cas_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_ras_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_we_n>.
    Found 1-bit register for signal <customvideomixersoc_sdram_seq_done>.
    Found 4-bit register for signal <customvideomixersoc_sdram_counter0>.
    Found 10-bit register for signal <customvideomixersoc_sdram_counter1>.
    Found 1-bit register for signal <customvideomixersoc_sdram_start>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <customvideomixersoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <customvideomixersoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <customvideomixersoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <customvideomixersoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine4_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <customvideomixersoc_sdram_bankmachine4_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine4_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine5_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <customvideomixersoc_sdram_bankmachine5_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine5_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine6_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <customvideomixersoc_sdram_bankmachine6_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine6_unsafe_precharge_count>.
    Found 4-bit register for signal <customvideomixersoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <customvideomixersoc_sdram_bankmachine7_consume>.
    Found 1-bit register for signal <customvideomixersoc_sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <customvideomixersoc_sdram_bankmachine7_openrow>.
    Found 2-bit register for signal <customvideomixersoc_sdram_bankmachine7_unsafe_precharge_count>.
    Found 3-bit register for signal <customvideomixersoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <customvideomixersoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <customvideomixersoc_sdram_time0>.
    Found 4-bit register for signal <customvideomixersoc_sdram_time1>.
    Found 4-bit register for signal <customvideomixersoc_sdram_state>.
    Found 1-bit register for signal <customvideomixersoc_adr_offset_r>.
    Found 1-bit register for signal <customvideomixersoc_spiflash_bus_ack>.
    Found 4-bit register for signal <customvideomixersoc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_spiflash_bitbang_en_storage_full>.
    Found 1-bit register for signal <customvideomixersoc_spiflash_cs_n>.
    Found 1-bit register for signal <customvideomixersoc_spiflash_clk>.
    Found 1-bit register for signal <customvideomixersoc_spiflash_dq_oe>.
    Found 32-bit register for signal <customvideomixersoc_spiflash_sr>.
    Found 2-bit register for signal <customvideomixersoc_spiflash_i1>.
    Found 4-bit register for signal <customvideomixersoc_spiflash_dqi>.
    Found 8-bit register for signal <customvideomixersoc_spiflash_counter>.
    Found 1-bit register for signal <crg_reset_storage_full>.
    Found 9-bit register for signal <crg_counter>.
    Found 4-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 4-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 4-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 4-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 11-bit register for signal <ethmac_writer_counter_counter>.
    Found 1-bit register for signal <ethmac_writer_slot_counter>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_reader_first>.
    Found 1-bit register for signal <ethmac_reader_last_d>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 1-bit register for signal <hdmi_in0_edid_storage_full>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in0_edid_din>.
    Found 4-bit register for signal <hdmi_in0_edid_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer0_status>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer1_status>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer2_status>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_o_r>.
    Found 11-bit register for signal <hdmi_in0_frame_graycounter1_q>.
    Found 11-bit register for signal <hdmi_in0_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in0_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi_in0_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi_in0_dma_level>.
    Found 4-bit register for signal <hdmi_in0_dma_produce>.
    Found 4-bit register for signal <hdmi_in0_dma_consume>.
    Found 1-bit register for signal <hdmi_in1_edid_storage_full>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in1_edid_din>.
    Found 4-bit register for signal <hdmi_in1_edid_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer0_status>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer1_status>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer2_status>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_o_r>.
    Found 11-bit register for signal <hdmi_in1_frame_graycounter1_q>.
    Found 11-bit register for signal <hdmi_in1_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in1_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi_in1_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi_in1_dma_level>.
    Found 4-bit register for signal <hdmi_in1_dma_produce>.
    Found 4-bit register for signal <hdmi_in1_dma_consume>.
    Found 8-bit register for signal <hdmi_out0_i2c_storage_full>.
    Found 10-bit register for signal <hdmi_out0_fi_source_payload_hres>.
    Found 10-bit register for signal <hdmi_out0_fi_source_payload_hsync_start>.
    Found 10-bit register for signal <hdmi_out0_fi_source_payload_hsync_end>.
    Found 10-bit register for signal <hdmi_out0_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vscan>.
    Found 27-bit register for signal <hdmi_out0_fi_source_payload_length>.
    Found 27-bit register for signal <hdmi_out0_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi_out0_fi_source_stb>.
    Found 1-bit register for signal <hdmi_out0_fi_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage7_storage_full>.
    Found 30-bit register for signal <hdmi_out0_fi_csrstorage8_storage_full>.
    Found 30-bit register for signal <hdmi_out0_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi_out0_intseq_maximum>.
    Found 24-bit register for signal <hdmi_out0_intseq_offset>.
    Found 24-bit register for signal <hdmi_out0_intseq_counter>.
    Found 5-bit register for signal <hdmi_out0_reader_rsv_level>.
    Found 5-bit register for signal <hdmi_out0_reader_level>.
    Found 4-bit register for signal <hdmi_out0_reader_produce>.
    Found 4-bit register for signal <hdmi_out0_reader_consume>.
    Found 1-bit register for signal <hdmi_out0_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi_out0_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi_out0_vtg_hactive>.
    Found 1-bit register for signal <hdmi_out0_vtg_vactive>.
    Found 10-bit register for signal <hdmi_out0_vtg_hcounter>.
    Found 12-bit register for signal <hdmi_out0_vtg_vcounter>.
    Found 10-bit register for signal <hdmi_out0_vtg_tr_hres>.
    Found 10-bit register for signal <hdmi_out0_vtg_tr_hsync_start>.
    Found 10-bit register for signal <hdmi_out0_vtg_tr_hsync_end>.
    Found 10-bit register for signal <hdmi_out0_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi_out0_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_out0_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_drdy_status>.
    Found 4-bit register for signal <hdmi_out0_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi_out0_clocking_sr>.
    Found 4-bit register for signal <hdmi_out0_clocking_busy_counter>.
    Found 64-bit register for signal <hdmi_out0_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi_out0_compositeactor_abstractactor0_valid_n>.
    Found 2-bit register for signal <hdmi_out0_compositeactor_abstractactor2_already_acked>.
    Found 24-bit register for signal <hdmi_out0_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi_out0_compositeactor_abstractactor1_valid_n>.
    Found 10-bit register for signal <hdmi_out1_fi_source_payload_hres>.
    Found 10-bit register for signal <hdmi_out1_fi_source_payload_hsync_start>.
    Found 10-bit register for signal <hdmi_out1_fi_source_payload_hsync_end>.
    Found 10-bit register for signal <hdmi_out1_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vscan>.
    Found 27-bit register for signal <hdmi_out1_fi_source_payload_length>.
    Found 27-bit register for signal <hdmi_out1_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi_out1_fi_source_stb>.
    Found 1-bit register for signal <hdmi_out1_fi_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage7_storage_full>.
    Found 30-bit register for signal <hdmi_out1_fi_csrstorage8_storage_full>.
    Found 30-bit register for signal <hdmi_out1_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi_out1_intseq_maximum>.
    Found 24-bit register for signal <hdmi_out1_intseq_offset>.
    Found 24-bit register for signal <hdmi_out1_intseq_counter>.
    Found 5-bit register for signal <hdmi_out1_reader_rsv_level>.
    Found 5-bit register for signal <hdmi_out1_reader_level>.
    Found 4-bit register for signal <hdmi_out1_reader_produce>.
    Found 4-bit register for signal <hdmi_out1_reader_consume>.
    Found 1-bit register for signal <hdmi_out1_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi_out1_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi_out1_vtg_hactive>.
    Found 1-bit register for signal <hdmi_out1_vtg_vactive>.
    Found 10-bit register for signal <hdmi_out1_vtg_hcounter>.
    Found 12-bit register for signal <hdmi_out1_vtg_vcounter>.
    Found 10-bit register for signal <hdmi_out1_vtg_tr_hres>.
    Found 10-bit register for signal <hdmi_out1_vtg_tr_hsync_start>.
    Found 10-bit register for signal <hdmi_out1_vtg_tr_hsync_end>.
    Found 10-bit register for signal <hdmi_out1_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi_out1_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter0_q_binary>.
    Found 24-bit register for signal <hdmi_out1_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi_out1_compositeactor_abstractactor1_valid_n>.
    Found 64-bit register for signal <hdmi_out1_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi_out1_compositeactor_abstractactor0_valid_n>.
    Found 2-bit register for signal <hdmi_out1_compositeactor_abstractactor2_already_acked>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 1-bit register for signal <new_master_dat_w_ack0>.
    Found 1-bit register for signal <new_master_dat_w_ack1>.
    Found 1-bit register for signal <new_master_dat_w_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack5>.
    Found 1-bit register for signal <new_master_dat_r_ack18>.
    Found 1-bit register for signal <new_master_dat_r_ack19>.
    Found 1-bit register for signal <new_master_dat_r_ack20>.
    Found 1-bit register for signal <new_master_dat_r_ack21>.
    Found 1-bit register for signal <new_master_dat_r_ack22>.
    Found 1-bit register for signal <new_master_dat_r_ack23>.
    Found 1-bit register for signal <new_master_dat_r_ack24>.
    Found 1-bit register for signal <new_master_dat_r_ack25>.
    Found 1-bit register for signal <new_master_dat_r_ack26>.
    Found 1-bit register for signal <new_master_dat_r_ack27>.
    Found 1-bit register for signal <new_master_dat_r_ack28>.
    Found 1-bit register for signal <new_master_dat_r_ack29>.
    Found 1-bit register for signal <n_controller_selected_wl0>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 2-bit register for signal <liteethmacsramwriter_state>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 4-bit register for signal <edid0_state>.
    Found 2-bit register for signal <dma0_state>.
    Found 4-bit register for signal <edid1_state>.
    Found 2-bit register for signal <dma1_state>.
    Found 1-bit register for signal <hdmi_out0_intseq_source_stb>.
    Found 1-bit register for signal <hdmi_out0_vtg_busy>.
    Found 1-bit register for signal <hdmi_out1_vtg_busy>.
    Found 1-bit register for signal <hdmi_out1_intseq_source_stb>.
    Found 1-bit register for signal <customvideomixersoc_grant>.
    Found 7-bit register for signal <customvideomixersoc_slave_sel_r>.
    Found 8-bit register for signal <customvideomixersoc_interface0_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface1_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface2_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface3_dat_r>.
    Found 1-bit register for signal <customvideomixersoc_sram0_sel_r>.
    Found 8-bit register for signal <customvideomixersoc_interface5_dat_r>.
    Found 1-bit register for signal <customvideomixersoc_sram1_sel_r>.
    Found 8-bit register for signal <customvideomixersoc_interface7_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface8_dat_r>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_hres_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_hsync_start_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_hsync_end_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_hscan_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_vres_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_vsync_start_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_vsync_end_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank6_fi_vscan_backstore>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<21>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<20>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<19>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<18>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<17>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<16>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<15>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<14>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<13>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<12>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<11>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<10>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<9>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<8>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<7>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<6>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<5>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<4>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<3>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<2>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<1>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_length_backstore<0>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<21>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<20>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<19>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<18>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<17>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<16>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<15>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<14>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<13>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<12>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<11>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<10>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<9>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<8>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<7>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<6>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<5>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<4>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<3>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<2>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<1>>.
    Found 1-bit register for signal <customvideomixersoc_bank6_fi_base0_backstore<0>>.
    Found 8-bit register for signal <customvideomixersoc_interface9_dat_r>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_hres_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_hsync_start_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_hsync_end_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_hscan_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_vres_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_vsync_start_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_vsync_end_backstore>.
    Found 4-bit register for signal <customvideomixersoc_bank7_fi_vscan_backstore>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<21>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<20>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<19>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<18>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<17>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<16>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<15>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<14>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<13>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<12>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<11>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<10>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<9>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<8>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<7>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<6>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<5>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<4>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<3>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<2>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<1>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_length_backstore<0>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<21>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<20>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<19>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<18>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<17>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<16>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<15>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<14>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<13>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<12>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<11>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<10>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<9>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<8>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<7>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<6>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<5>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<4>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<3>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<2>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<1>>.
    Found 1-bit register for signal <customvideomixersoc_bank7_fi_base0_backstore<0>>.
    Found 8-bit register for signal <customvideomixersoc_interface10_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface11_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface12_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface13_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface14_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface15_dat_r>.
    Found 8-bit register for signal <customvideomixersoc_interface16_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl109_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl109_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 2-bit register for signal <memadr_12>.
    Found 42-bit register for signal <memdat_1>.
    Found 42-bit register for signal <memdat_2>.
    Found 32-bit register for signal <memdat_3>.
    Found 32-bit register for signal <memdat_4>.
    Found 8-bit register for signal <memdat_5>.
    Found 7-bit register for signal <memadr_21>.
    Found 65-bit register for signal <memdat_6>.
    Found 8-bit register for signal <memdat_7>.
    Found 65-bit register for signal <memdat_8>.
    Found 67-bit register for signal <memdat_9>.
    Found 67-bit register for signal <memdat_10>.
    Found 8-bit register for signal <memdat_11>.
    Found 9-bit register for signal <memadr_37>.
    Found 8-bit register for signal <memdat_12>.
    Found 8-bit register for signal <memdat_13>.
    Found 8-bit register for signal <memdat_14>.
    Found 8-bit register for signal <memdat_15>.
    Found 8-bit register for signal <memdat_16>.
    Found 8-bit register for signal <memdat_17>.
    Found 8-bit register for signal <memdat_18>.
    Found 1-bit register for signal <liteethphymiirx_sop>.
    Found finite state machine <FSM_0> for signal <clockdomainsrenamer3_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_rx (rising_edge)                    |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <clockdomainsrenamer5_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_rx (rising_edge)                    |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <clockdomainsrenamer2_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_tx (rising_edge)                    |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <clockdomainsrenamer4_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_tx (rising_edge)                    |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <customvideomixersoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <customvideomixersoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <customvideomixersoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 1402                                           |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_30> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_31> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_3838_OUT> created at line 15667.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_3910_OUT> created at line 15763.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4269_OUT> created at line 16519.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4270_OUT> created at line 16520.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4275_OUT> created at line 16525.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4276_OUT> created at line 16526.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_sub_4541_OUT> created at line 16676.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_sub_4547_OUT> created at line 16724.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_sub_4553_OUT> created at line 16772.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4895_OUT> created at line 17574.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4896_OUT> created at line 17575.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4901_OUT> created at line 17580.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4902_OUT> created at line 17581.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_sub_5167_OUT> created at line 17731.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_sub_5173_OUT> created at line 17779.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_sub_5179_OUT> created at line 17827.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5254_OUT> created at line 18032.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5255_OUT> created at line 18033.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5256_OUT> created at line 18034.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5575_OUT> created at line 18341.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5576_OUT> created at line 18342.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5577_OUT> created at line 18343.
    Found 11-bit subtractor for signal <customvideomixersoc_crg_por[10]_GND_1_o_sub_5841_OUT> created at line 18538.
    Found 5-bit subtractor for signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_level[4]_GND_1_o_sub_5898_OUT> created at line 19363.
    Found 5-bit subtractor for signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_level[4]_GND_1_o_sub_5907_OUT> created at line 19378.
    Found 32-bit subtractor for signal <customvideomixersoc_customvideomixersoc_timer0_value[31]_GND_1_o_sub_5911_OUT> created at line 19385.
    Found 10-bit subtractor for signal <customvideomixersoc_sdram_counter1[9]_GND_1_o_sub_5935_OUT> created at line 19463.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_5938_OUT> created at line 19477.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine0_level[3]_GND_1_o_sub_5947_OUT> created at line 19492.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_5951_OUT> created at line 19507.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine1_level[3]_GND_1_o_sub_5960_OUT> created at line 19522.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_5964_OUT> created at line 19537.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine2_level[3]_GND_1_o_sub_5973_OUT> created at line 19552.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_5977_OUT> created at line 19567.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine3_level[3]_GND_1_o_sub_5986_OUT> created at line 19582.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine4_unsafe_precharge_count[1]_GND_1_o_sub_5990_OUT> created at line 19597.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine4_level[3]_GND_1_o_sub_5999_OUT> created at line 19612.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine5_unsafe_precharge_count[1]_GND_1_o_sub_6003_OUT> created at line 19627.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine5_level[3]_GND_1_o_sub_6012_OUT> created at line 19642.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine6_unsafe_precharge_count[1]_GND_1_o_sub_6016_OUT> created at line 19657.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine6_level[3]_GND_1_o_sub_6025_OUT> created at line 19672.
    Found 2-bit subtractor for signal <customvideomixersoc_sdram_bankmachine7_unsafe_precharge_count[1]_GND_1_o_sub_6029_OUT> created at line 19687.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_bankmachine7_level[3]_GND_1_o_sub_6038_OUT> created at line 19702.
    Found 5-bit subtractor for signal <customvideomixersoc_sdram_time0[4]_GND_1_o_sub_6041_OUT> created at line 19710.
    Found 4-bit subtractor for signal <customvideomixersoc_sdram_time1[3]_GND_1_o_sub_6044_OUT> created at line 19717.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_6463_OUT> created at line 21065.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_6470_OUT> created at line 21095.
    Found 24-bit subtractor for signal <hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_6503_OUT> created at line 21346.
    Found 4-bit subtractor for signal <hdmi_in0_dma_level[3]_GND_1_o_sub_6518_OUT> created at line 21377.
    Found 24-bit subtractor for signal <hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_6548_OUT> created at line 21604.
    Found 4-bit subtractor for signal <hdmi_in1_dma_level[3]_GND_1_o_sub_6563_OUT> created at line 21635.
    Found 5-bit subtractor for signal <hdmi_out0_reader_rsv_level[4]_GND_1_o_sub_6578_OUT> created at line 21678.
    Found 5-bit subtractor for signal <hdmi_out0_reader_level[4]_GND_1_o_sub_6587_OUT> created at line 21693.
    Found 4-bit subtractor for signal <hdmi_out0_clocking_remaining_bits[3]_GND_1_o_sub_6600_OUT> created at line 21729.
    Found 4-bit subtractor for signal <hdmi_out0_clocking_busy_counter[3]_GND_1_o_sub_6605_OUT> created at line 21737.
    Found 5-bit subtractor for signal <hdmi_out1_reader_rsv_level[4]_GND_1_o_sub_6665_OUT> created at line 21869.
    Found 5-bit subtractor for signal <hdmi_out1_reader_level[4]_GND_1_o_sub_6674_OUT> created at line 21884.
    Found 4-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[3]_GND_1_o_add_1369_OUT> created at line 9235.
    Found 4-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[3]_GND_1_o_add_1372_OUT> created at line 9251.
    Found 4-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[3]_GND_1_o_add_1389_OUT> created at line 9290.
    Found 4-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[3]_GND_1_o_add_1392_OUT> created at line 9306.
    Found 11-bit adder for signal <hdmi_in0_frame_graycounter0_q_binary[10]_GND_1_o_add_1650_OUT> created at line 10300.
    Found 11-bit adder for signal <hdmi_in0_frame_graycounter1_q_binary[10]_GND_1_o_add_1653_OUT> created at line 10316.
    Found 11-bit adder for signal <hdmi_in1_frame_graycounter0_q_binary[10]_GND_1_o_add_1827_OUT> created at line 10978.
    Found 11-bit adder for signal <hdmi_in1_frame_graycounter1_q_binary[10]_GND_1_o_add_1830_OUT> created at line 10994.
    Found 24-bit adder for signal <hdmi_out0_intseq_source_payload_value> created at line 11281.
    Found 10-bit adder for signal <hdmi_out0_fifo_graycounter0_q_binary[9]_GND_1_o_add_1962_OUT> created at line 11387.
    Found 10-bit adder for signal <hdmi_out0_fifo_graycounter1_q_binary[9]_GND_1_o_add_1965_OUT> created at line 11403.
    Found 10-bit adder for signal <hdmi_out1_fifo_graycounter0_q_binary[9]_GND_1_o_add_2078_OUT> created at line 11654.
    Found 10-bit adder for signal <hdmi_out1_fifo_graycounter1_q_binary[9]_GND_1_o_add_2081_OUT> created at line 11670.
    Found 24-bit adder for signal <hdmi_out1_intseq_source_payload_value> created at line 11830.
    Found 1-bit adder for signal <liteethphymiirx_pack_demux_PWR_1_o_add_3814_OUT<0>> created at line 15592.
    Found 4-bit adder for signal <ethmac_rx_gap_checker_counter[3]_GND_1_o_add_3819_OUT> created at line 15609.
    Found 3-bit adder for signal <ethmac_preamble_checker_cnt[2]_GND_1_o_add_3822_OUT> created at line 15617.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_3828_OUT> created at line 15651.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_3832_OUT> created at line 15658.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_3835_OUT> created at line 15663.
    Found 2-bit adder for signal <ethmac_rx_converter_pack_demux[1]_GND_1_o_add_3856_OUT> created at line 15694.
    Found 1-bit adder for signal <liteethphymiitx_unpack_mux_PWR_1_o_add_3902_OUT<0>> created at line 15740.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_3903_OUT> created at line 15747.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_3906_OUT> created at line 15755.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_3914_OUT> created at line 15778.
    Found 2-bit adder for signal <ethmac_tx_converter_unpack_mux[1]_GND_1_o_add_3917_OUT> created at line 15795.
    Found 3-bit adder for signal <hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_3997_OUT> created at line 16068.
    Found 2-bit adder for signal <n17420[1:0]> created at line 16076.
    Found 2-bit adder for signal <n17423[1:0]> created at line 16076.
    Found 3-bit adder for signal <n17426[2:0]> created at line 16076.
    Found 2-bit adder for signal <n17429[1:0]> created at line 16076.
    Found 2-bit adder for signal <n17432[1:0]> created at line 16076.
    Found 3-bit adder for signal <n17435[2:0]> created at line 16076.
    Found 4-bit adder for signal <n16690> created at line 16076.
    Found 25-bit adder for signal <n17440> created at line 16079.
    Found 24-bit adder for signal <hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4014_OUT> created at line 16086.
    Found 3-bit adder for signal <hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_4078_OUT> created at line 16167.
    Found 2-bit adder for signal <n17447[1:0]> created at line 16175.
    Found 2-bit adder for signal <n17450[1:0]> created at line 16175.
    Found 3-bit adder for signal <n17453[2:0]> created at line 16175.
    Found 2-bit adder for signal <n17456[1:0]> created at line 16175.
    Found 2-bit adder for signal <n17459[1:0]> created at line 16175.
    Found 3-bit adder for signal <n17462[2:0]> created at line 16175.
    Found 4-bit adder for signal <n16692> created at line 16175.
    Found 25-bit adder for signal <n17467> created at line 16178.
    Found 24-bit adder for signal <hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_4095_OUT> created at line 16185.
    Found 3-bit adder for signal <hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_4159_OUT> created at line 16266.
    Found 2-bit adder for signal <n17474[1:0]> created at line 16274.
    Found 2-bit adder for signal <n17477[1:0]> created at line 16274.
    Found 3-bit adder for signal <n17480[2:0]> created at line 16274.
    Found 2-bit adder for signal <n17483[1:0]> created at line 16274.
    Found 2-bit adder for signal <n17486[1:0]> created at line 16274.
    Found 3-bit adder for signal <n17489[2:0]> created at line 16274.
    Found 4-bit adder for signal <n16694> created at line 16274.
    Found 25-bit adder for signal <n17494> created at line 16277.
    Found 24-bit adder for signal <hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4176_OUT> created at line 16284.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4188_OUT> created at line 16327.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4189_OUT> created at line 16329.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4191_OUT> created at line 16331.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4192_OUT> created at line 16333.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4194_OUT> created at line 16335.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4195_OUT> created at line 16337.
    Found 11-bit adder for signal <hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4200_OUT> created at line 16352.
    Found 11-bit adder for signal <hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4204_OUT> created at line 16368.
    Found 2-bit adder for signal <hdmi_in0_frame_pack_counter[1]_GND_1_o_add_4215_OUT> created at line 16421.
    Found 18-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4224_OUT> created at line 16523.
    Found 17-bit adder for signal <n14443> created at line 16524.
    Found 11-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4281_OUT> created at line 16531.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4282_OUT> created at line 16532.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4283_OUT> created at line 16533.
    Found 9-bit adder for signal <n16688> created at line 16599.
    Found 9-bit adder for signal <n16689> created at line 16600.
    Found 8-bit adder for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_add_4542_OUT> created at line 16679.
    Found 8-bit adder for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_add_4548_OUT> created at line 16727.
    Found 8-bit adder for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_add_4554_OUT> created at line 16775.
    Found 3-bit adder for signal <hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4623_OUT> created at line 17123.
    Found 2-bit adder for signal <n17543[1:0]> created at line 17131.
    Found 2-bit adder for signal <n17546[1:0]> created at line 17131.
    Found 3-bit adder for signal <n17549[2:0]> created at line 17131.
    Found 2-bit adder for signal <n17552[1:0]> created at line 17131.
    Found 2-bit adder for signal <n17555[1:0]> created at line 17131.
    Found 3-bit adder for signal <n17558[2:0]> created at line 17131.
    Found 4-bit adder for signal <n16746> created at line 17131.
    Found 25-bit adder for signal <n17563> created at line 17134.
    Found 24-bit adder for signal <hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4640_OUT> created at line 17141.
    Found 3-bit adder for signal <hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_4704_OUT> created at line 17222.
    Found 2-bit adder for signal <n17570[1:0]> created at line 17230.
    Found 2-bit adder for signal <n17573[1:0]> created at line 17230.
    Found 3-bit adder for signal <n17576[2:0]> created at line 17230.
    Found 2-bit adder for signal <n17579[1:0]> created at line 17230.
    Found 2-bit adder for signal <n17582[1:0]> created at line 17230.
    Found 3-bit adder for signal <n17585[2:0]> created at line 17230.
    Found 4-bit adder for signal <n16748> created at line 17230.
    Found 25-bit adder for signal <n17590> created at line 17233.
    Found 24-bit adder for signal <hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_4721_OUT> created at line 17240.
    Found 3-bit adder for signal <hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_4785_OUT> created at line 17321.
    Found 2-bit adder for signal <n17597[1:0]> created at line 17329.
    Found 2-bit adder for signal <n17600[1:0]> created at line 17329.
    Found 3-bit adder for signal <n17603[2:0]> created at line 17329.
    Found 2-bit adder for signal <n17606[1:0]> created at line 17329.
    Found 2-bit adder for signal <n17609[1:0]> created at line 17329.
    Found 3-bit adder for signal <n17612[2:0]> created at line 17329.
    Found 4-bit adder for signal <n16750> created at line 17329.
    Found 25-bit adder for signal <n17617> created at line 17332.
    Found 24-bit adder for signal <hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_4802_OUT> created at line 17339.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_4814_OUT> created at line 17382.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_4815_OUT> created at line 17384.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_4817_OUT> created at line 17386.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_4818_OUT> created at line 17388.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_4820_OUT> created at line 17390.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_4821_OUT> created at line 17392.
    Found 11-bit adder for signal <hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_4826_OUT> created at line 17407.
    Found 11-bit adder for signal <hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_4830_OUT> created at line 17423.
    Found 2-bit adder for signal <hdmi_in1_frame_pack_counter[1]_GND_1_o_add_4841_OUT> created at line 17476.
    Found 18-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4850_OUT> created at line 17578.
    Found 17-bit adder for signal <n14748> created at line 17579.
    Found 11-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_4907_OUT> created at line 17586.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4908_OUT> created at line 17587.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4909_OUT> created at line 17588.
    Found 9-bit adder for signal <n16744> created at line 17654.
    Found 9-bit adder for signal <n16745> created at line 17655.
    Found 8-bit adder for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_add_5168_OUT> created at line 17734.
    Found 8-bit adder for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_add_5174_OUT> created at line 17782.
    Found 8-bit adder for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_add_5180_OUT> created at line 17830.
    Found 2-bit adder for signal <hdmi_out0_fifo_unpack_counter[1]_GND_1_o_add_5197_OUT> created at line 17935.
    Found 14-bit adder for signal <n14950> created at line 18039.
    Found 14-bit adder for signal <n17670> created at line 18040.
    Found 14-bit adder for signal <n14952> created at line 18040.
    Found 14-bit adder for signal <n14953> created at line 18041.
    Found 2-bit adder for signal <n17678[1:0]> created at line 18070.
    Found 2-bit adder for signal <n17681[1:0]> created at line 18070.
    Found 3-bit adder for signal <n17684[2:0]> created at line 18070.
    Found 2-bit adder for signal <n17687[1:0]> created at line 18070.
    Found 2-bit adder for signal <n17690[1:0]> created at line 18070.
    Found 3-bit adder for signal <n17693[2:0]> created at line 18070.
    Found 4-bit adder for signal <n16889> created at line 18070.
    Found 4-bit adder for signal <n17703> created at line 18081.
    Found 4-bit adder for signal <n17704> created at line 18081.
    Found 4-bit adder for signal <n17715> created at line 18081.
    Found 4-bit adder for signal <n17712> created at line 18081.
    Found 4-bit adder for signal <n17713> created at line 18081.
    Found 4-bit adder for signal <n17716> created at line 18081.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5288_OUT> created at line 18081.
    Found 2-bit adder for signal <n17720[1:0]> created at line 18082.
    Found 2-bit adder for signal <n17723[1:0]> created at line 18082.
    Found 3-bit adder for signal <n17726[2:0]> created at line 18082.
    Found 2-bit adder for signal <n17729[1:0]> created at line 18082.
    Found 2-bit adder for signal <n17732[1:0]> created at line 18082.
    Found 3-bit adder for signal <n17735[2:0]> created at line 18082.
    Found 4-bit adder for signal <n16891> created at line 18082.
    Found 2-bit adder for signal <n17756[1:0]> created at line 18118.
    Found 2-bit adder for signal <n17759[1:0]> created at line 18118.
    Found 3-bit adder for signal <n17762[2:0]> created at line 18118.
    Found 2-bit adder for signal <n17765[1:0]> created at line 18118.
    Found 2-bit adder for signal <n17768[1:0]> created at line 18118.
    Found 3-bit adder for signal <n17771[2:0]> created at line 18118.
    Found 4-bit adder for signal <n16892> created at line 18118.
    Found 4-bit adder for signal <n17781> created at line 18129.
    Found 4-bit adder for signal <n17782> created at line 18129.
    Found 4-bit adder for signal <n17793> created at line 18129.
    Found 4-bit adder for signal <n17790> created at line 18129.
    Found 4-bit adder for signal <n17791> created at line 18129.
    Found 4-bit adder for signal <n17794> created at line 18129.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5345_OUT> created at line 18129.
    Found 2-bit adder for signal <n17798[1:0]> created at line 18130.
    Found 2-bit adder for signal <n17801[1:0]> created at line 18130.
    Found 3-bit adder for signal <n17804[2:0]> created at line 18130.
    Found 2-bit adder for signal <n17807[1:0]> created at line 18130.
    Found 2-bit adder for signal <n17810[1:0]> created at line 18130.
    Found 3-bit adder for signal <n17813[2:0]> created at line 18130.
    Found 4-bit adder for signal <n16894> created at line 18130.
    Found 2-bit adder for signal <n17834[1:0]> created at line 18166.
    Found 2-bit adder for signal <n17837[1:0]> created at line 18166.
    Found 3-bit adder for signal <n17840[2:0]> created at line 18166.
    Found 2-bit adder for signal <n17843[1:0]> created at line 18166.
    Found 2-bit adder for signal <n17846[1:0]> created at line 18166.
    Found 3-bit adder for signal <n17849[2:0]> created at line 18166.
    Found 4-bit adder for signal <n16895> created at line 18166.
    Found 4-bit adder for signal <n17859> created at line 18177.
    Found 4-bit adder for signal <n17860> created at line 18177.
    Found 4-bit adder for signal <n17871> created at line 18177.
    Found 4-bit adder for signal <n17868> created at line 18177.
    Found 4-bit adder for signal <n17869> created at line 18177.
    Found 4-bit adder for signal <n17872> created at line 18177.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5402_OUT> created at line 18177.
    Found 2-bit adder for signal <n17876[1:0]> created at line 18178.
    Found 2-bit adder for signal <n17879[1:0]> created at line 18178.
    Found 3-bit adder for signal <n17882[2:0]> created at line 18178.
    Found 2-bit adder for signal <n17885[1:0]> created at line 18178.
    Found 2-bit adder for signal <n17888[1:0]> created at line 18178.
    Found 3-bit adder for signal <n17891[2:0]> created at line 18178.
    Found 4-bit adder for signal <n16897> created at line 18178.
    Found 2-bit adder for signal <hdmi_out1_fifo_unpack_counter[1]_GND_1_o_add_5518_OUT> created at line 18244.
    Found 14-bit adder for signal <n15151> created at line 18348.
    Found 14-bit adder for signal <n17918> created at line 18349.
    Found 14-bit adder for signal <n15153> created at line 18349.
    Found 14-bit adder for signal <n15154> created at line 18350.
    Found 2-bit adder for signal <n17926[1:0]> created at line 18379.
    Found 2-bit adder for signal <n17929[1:0]> created at line 18379.
    Found 3-bit adder for signal <n17932[2:0]> created at line 18379.
    Found 2-bit adder for signal <n17935[1:0]> created at line 18379.
    Found 2-bit adder for signal <n17938[1:0]> created at line 18379.
    Found 3-bit adder for signal <n17941[2:0]> created at line 18379.
    Found 4-bit adder for signal <n17032> created at line 18379.
    Found 4-bit adder for signal <n17951> created at line 18390.
    Found 4-bit adder for signal <n17952> created at line 18390.
    Found 4-bit adder for signal <n17963> created at line 18390.
    Found 4-bit adder for signal <n17960> created at line 18390.
    Found 4-bit adder for signal <n17961> created at line 18390.
    Found 4-bit adder for signal <n17964> created at line 18390.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5609_OUT> created at line 18390.
    Found 2-bit adder for signal <n17968[1:0]> created at line 18391.
    Found 2-bit adder for signal <n17971[1:0]> created at line 18391.
    Found 3-bit adder for signal <n17974[2:0]> created at line 18391.
    Found 2-bit adder for signal <n17977[1:0]> created at line 18391.
    Found 2-bit adder for signal <n17980[1:0]> created at line 18391.
    Found 3-bit adder for signal <n17983[2:0]> created at line 18391.
    Found 4-bit adder for signal <n17034> created at line 18391.
    Found 2-bit adder for signal <n18004[1:0]> created at line 18427.
    Found 2-bit adder for signal <n18007[1:0]> created at line 18427.
    Found 3-bit adder for signal <n18010[2:0]> created at line 18427.
    Found 2-bit adder for signal <n18013[1:0]> created at line 18427.
    Found 2-bit adder for signal <n18016[1:0]> created at line 18427.
    Found 3-bit adder for signal <n18019[2:0]> created at line 18427.
    Found 4-bit adder for signal <n17035> created at line 18427.
    Found 4-bit adder for signal <n18029> created at line 18438.
    Found 4-bit adder for signal <n18030> created at line 18438.
    Found 4-bit adder for signal <n18041> created at line 18438.
    Found 4-bit adder for signal <n18038> created at line 18438.
    Found 4-bit adder for signal <n18039> created at line 18438.
    Found 4-bit adder for signal <n18042> created at line 18438.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5666_OUT> created at line 18438.
    Found 2-bit adder for signal <n18046[1:0]> created at line 18439.
    Found 2-bit adder for signal <n18049[1:0]> created at line 18439.
    Found 3-bit adder for signal <n18052[2:0]> created at line 18439.
    Found 2-bit adder for signal <n18055[1:0]> created at line 18439.
    Found 2-bit adder for signal <n18058[1:0]> created at line 18439.
    Found 3-bit adder for signal <n18061[2:0]> created at line 18439.
    Found 4-bit adder for signal <n17037> created at line 18439.
    Found 2-bit adder for signal <n18082[1:0]> created at line 18475.
    Found 2-bit adder for signal <n18085[1:0]> created at line 18475.
    Found 3-bit adder for signal <n18088[2:0]> created at line 18475.
    Found 2-bit adder for signal <n18091[1:0]> created at line 18475.
    Found 2-bit adder for signal <n18094[1:0]> created at line 18475.
    Found 3-bit adder for signal <n18097[2:0]> created at line 18475.
    Found 4-bit adder for signal <n17038> created at line 18475.
    Found 4-bit adder for signal <n18107> created at line 18486.
    Found 4-bit adder for signal <n18108> created at line 18486.
    Found 4-bit adder for signal <n18119> created at line 18486.
    Found 4-bit adder for signal <n18116> created at line 18486.
    Found 4-bit adder for signal <n18117> created at line 18486.
    Found 4-bit adder for signal <n18120> created at line 18486.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5723_OUT> created at line 18486.
    Found 2-bit adder for signal <n18124[1:0]> created at line 18487.
    Found 2-bit adder for signal <n18127[1:0]> created at line 18487.
    Found 3-bit adder for signal <n18130[2:0]> created at line 18487.
    Found 2-bit adder for signal <n18133[1:0]> created at line 18487.
    Found 2-bit adder for signal <n18136[1:0]> created at line 18487.
    Found 3-bit adder for signal <n18139[2:0]> created at line 18487.
    Found 4-bit adder for signal <n17040> created at line 18487.
    Found 1-bit adder for signal <customvideomixersoc_ddrphy_phase_sel_PWR_1_o_add_5846_OUT<0>> created at line 18578.
    Found 1-bit adder for signal <customvideomixersoc_ddrphy_phase_half_PWR_1_o_add_5847_OUT<0>> created at line 18580.
    Found 2-bit adder for signal <customvideomixersoc_customvideomixersoc_counter[1]_GND_1_o_add_5860_OUT> created at line 19271.
    Found 4-bit adder for signal <customvideomixersoc_customvideomixersoc_uart_phy_tx_bitcount[3]_GND_1_o_add_5863_OUT> created at line 19285.
    Found 33-bit adder for signal <n18168> created at line 19301.
    Found 4-bit adder for signal <customvideomixersoc_customvideomixersoc_uart_phy_rx_bitcount[3]_GND_1_o_add_5875_OUT> created at line 19314.
    Found 33-bit adder for signal <n18173> created at line 19333.
    Found 4-bit adder for signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_produce[3]_GND_1_o_add_5891_OUT> created at line 19352.
    Found 4-bit adder for signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_consume[3]_GND_1_o_add_5893_OUT> created at line 19355.
    Found 5-bit adder for signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_level[4]_GND_1_o_add_5895_OUT> created at line 19359.
    Found 4-bit adder for signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_produce[3]_GND_1_o_add_5900_OUT> created at line 19367.
    Found 4-bit adder for signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_consume[3]_GND_1_o_add_5902_OUT> created at line 19370.
    Found 5-bit adder for signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_level[4]_GND_1_o_add_5904_OUT> created at line 19374.
    Found 7-bit adder for signal <customvideomixersoc_dna_cnt[6]_GND_1_o_add_5915_OUT> created at line 19401.
    Found 4-bit adder for signal <customvideomixersoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_5920_OUT> created at line 19414.
    Found 4-bit adder for signal <customvideomixersoc_sdram_counter0[3]_GND_1_o_add_5929_OUT> created at line 19451.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine0_produce[2]_GND_1_o_add_5940_OUT> created at line 19481.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine0_consume[2]_GND_1_o_add_5942_OUT> created at line 19484.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine0_level[3]_GND_1_o_add_5944_OUT> created at line 19488.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine1_produce[2]_GND_1_o_add_5953_OUT> created at line 19511.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine1_consume[2]_GND_1_o_add_5955_OUT> created at line 19514.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine1_level[3]_GND_1_o_add_5957_OUT> created at line 19518.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine2_produce[2]_GND_1_o_add_5966_OUT> created at line 19541.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine2_consume[2]_GND_1_o_add_5968_OUT> created at line 19544.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine2_level[3]_GND_1_o_add_5970_OUT> created at line 19548.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine3_produce[2]_GND_1_o_add_5979_OUT> created at line 19571.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine3_consume[2]_GND_1_o_add_5981_OUT> created at line 19574.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine3_level[3]_GND_1_o_add_5983_OUT> created at line 19578.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine4_produce[2]_GND_1_o_add_5992_OUT> created at line 19601.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine4_consume[2]_GND_1_o_add_5994_OUT> created at line 19604.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine4_level[3]_GND_1_o_add_5996_OUT> created at line 19608.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine5_produce[2]_GND_1_o_add_6005_OUT> created at line 19631.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine5_consume[2]_GND_1_o_add_6007_OUT> created at line 19634.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine5_level[3]_GND_1_o_add_6009_OUT> created at line 19638.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine6_produce[2]_GND_1_o_add_6018_OUT> created at line 19661.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine6_consume[2]_GND_1_o_add_6020_OUT> created at line 19664.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine6_level[3]_GND_1_o_add_6022_OUT> created at line 19668.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine7_produce[2]_GND_1_o_add_6031_OUT> created at line 19691.
    Found 3-bit adder for signal <customvideomixersoc_sdram_bankmachine7_consume[2]_GND_1_o_add_6033_OUT> created at line 19694.
    Found 4-bit adder for signal <customvideomixersoc_sdram_bankmachine7_level[3]_GND_1_o_add_6035_OUT> created at line 19698.
    Found 25-bit adder for signal <n18241> created at line 20211.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_6163_OUT> created at line 20220.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_6165_OUT> created at line 20223.
    Found 2-bit adder for signal <customvideomixersoc_spiflash_i1[1]_GND_1_o_add_6434_OUT> created at line 20995.
    Found 8-bit adder for signal <customvideomixersoc_spiflash_counter[7]_GND_1_o_add_6447_OUT> created at line 21021.
    Found 9-bit adder for signal <crg_counter[8]_GND_1_o_add_6452_OUT> created at line 21032.
    Found 11-bit adder for signal <ethmac_writer_counter_counter[10]_GND_1_o_add_6454_OUT> created at line 21043.
    Found 1-bit adder for signal <ethmac_writer_slot_counter_PWR_1_o_add_6457_OUT<0>> created at line 21050.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_6458_OUT<0>> created at line 21054.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_6459_OUT<0>> created at line 21057.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_6460_OUT> created at line 21061.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_6465_OUT<0>> created at line 21084.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_6466_OUT<0>> created at line 21087.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_6467_OUT> created at line 21091.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_6472_OUT> created at line 21102.
    Found 7-bit adder for signal <n18272> created at line 21124.
    Found 4-bit adder for signal <hdmi_in0_edid_counter[3]_GND_1_o_add_6478_OUT> created at line 21138.
    Found 7-bit adder for signal <hdmi_in0_edid_offset_counter[6]_GND_1_o_add_6483_OUT> created at line 21149.
    Found 24-bit adder for signal <hdmi_in0_dma_current_address[23]_GND_1_o_add_6501_OUT> created at line 21345.
    Found 4-bit adder for signal <hdmi_in0_dma_produce[3]_GND_1_o_add_6508_OUT> created at line 21361.
    Found 4-bit adder for signal <hdmi_in0_dma_consume[3]_GND_1_o_add_6512_OUT> created at line 21368.
    Found 4-bit adder for signal <hdmi_in0_dma_level[3]_GND_1_o_add_6515_OUT> created at line 21373.
    Found 7-bit adder for signal <n18286> created at line 21382.
    Found 4-bit adder for signal <hdmi_in1_edid_counter[3]_GND_1_o_add_6523_OUT> created at line 21396.
    Found 7-bit adder for signal <hdmi_in1_edid_offset_counter[6]_GND_1_o_add_6528_OUT> created at line 21407.
    Found 24-bit adder for signal <hdmi_in1_dma_current_address[23]_GND_1_o_add_6546_OUT> created at line 21603.
    Found 4-bit adder for signal <hdmi_in1_dma_produce[3]_GND_1_o_add_6553_OUT> created at line 21619.
    Found 4-bit adder for signal <hdmi_in1_dma_consume[3]_GND_1_o_add_6557_OUT> created at line 21626.
    Found 4-bit adder for signal <hdmi_in1_dma_level[3]_GND_1_o_add_6560_OUT> created at line 21631.
    Found 5-bit adder for signal <hdmi_out0_reader_rsv_level[4]_GND_1_o_add_6575_OUT> created at line 21674.
    Found 4-bit adder for signal <hdmi_out0_reader_produce[3]_GND_1_o_add_6580_OUT> created at line 21682.
    Found 4-bit adder for signal <hdmi_out0_reader_consume[3]_GND_1_o_add_6582_OUT> created at line 21685.
    Found 5-bit adder for signal <hdmi_out0_reader_level[4]_GND_1_o_add_6584_OUT> created at line 21689.
    Found 24-bit adder for signal <hdmi_out0_intseq_counter[23]_GND_1_o_add_6589_OUT> created at line 21705.
    Found 10-bit adder for signal <hdmi_out0_vtg_hcounter[9]_GND_1_o_add_6616_OUT> created at line 21765.
    Found 12-bit adder for signal <hdmi_out0_vtg_vcounter[11]_GND_1_o_add_6623_OUT> created at line 21784.
    Found 10-bit adder for signal <hdmi_out1_vtg_hcounter[9]_GND_1_o_add_6644_OUT> created at line 21821.
    Found 12-bit adder for signal <hdmi_out1_vtg_vcounter[11]_GND_1_o_add_6651_OUT> created at line 21840.
    Found 5-bit adder for signal <hdmi_out1_reader_rsv_level[4]_GND_1_o_add_6662_OUT> created at line 21865.
    Found 4-bit adder for signal <hdmi_out1_reader_produce[3]_GND_1_o_add_6667_OUT> created at line 21873.
    Found 4-bit adder for signal <hdmi_out1_reader_consume[3]_GND_1_o_add_6669_OUT> created at line 21876.
    Found 5-bit adder for signal <hdmi_out1_reader_level[4]_GND_1_o_add_6671_OUT> created at line 21880.
    Found 24-bit adder for signal <hdmi_out1_intseq_counter[23]_GND_1_o_add_6687_OUT> created at line 21935.
    Found 17-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_unary_minus_5224_OUT<16:0>> created at line 0.
    Found 17-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_unary_minus_5545_OUT<16:0>> created at line 0.
    Found 6-bit subtractor for signal <_n23831> created at line 18511.
    Found 6-bit adder for signal <_n23832> created at line 18511.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5752_OUT> created at line 18511.
    Found 6-bit subtractor for signal <_n23834> created at line 18147.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5362_OUT> created at line 18147.
    Found 6-bit subtractor for signal <_n23836> created at line 18408.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5626_OUT> created at line 18408.
    Found 6-bit subtractor for signal <_n23838> created at line 18415.
    Found 6-bit adder for signal <_n23839> created at line 18415.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5638_OUT> created at line 18415.
    Found 6-bit subtractor for signal <_n23841> created at line 18405.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5623_OUT> created at line 18405.
    Found 6-bit subtractor for signal <_n23843> created at line 18420.
    Found 6-bit subtractor for signal <_n23844> created at line 18420.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5641_OUT> created at line 18420.
    Found 6-bit subtractor for signal <_n23846> created at line 18159.
    Found 6-bit subtractor for signal <_n23847> created at line 18159.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5377_OUT> created at line 18159.
    Found 6-bit subtractor for signal <_n23849> created at line 18456.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5683_OUT> created at line 18456.
    Found 6-bit subtractor for signal <_n23851> created at line 18099.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5305_OUT> created at line 18099.
    Found 6-bit subtractor for signal <_n23853> created at line 18192.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5416_OUT> created at line 18192.
    Found 6-bit subtractor for signal <_n23870> created at line 18154.
    Found 6-bit adder for signal <_n23871> created at line 18154.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5374_OUT> created at line 18154.
    Found 6-bit subtractor for signal <_n23873> created at line 18453.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5680_OUT> created at line 18453.
    Found 6-bit subtractor for signal <_n23875> created at line 18468.
    Found 6-bit subtractor for signal <_n23876> created at line 18468.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5698_OUT> created at line 18468.
    Found 6-bit subtractor for signal <_n23878> created at line 18463.
    Found 6-bit adder for signal <_n23879> created at line 18463.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5695_OUT> created at line 18463.
    Found 6-bit subtractor for signal <_n23910> created at line 18144.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5359_OUT> created at line 18144.
    Found 6-bit subtractor for signal <_n23915> created at line 18106.
    Found 6-bit adder for signal <_n23916> created at line 18106.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5317_OUT> created at line 18106.
    Found 6-bit subtractor for signal <_n23918> created at line 18111.
    Found 6-bit subtractor for signal <_n23919> created at line 18111.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5320_OUT> created at line 18111.
    Found 6-bit subtractor for signal <_n23921> created at line 18096.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5302_OUT> created at line 18096.
    Found 6-bit subtractor for signal <_n23934> created at line 18501.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5737_OUT> created at line 18501.
    Found 6-bit subtractor for signal <_n23936> created at line 18504.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5740_OUT> created at line 18504.
    Found 6-bit subtractor for signal <_n23938> created at line 18516.
    Found 6-bit subtractor for signal <_n23939> created at line 18516.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5755_OUT> created at line 18516.
    Found 6-bit subtractor for signal <_n23959> created at line 18195.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5419_OUT> created at line 18195.
    Found 6-bit subtractor for signal <_n23961> created at line 18207.
    Found 6-bit subtractor for signal <_n23962> created at line 18207.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5434_OUT> created at line 18207.
    Found 6-bit subtractor for signal <_n23964> created at line 18202.
    Found 6-bit adder for signal <_n23965> created at line 18202.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5431_OUT> created at line 18202.
    Found 20-bit shifter logical right for signal <n14331> created at line 16074
    Found 20-bit shifter logical right for signal <n14363> created at line 16173
    Found 20-bit shifter logical right for signal <n14395> created at line 16272
    Found 9x7-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4222_OUT> created at line 16521.
    Found 9x5-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4223_OUT> created at line 16522.
    Found 12x9-bit multiplier for signal <n14446> created at line 16528.
    Found 12x9-bit multiplier for signal <n14447> created at line 16529.
    Found 20-bit shifter logical right for signal <n14636> created at line 17129
    Found 20-bit shifter logical right for signal <n14668> created at line 17228
    Found 20-bit shifter logical right for signal <n14700> created at line 17327
    Found 9x7-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4848_OUT> created at line 17576.
    Found 9x5-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4849_OUT> created at line 17577.
    Found 12x9-bit multiplier for signal <n14751> created at line 17583.
    Found 12x9-bit multiplier for signal <n14752> created at line 17584.
    Found 9x8-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5222_OUT> created at line 18035.
    Found 9x6-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5224_OUT> created at line 18037.
    Found 9x8-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5225_OUT> created at line 18038.
    Found 9x8-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5543_OUT> created at line 18344.
    Found 9x6-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5545_OUT> created at line 18346.
    Found 9x8-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5546_OUT> created at line 18347.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1251_OUT>
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_checker_ref>
    Found 4x10-bit Read Only RAM for signal <array_muxed0>
    Found 4x10-bit Read Only RAM for signal <array_muxed17>
    Found 32x8-bit Read Only RAM for signal <customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6699_OUT>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 16x16-bit Read Only RAM for signal <_n26818>
    Found 1-bit 3-to-1 multiplexer for signal <customvideomixersoc_interface_ack> created at line 8228.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_1285_OUT> created at line 8765.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_unpack_source_payload_data> created at line 9103.
    Found 1-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_unpack_source_payload_last_be> created at line 9103.
    Found 1-bit 3-to-1 multiplexer for signal <ethmac_writer_counter_ce> created at line 9549.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 13169.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 13205.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 13277.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 13313.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 13385.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 13421.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 13457.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 13493.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 13529.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 13601.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 13637.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 13709.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 13745.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 13781.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 14873.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 14897.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed5> created at line 14921.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 14945.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 14969.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 14993.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 15017.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 15041.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 15065.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 15089.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 15113.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 15137.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 15161.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 15185.
    Found 8-bit 8-to-1 multiplexer for signal <customvideomixersoc_interface0_adr[2]_customvideomixersoc_bank0_id0_w[7]_wide_mux_6693_OUT> created at line 21959.
    Found 8-bit 16-to-1 multiplexer for signal <customvideomixersoc_interface1_adr[3]_GND_1_o_wide_mux_6695_OUT> created at line 21988.
    Found 8-bit 44-to-1 multiplexer for signal <customvideomixersoc_interface8_adr[5]_GND_1_o_wide_mux_6721_OUT> created at line 22700.
    Found 8-bit 28-to-1 multiplexer for signal <customvideomixersoc_interface9_adr[4]_GND_1_o_wide_mux_6743_OUT> created at line 22940.
    Found 8-bit 4-to-1 multiplexer for signal <customvideomixersoc_interface13_adr[1]_GND_1_o_wide_mux_6774_OUT> created at line 23364.
    Found 8-bit 21-to-1 multiplexer for signal <customvideomixersoc_interface14_adr[4]_GND_1_o_wide_mux_6777_OUT> created at line 23386.
    Found 8-bit 7-to-1 multiplexer for signal <customvideomixersoc_interface15_adr[2]_GND_1_o_wide_mux_6779_OUT> created at line 23476.
    Found 8-bit 4-to-1 multiplexer for signal <customvideomixersoc_interface16_adr[1]_customvideomixersoc_bank14_tuning_word0_w[7]_wide_mux_6782_OUT> created at line 23503.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi_out0_fifo_pix_y[7]_hdmi_out0_fifo_asyncfifo_dout_p3_y[7]_mux_5208_OUT> created at line 17951.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi_out0_fifo_pix_cb_cr[7]_hdmi_out0_fifo_asyncfifo_dout_p3_cb_cr[7]_mux_5209_OUT> created at line 17951.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi_out1_fifo_pix_y[7]_hdmi_out1_fifo_asyncfifo_dout_p3_y[7]_mux_5529_OUT> created at line 18260.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi_out1_fifo_pix_cb_cr[7]_hdmi_out1_fifo_asyncfifo_dout_p3_cb_cr[7]_mux_5530_OUT> created at line 18260.
    Found 1-bit 8-to-1 multiplexer for signal <_n23868> created at line 21418.
    Found 1-bit 4-to-1 multiplexer for signal <_n23978> created at line 5754.
    Found 1-bit 8-to-1 multiplexer for signal <_n23994> created at line 21160.
    Found 1-bit 4-to-1 multiplexer for signal <_n24012> created at line 5742.
    Found 1-bit 4-to-1 multiplexer for signal <_n24032> created at line 5745.
    Found 1-bit 4-to-1 multiplexer for signal <_n24059> created at line 5760.
    Found 1-bit 4-to-1 multiplexer for signal <_n24104> created at line 5748.
    Found 1-bit 4-to-1 multiplexer for signal <_n24113> created at line 5757.
    Found 1-bit 4-to-1 multiplexer for signal <_n24122> created at line 5763.
    Found 1-bit 4-to-1 multiplexer for signal <_n24149> created at line 5751.
    Found 22-bit 4-to-1 multiplexer for signal <_n25918> created at line 5761.
    Found 22-bit 4-to-1 multiplexer for signal <_n25921> created at line 5743.
    Found 22-bit 4-to-1 multiplexer for signal <_n25931> created at line 5740.
    Found 22-bit 4-to-1 multiplexer for signal <_n26829> created at line 5752.
    Found 22-bit 4-to-1 multiplexer for signal <_n26906> created at line 5755.
    Found 22-bit 4-to-1 multiplexer for signal <_n26939> created at line 5746.
    Found 22-bit 4-to-1 multiplexer for signal <_n26943> created at line 5749.
    Found 22-bit 4-to-1 multiplexer for signal <_n26964> created at line 5758.
    Found 1-bit tristate buffer for signal <customvideomixersoc_spiflash4x_dq<3>> created at line 25113
    Found 1-bit tristate buffer for signal <customvideomixersoc_spiflash4x_dq<2>> created at line 25113
    Found 1-bit tristate buffer for signal <customvideomixersoc_spiflash4x_dq<1>> created at line 25113
    Found 1-bit tristate buffer for signal <customvideomixersoc_spiflash4x_dq<0>> created at line 25113
    Found 1-bit tristate buffer for signal <record0_hdmi_in_sda> created at line 25243
    Found 1-bit tristate buffer for signal <record1_hdmi_in_sda> created at line 25667
    Found 1-bit tristate buffer for signal <record2_hdmi_out_sda> created at line 26071
    Found 13-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine0_hit> created at line 6539
    Found 13-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine1_hit> created at line 6669
    Found 13-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine2_hit> created at line 6799
    Found 13-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine3_hit> created at line 6929
    Found 13-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine4_hit> created at line 7059
    Found 13-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine5_hit> created at line 7189
    Found 13-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine6_hit> created at line 7319
    Found 13-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine7_hit> created at line 7449
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine0_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_384_o> created at line 7663
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine0_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_385_o> created at line 7663
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine1_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_386_o> created at line 7664
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine1_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_387_o> created at line 7664
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine2_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_388_o> created at line 7665
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine2_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_389_o> created at line 7665
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine3_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_390_o> created at line 7666
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine3_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_391_o> created at line 7666
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine4_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_392_o> created at line 7667
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine4_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_393_o> created at line 7667
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine5_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_394_o> created at line 7668
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine5_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_395_o> created at line 7668
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine6_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_396_o> created at line 7669
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine6_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_397_o> created at line 7669
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine7_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_398_o> created at line 7670
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_bankmachine7_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_399_o> created at line 7670
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_choose_req_is_read_customvideomixersoc_sdram_choose_req_want_reads_equal_402_o> created at line 7720
    Found 1-bit comparator equal for signal <customvideomixersoc_sdram_choose_req_is_write_customvideomixersoc_sdram_choose_req_want_writes_equal_403_o> created at line 7720
    Found 29-bit comparator equal for signal <customvideomixersoc_tag_do_tag[28]_GND_1_o_equal_1183_o> created at line 8147
    Found 8-bit comparator not equal for signal <ethmac_preamble_checker_match> created at line 8612
    Found 16-bit comparator greater for signal <_n25479> created at line 8974
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[3]_ethmac_tx_cdc_consume_wdomain[3]_equal_1362_o> created at line 9221
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[2]_ethmac_tx_cdc_consume_wdomain[2]_equal_1363_o> created at line 9221
    Found 2-bit comparator not equal for signal <n1875> created at line 9221
    Found 4-bit comparator not equal for signal <n1878> created at line 9222
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[3]_ethmac_rx_cdc_consume_wdomain[3]_equal_1382_o> created at line 9276
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[2]_ethmac_rx_cdc_consume_wdomain[2]_equal_1383_o> created at line 9276
    Found 2-bit comparator not equal for signal <n1910> created at line 9276
    Found 4-bit comparator equal for signal <n1913> created at line 9277
    Found 11-bit comparator greater for signal <ethmac_reader_last_INV_263_o> created at line 9614
    Found 1-bit comparator equal for signal <hdmi_in0_frame_graycounter0_q[10]_hdmi_in0_frame_consume_wdomain[10]_equal_1643_o> created at line 10286
    Found 1-bit comparator equal for signal <hdmi_in0_frame_graycounter0_q[9]_hdmi_in0_frame_consume_wdomain[9]_equal_1644_o> created at line 10286
    Found 9-bit comparator not equal for signal <n2442> created at line 10286
    Found 11-bit comparator equal for signal <n2445> created at line 10287
    Found 1-bit comparator equal for signal <hdmi_in1_frame_graycounter0_q[10]_hdmi_in1_frame_consume_wdomain[10]_equal_1820_o> created at line 10964
    Found 1-bit comparator equal for signal <hdmi_in1_frame_graycounter0_q[9]_hdmi_in1_frame_consume_wdomain[9]_equal_1821_o> created at line 10964
    Found 9-bit comparator not equal for signal <n2824> created at line 10964
    Found 11-bit comparator equal for signal <n2827> created at line 10965
    Found 24-bit comparator equal for signal <hdmi_out0_intseq_last> created at line 11280
    Found 1-bit comparator equal for signal <hdmi_out0_fifo_graycounter0_q[9]_hdmi_out0_fifo_consume_wdomain[9]_equal_1955_o> created at line 11373
    Found 1-bit comparator equal for signal <hdmi_out0_fifo_graycounter0_q[8]_hdmi_out0_fifo_consume_wdomain[8]_equal_1956_o> created at line 11373
    Found 8-bit comparator not equal for signal <n3059> created at line 11373
    Found 10-bit comparator not equal for signal <n3062> created at line 11374
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es0_n1d[3]_LessThan_1989_o> created at line 11452
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es1_n1d[3]_LessThan_1991_o> created at line 11453
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es2_n1d[3]_LessThan_1993_o> created at line 11454
    Found 1-bit comparator equal for signal <hdmi_out1_fifo_graycounter0_q[9]_hdmi_out1_fifo_consume_wdomain[9]_equal_2071_o> created at line 11640
    Found 1-bit comparator equal for signal <hdmi_out1_fifo_graycounter0_q[8]_hdmi_out1_fifo_consume_wdomain[8]_equal_2072_o> created at line 11640
    Found 8-bit comparator not equal for signal <n3259> created at line 11640
    Found 10-bit comparator not equal for signal <n3262> created at line 11641
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es0_n1d[3]_LessThan_2102_o> created at line 11714
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es1_n1d[3]_LessThan_2104_o> created at line 11715
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es2_n1d[3]_LessThan_2106_o> created at line 11716
    Found 24-bit comparator equal for signal <hdmi_out1_intseq_last> created at line 11829
    Found 4-bit comparator equal for signal <hdmi_in0_charsync0_control_position[3]_hdmi_in0_charsync0_previous_control_position[3]_equal_3996_o> created at line 16062
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer0_transition_count[3]_LessThan_4013_o> created at line 16078
    Found 4-bit comparator equal for signal <hdmi_in0_charsync1_control_position[3]_hdmi_in0_charsync1_previous_control_position[3]_equal_4077_o> created at line 16161
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer1_transition_count[3]_LessThan_4094_o> created at line 16177
    Found 4-bit comparator equal for signal <hdmi_in0_charsync2_control_position[3]_hdmi_in0_charsync2_previous_control_position[3]_equal_4158_o> created at line 16260
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer2_transition_count[3]_LessThan_4175_o> created at line 16276
    Found 11-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4234_o> created at line 16534
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4235_o> created at line 16537
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4238_o> created at line 16543
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4239_o> created at line 16546
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4242_o> created at line 16552
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4243_o> created at line 16555
    Found 4-bit comparator equal for signal <hdmi_in1_charsync0_control_position[3]_hdmi_in1_charsync0_previous_control_position[3]_equal_4622_o> created at line 17117
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer0_transition_count[3]_LessThan_4639_o> created at line 17133
    Found 4-bit comparator equal for signal <hdmi_in1_charsync1_control_position[3]_hdmi_in1_charsync1_previous_control_position[3]_equal_4703_o> created at line 17216
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer1_transition_count[3]_LessThan_4720_o> created at line 17232
    Found 4-bit comparator equal for signal <hdmi_in1_charsync2_control_position[3]_hdmi_in1_charsync2_previous_control_position[3]_equal_4784_o> created at line 17315
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer2_transition_count[3]_LessThan_4801_o> created at line 17331
    Found 11-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4860_o> created at line 17589
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_4861_o> created at line 17592
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4864_o> created at line 17598
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_4865_o> created at line 17601
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4868_o> created at line 17607
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_4869_o> created at line 17610
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_r[11]_GND_1_o_LessThan_5231_o> created at line 18042
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_r[11]_LessThan_5232_o> created at line 18045
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_g[11]_GND_1_o_LessThan_5235_o> created at line 18051
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_g[11]_LessThan_5236_o> created at line 18054
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_b[11]_GND_1_o_LessThan_5239_o> created at line 18060
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_b[11]_LessThan_5240_o> created at line 18063
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi_out0_hdmi_phy_es0_n0q_m[3]_equal_5298_o> created at line 18091
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es0_n0q_m[3]_hdmi_out0_hdmi_phy_es0_n1q_m[3]_LessThan_5308_o> created at line 18102
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi_out0_hdmi_phy_es0_n0q_m[3]_LessThan_5310_o> created at line 18102
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi_out0_hdmi_phy_es1_n0q_m[3]_equal_5355_o> created at line 18139
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es1_n0q_m[3]_hdmi_out0_hdmi_phy_es1_n1q_m[3]_LessThan_5365_o> created at line 18150
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi_out0_hdmi_phy_es1_n0q_m[3]_LessThan_5367_o> created at line 18150
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi_out0_hdmi_phy_es2_n0q_m[3]_equal_5412_o> created at line 18187
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es2_n0q_m[3]_hdmi_out0_hdmi_phy_es2_n1q_m[3]_LessThan_5422_o> created at line 18198
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi_out0_hdmi_phy_es2_n0q_m[3]_LessThan_5424_o> created at line 18198
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_r[11]_GND_1_o_LessThan_5552_o> created at line 18351
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_r[11]_LessThan_5553_o> created at line 18354
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_g[11]_GND_1_o_LessThan_5556_o> created at line 18360
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_g[11]_LessThan_5557_o> created at line 18363
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_b[11]_GND_1_o_LessThan_5560_o> created at line 18369
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_b[11]_LessThan_5561_o> created at line 18372
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_equal_5619_o> created at line 18400
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es0_n0q_m[3]_hdmi_out1_hdmi_phy_es0_n1q_m[3]_LessThan_5629_o> created at line 18411
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_5631_o> created at line 18411
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi_out1_hdmi_phy_es1_n0q_m[3]_equal_5676_o> created at line 18448
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es1_n0q_m[3]_hdmi_out1_hdmi_phy_es1_n1q_m[3]_LessThan_5686_o> created at line 18459
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi_out1_hdmi_phy_es1_n0q_m[3]_LessThan_5688_o> created at line 18459
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi_out1_hdmi_phy_es2_n0q_m[3]_equal_5733_o> created at line 18496
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es2_n0q_m[3]_hdmi_out1_hdmi_phy_es2_n1q_m[3]_LessThan_5743_o> created at line 18507
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi_out1_hdmi_phy_es2_n0q_m[3]_LessThan_5745_o> created at line 18507
    Found 1-bit comparator equal for signal <customvideomixersoc_ddrphy_phase_half_customvideomixersoc_ddrphy_phase_sys_equal_5846_o> created at line 18575
    Found 7-bit comparator greater for signal <customvideomixersoc_dna_cnt[6]_PWR_1_o_LessThan_5915_o> created at line 19400
    Found 10-bit comparator not equal for signal <hdmi_out0_vtg_hcounter[9]_hdmi_out0_vtg_tr_hres[9]_equal_6619_o> created at line 21769
    Found 10-bit comparator equal for signal <hdmi_out0_vtg_hcounter[9]_hdmi_out0_vtg_tr_hsync_start[9]_equal_6620_o> created at line 21772
    Found 10-bit comparator not equal for signal <hdmi_out0_vtg_hcounter[9]_hdmi_out0_vtg_tr_hsync_end[9]_equal_6621_o> created at line 21775
    Found 10-bit comparator equal for signal <hdmi_out0_vtg_hcounter[9]_hdmi_out0_vtg_tr_hscan[9]_equal_6622_o> created at line 21778
    Found 12-bit comparator equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vscan[11]_equal_6623_o> created at line 21780
    Found 12-bit comparator not equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vres[11]_equal_6629_o> created at line 21790
    Found 12-bit comparator equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vsync_start[11]_equal_6630_o> created at line 21793
    Found 12-bit comparator not equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vsync_end[11]_equal_6631_o> created at line 21796
    Found 10-bit comparator not equal for signal <hdmi_out1_vtg_hcounter[9]_hdmi_out1_vtg_tr_hres[9]_equal_6647_o> created at line 21825
    Found 10-bit comparator equal for signal <hdmi_out1_vtg_hcounter[9]_hdmi_out1_vtg_tr_hsync_start[9]_equal_6648_o> created at line 21828
    Found 10-bit comparator not equal for signal <hdmi_out1_vtg_hcounter[9]_hdmi_out1_vtg_tr_hsync_end[9]_equal_6649_o> created at line 21831
    Found 10-bit comparator equal for signal <hdmi_out1_vtg_hcounter[9]_hdmi_out1_vtg_tr_hscan[9]_equal_6650_o> created at line 21834
    Found 12-bit comparator equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vscan[11]_equal_6651_o> created at line 21836
    Found 12-bit comparator not equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vres[11]_equal_6657_o> created at line 21846
    Found 12-bit comparator equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vsync_start[11]_equal_6658_o> created at line 21849
    Found 12-bit comparator not equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vsync_end[11]_equal_6659_o> created at line 21852
    Found 7-bit comparator greater for signal <customvideomixersoc_dna_cnt[6]_GND_1_o_LessThan_7501_o> created at line 23872
    Found 11-bit comparator greater for signal <GND_1_o_customvideomixersoc_crg_por[10]_LessThan_7878_o> created at line 26832
    WARNING:Xst:2404 -  FFs/Latches <eth_tx_er<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <customvideomixersoc_sdram_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sys_clk may hinder XST clustering optimizations.
    Summary:
	inferred  62 RAM(s).
	inferred  14 Multiplier(s).
	inferred 401 Adder/Subtractor(s).
	inferred 8294 D-type flip-flop(s).
	inferred 136 Comparator(s).
	inferred 1580 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   7 Tristate(s).
	inferred  32 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_9_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_10_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_10_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_32> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_11_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_11_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_15_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_16_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_16_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_18_o_GND_18_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_23_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 68
 1024x32-bit dual-port RAM                             : 3
 1024x65-bit dual-port RAM                             : 2
 11x64-bit dual-port RAM                               : 2
 128x8-bit dual-port RAM                               : 4
 16384x32-bit dual-port RAM                            : 1
 16x16-bit single-port Read Only RAM                   : 1
 16x64-bit dual-port RAM                               : 2
 16x8-bit dual-port RAM                                : 2
 256x21-bit dual-port RAM                              : 2
 2x12-bit dual-port RAM                                : 2
 32x32-bit dual-port RAM                               : 2
 32x8-bit single-port Read Only RAM                    : 1
 4x10-bit single-port Read Only RAM                    : 2
 4x30-bit dual-port RAM                                : 1
 4x64-bit dual-port RAM                                : 1
 512x32-bit dual-port RAM                              : 2
 512x67-bit dual-port RAM                              : 2
 512x8-bit dual-port RAM                               : 16
 5x12-bit dual-port RAM                                : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x11-bit dual-port RAM                                : 6
 8x22-bit dual-port RAM                                : 8
 8x42-bit dual-port RAM                                : 2
 8x8-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 15
 12x9-bit multiplier                                   : 4
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 2
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 416
 1-bit adder                                           : 9
 10-bit adder                                          : 6
 10-bit subtractor                                     : 1
 11-bit adder                                          : 12
 11-bit subtractor                                     : 1
 12-bit adder                                          : 6
 12-bit subtractor                                     : 4
 14-bit adder                                          : 8
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 17-bit subtractor                                     : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 84
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 9
 24-bit adder                                          : 14
 24-bit subtractor                                     : 2
 25-bit adder                                          : 7
 3-bit adder                                           : 74
 3-bit addsub                                          : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 84
 4-bit addsub                                          : 10
 4-bit subtractor                                      : 3
 5-bit addsub                                          : 6
 5-bit subtractor                                      : 1
 6-bit adder                                           : 6
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 8-bit addsub                                          : 6
 8-bit subtractor                                      : 2
 9-bit adder                                           : 5
 9-bit subtractor                                      : 10
# Registers                                            : 1710
 1-bit register                                        : 922
 10-bit register                                       : 57
 11-bit register                                       : 43
 12-bit register                                       : 48
 13-bit register                                       : 14
 14-bit register                                       : 2
 16-bit register                                       : 1
 17-bit register                                       : 4
 2-bit register                                        : 65
 20-bit register                                       : 18
 23-bit register                                       : 1
 24-bit register                                       : 42
 25-bit register                                       : 9
 27-bit register                                       : 8
 3-bit register                                        : 50
 30-bit register                                       : 14
 32-bit register                                       : 39
 4-bit register                                        : 131
 42-bit register                                       : 2
 5-bit register                                        : 20
 57-bit register                                       : 1
 6-bit register                                        : 9
 64-bit register                                       : 4
 65-bit register                                       : 2
 67-bit register                                       : 2
 7-bit register                                        : 7
 8-bit register                                        : 161
 9-bit register                                        : 34
# Comparators                                          : 147
 1-bit comparator equal                                : 32
 10-bit comparator equal                               : 4
 10-bit comparator not equal                           : 6
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 2-bit comparator not equal                            : 2
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 29-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 13
 4-bit comparator greater                              : 24
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 3
 9-bit comparator not equal                            : 2
# Multiplexers                                         : 1728
 1-bit 2-to-1 multiplexer                              : 1138
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 51
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 11
 11-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 21
 22-bit 2-to-1 multiplexer                             : 8
 22-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 12
 3-bit 2-to-1 multiplexer                              : 15
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 52
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 69
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 31
 64-bit 2-to-1 multiplexer                             : 8
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 221
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 8
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 35
# Xors                                                 : 276
 1-bit xor2                                            : 148
 1-bit xor3                                            : 97
 1-bit xor4                                            : 8
 1-bit xor5                                            : 7
 1-bit xor6                                            : 1
 1-bit xor9                                            : 1
 10-bit xor2                                           : 4
 11-bit xor2                                           : 4
 2-bit xor2                                            : 2
 4-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <eth_tx_data<7:4>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <ethmac_writer_counter_counter>: 1 register on signal <ethmac_writer_counter_counter>.
The following registers are absorbed into counter <hdmi_out0_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out0_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out1_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in0_frame_graycounter1_q_binary>: 1 register on signal <hdmi_in0_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in1_frame_graycounter1_q_binary>: 1 register on signal <hdmi_in1_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <liteethphymiitx_unpack_mux>: 1 register on signal <liteethphymiitx_unpack_mux>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <ethmac_tx_converter_unpack_mux>: 1 register on signal <ethmac_tx_converter_unpack_mux>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <liteethphymiirx_pack_demux>: 1 register on signal <liteethphymiirx_pack_demux>.
The following registers are absorbed into counter <ethmac_rx_gap_checker_counter>: 1 register on signal <ethmac_rx_gap_checker_counter>.
The following registers are absorbed into counter <ethmac_preamble_checker_cnt>: 1 register on signal <ethmac_preamble_checker_cnt>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <ethmac_rx_converter_pack_demux>: 1 register on signal <ethmac_rx_converter_pack_demux>.
The following registers are absorbed into counter <customvideomixersoc_crg_por>: 1 register on signal <customvideomixersoc_crg_por>.
The following registers are absorbed into counter <hdmi_in0_datacapture0_lateness>: 1 register on signal <hdmi_in0_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture1_lateness>: 1 register on signal <hdmi_in0_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture2_lateness>: 1 register on signal <hdmi_in0_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in0_frame_graycounter0_q_binary>: 1 register on signal <hdmi_in0_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi_in1_datacapture0_lateness>: 1 register on signal <hdmi_in1_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture1_lateness>: 1 register on signal <hdmi_in1_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture2_lateness>: 1 register on signal <hdmi_in1_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in1_frame_graycounter0_q_binary>: 1 register on signal <hdmi_in1_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <customvideomixersoc_ddrphy_phase_half>: 1 register on signal <customvideomixersoc_ddrphy_phase_half>.
The following registers are absorbed into counter <customvideomixersoc_ddrphy_phase_sel>: 1 register on signal <customvideomixersoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <customvideomixersoc_sdram_counter1>: 1 register on signal <customvideomixersoc_sdram_counter1>.
The following registers are absorbed into counter <customvideomixersoc_spiflash_i1>: 1 register on signal <customvideomixersoc_spiflash_i1>.
The following registers are absorbed into counter <hdmi_out0_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out0_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out1_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <customvideomixersoc_customvideomixersoc_counter>: 1 register on signal <customvideomixersoc_customvideomixersoc_counter>.
The following registers are absorbed into counter <customvideomixersoc_customvideomixersoc_uart_phy_tx_bitcount>: 1 register on signal <customvideomixersoc_customvideomixersoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <customvideomixersoc_customvideomixersoc_uart_phy_rx_bitcount>: 1 register on signal <customvideomixersoc_customvideomixersoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <customvideomixersoc_customvideomixersoc_uart_tx_fifo_level>: 1 register on signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <customvideomixersoc_customvideomixersoc_uart_tx_fifo_produce>: 1 register on signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <customvideomixersoc_customvideomixersoc_uart_tx_fifo_consume>: 1 register on signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <customvideomixersoc_customvideomixersoc_uart_rx_fifo_level>: 1 register on signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <customvideomixersoc_customvideomixersoc_uart_rx_fifo_produce>: 1 register on signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <customvideomixersoc_customvideomixersoc_uart_rx_fifo_consume>: 1 register on signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <customvideomixersoc_dna_cnt>: 1 register on signal <customvideomixersoc_dna_cnt>.
The following registers are absorbed into counter <customvideomixersoc_ddrphy_bitslip_cnt>: 1 register on signal <customvideomixersoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine0_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine0_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine0_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine1_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine1_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine1_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine2_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine2_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine2_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine3_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine3_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine3_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine4_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine4_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine4_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine5_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine5_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine5_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine6_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine6_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine6_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine7_level>: 1 register on signal <customvideomixersoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine7_produce>: 1 register on signal <customvideomixersoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine7_consume>: 1 register on signal <customvideomixersoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <crg_counter>: 1 register on signal <crg_counter>.
The following registers are absorbed into counter <ethmac_writer_slot_counter>: 1 register on signal <ethmac_writer_slot_counter>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in0_dma_current_address>: 1 register on signal <hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in0_dma_level>: 1 register on signal <hdmi_in0_dma_level>.
The following registers are absorbed into counter <hdmi_in0_dma_produce>: 1 register on signal <hdmi_in0_dma_produce>.
The following registers are absorbed into counter <hdmi_in0_dma_consume>: 1 register on signal <hdmi_in0_dma_consume>.
The following registers are absorbed into counter <hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in1_dma_current_address>: 1 register on signal <hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in1_dma_level>: 1 register on signal <hdmi_in1_dma_level>.
The following registers are absorbed into counter <hdmi_in1_dma_produce>: 1 register on signal <hdmi_in1_dma_produce>.
The following registers are absorbed into counter <hdmi_in1_dma_consume>: 1 register on signal <hdmi_in1_dma_consume>.
The following registers are absorbed into counter <hdmi_out0_reader_rsv_level>: 1 register on signal <hdmi_out0_reader_rsv_level>.
The following registers are absorbed into counter <hdmi_out0_reader_level>: 1 register on signal <hdmi_out0_reader_level>.
The following registers are absorbed into counter <hdmi_out0_reader_produce>: 1 register on signal <hdmi_out0_reader_produce>.
The following registers are absorbed into counter <hdmi_out0_reader_consume>: 1 register on signal <hdmi_out0_reader_consume>.
The following registers are absorbed into counter <hdmi_out0_vtg_hcounter>: 1 register on signal <hdmi_out0_vtg_hcounter>.
The following registers are absorbed into counter <hdmi_out0_vtg_vcounter>: 1 register on signal <hdmi_out0_vtg_vcounter>.
The following registers are absorbed into counter <hdmi_out0_clocking_remaining_bits>: 1 register on signal <hdmi_out0_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi_out0_clocking_busy_counter>: 1 register on signal <hdmi_out0_clocking_busy_counter>.
The following registers are absorbed into counter <hdmi_out1_reader_rsv_level>: 1 register on signal <hdmi_out1_reader_rsv_level>.
The following registers are absorbed into counter <hdmi_out1_reader_level>: 1 register on signal <hdmi_out1_reader_level>.
The following registers are absorbed into counter <hdmi_out1_reader_produce>: 1 register on signal <hdmi_out1_reader_produce>.
The following registers are absorbed into counter <hdmi_out1_reader_consume>: 1 register on signal <hdmi_out1_reader_consume>.
The following registers are absorbed into counter <hdmi_out1_vtg_hcounter>: 1 register on signal <hdmi_out1_vtg_hcounter>.
The following registers are absorbed into counter <hdmi_out1_vtg_vcounter>: 1 register on signal <hdmi_out1_vtg_vcounter>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine4_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine4_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine5_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine5_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine6_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine6_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_bankmachine7_unsafe_precharge_count>: 1 register on signal <customvideomixersoc_sdram_bankmachine7_unsafe_precharge_count>.
The following registers are absorbed into counter <customvideomixersoc_sdram_time0>: 1 register on signal <customvideomixersoc_sdram_time0>.
The following registers are absorbed into counter <customvideomixersoc_sdram_time1>: 1 register on signal <customvideomixersoc_sdram_time1>.
The following registers are absorbed into counter <hdmi_out0_fifo_unpack_counter>: 1 register on signal <hdmi_out0_fifo_unpack_counter>.
The following registers are absorbed into counter <hdmi_out1_fifo_unpack_counter>: 1 register on signal <hdmi_out1_fifo_unpack_counter>.
	The following adders/subtractors are grouped into adder tree <Madd_n168941> :
 	<Madd_n17801[1:0]> in block <top>, 	<Madd_n17804[2:0]_Madd> in block <top>, 	<Madd_n17807[1:0]> in block <top>, 	<Madd_n17813[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170371> :
 	<Madd_n18049[1:0]> in block <top>, 	<Madd_n18052[2:0]_Madd> in block <top>, 	<Madd_n18058[1:0]> in block <top>, 	<Madd_n18061[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168911> :
 	<Madd_n17723[1:0]> in block <top>, 	<Madd_n17726[2:0]_Madd> in block <top>, 	<Madd_n17732[1:0]> in block <top>, 	<Madd_n17735[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170341> :
 	<Madd_n17971[1:0]> in block <top>, 	<Madd_n17974[2:0]_Madd> in block <top>, 	<Madd_n17980[1:0]> in block <top>, 	<Madd_n17983[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168971> :
 	<Madd_n17879[1:0]> in block <top>, 	<Madd_n17882[2:0]_Madd> in block <top>, 	<Madd_n17888[1:0]> in block <top>, 	<Madd_n17891[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170401> :
 	<Madd_n18127[1:0]> in block <top>, 	<Madd_n18130[2:0]_Madd> in block <top>, 	<Madd_n18136[1:0]> in block <top>, 	<Madd_n18139[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168921> :
 	<Madd_n17759[1:0]> in block <top>, 	<Madd_n17762[2:0]_Madd> in block <top>, 	<Madd_n17768[1:0]> in block <top>, 	<Madd_n17771[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170351> :
 	<Madd_n18007[1:0]> in block <top>, 	<Madd_n18010[2:0]_Madd> in block <top>, 	<Madd_n18016[1:0]> in block <top>, 	<Madd_n18019[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168891> :
 	<Madd_n17681[1:0]> in block <top>, 	<Madd_n17684[2:0]_Madd> in block <top>, 	<Madd_n17690[1:0]> in block <top>, 	<Madd_n17693[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170321> :
 	<Madd_n17926[1:0]> in block <top>, 	<Madd_n17932[2:0]_Madd> in block <top>, 	<Madd_n17938[1:0]> in block <top>, 	<Madd_n17941[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168951> :
 	<Madd_n17837[1:0]> in block <top>, 	<Madd_n17840[2:0]_Madd> in block <top>, 	<Madd_n17846[1:0]> in block <top>, 	<Madd_n17849[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170381> :
 	<Madd_n18085[1:0]> in block <top>, 	<Madd_n18088[2:0]_Madd> in block <top>, 	<Madd_n18094[1:0]> in block <top>, 	<Madd_n18097[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n166901> :
 	<Madd_n17423[1:0]> in block <top>, 	<Madd_n17426[2:0]_Madd> in block <top>, 	<Madd_n17432[1:0]> in block <top>, 	<Madd_n17435[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n166921> :
 	<Madd_n17450[1:0]> in block <top>, 	<Madd_n17453[2:0]_Madd> in block <top>, 	<Madd_n17459[1:0]> in block <top>, 	<Madd_n17462[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n166941> :
 	<Madd_n17477[1:0]> in block <top>, 	<Madd_n17480[2:0]_Madd> in block <top>, 	<Madd_n17486[1:0]> in block <top>, 	<Madd_n17489[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n167461> :
 	<Madd_n17546[1:0]> in block <top>, 	<Madd_n17549[2:0]_Madd> in block <top>, 	<Madd_n17555[1:0]> in block <top>, 	<Madd_n17558[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n167481> :
 	<Madd_n17573[1:0]> in block <top>, 	<Madd_n17576[2:0]_Madd> in block <top>, 	<Madd_n17582[1:0]> in block <top>, 	<Madd_n17585[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n167501> :
 	<Madd_n17600[1:0]> in block <top>, 	<Madd_n17603[2:0]_Madd> in block <top>, 	<Madd_n17609[1:0]> in block <top>, 	<Madd_n17612[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5288_OUT1> :
 	<Madd_n17703> in block <top>, 	<Madd_n17704> in block <top>, 	<Madd_n17712> in block <top>, 	<Madd_n17713> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5345_OUT1> :
 	<Madd_n17781> in block <top>, 	<Madd_n17782> in block <top>, 	<Madd_n17790> in block <top>, 	<Madd_n17791> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5402_OUT1> :
 	<Madd_n17859> in block <top>, 	<Madd_n17860> in block <top>, 	<Madd_n17868> in block <top>, 	<Madd_n17869> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5609_OUT1> :
 	<Madd_n17951> in block <top>, 	<Madd_n17952> in block <top>, 	<Madd_n17960> in block <top>, 	<Madd_n17961> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5666_OUT1> :
 	<Madd_n18029> in block <top>, 	<Madd_n18030> in block <top>, 	<Madd_n18038> in block <top>, 	<Madd_n18039> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5723_OUT1> :
 	<Madd_n18107> in block <top>, 	<Madd_n18108> in block <top>, 	<Madd_n18116> in block <top>, 	<Madd_n18117> in block <top>.
	Multiplier <Mmult_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4222_OUT> in block <top> and adder/subtractor <Madd_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4224_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4222_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4848_OUT> in block <top> and adder/subtractor <Madd_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4850_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4848_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Found pipelined multiplier on signal <n14446>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14447>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14752>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14751>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4223_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4849_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5225_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5546_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5222_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5224_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5543_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5545_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4275_OUT> in block <top> and  <Mmult_n14446> in block <top> are combined into a MULT with pre-adder <Mmult_n144461>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4276_OUT> in block <top> and  <Mmult_n14447> in block <top> are combined into a MULT with pre-adder <Mmult_n144471>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4902_OUT> in block <top> and  <Mmult_n14752> in block <top> are combined into a MULT with pre-adder <Mmult_n147521>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4901_OUT> in block <top> and  <Mmult_n14751> in block <top> are combined into a MULT with pre-adder <Mmult_n147511>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in0_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in0_frame_graycounter0_q_binary<9:0>> |          |
    |     diA            | connected to signal <(hdmi_in0_frame_cur_word,hdmi_in0_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_frame_graycounter1_q_next_binary<9:0>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in1_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in1_frame_graycounter0_q_binary<9:0>> |          |
    |     diA            | connected to signal <(hdmi_in1_frame_cur_word,hdmi_in1_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_frame_graycounter1_q_next_binary<9:0>> |          |
    |     doB            | connected to signal <memdat_8>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out0_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed0>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed17> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out1_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed17> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <memdat_3>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_stb_ethmac_writer_ongoing_AND_982_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <memdat_4>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_26> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_9>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_out0_vtg_phy_payload_p3_y,hdmi_out0_vtg_phy_payload_p3_cb_cr,hdmi_out0_vtg_phy_payload_p2_y,hdmi_out0_vtg_phy_payload_p2_cb_cr,hdmi_out0_vtg_phy_payload_p1_y,hdmi_out0_vtg_phy_payload_p1_cb_cr,hdmi_out0_vtg_phy_payload_p0_y,hdmi_out0_vtg_phy_payload_p0_cb_cr,hdmi_out0_vtg_active,hdmi_out0_vtg_phy_payload_vsync,hdmi_out0_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out0_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_9>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_28> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_out1_vtg_phy_payload_p3_y,hdmi_out1_vtg_phy_payload_p3_cb_cr,hdmi_out1_vtg_phy_payload_p2_y,hdmi_out1_vtg_phy_payload_p2_cb_cr,hdmi_out1_vtg_phy_payload_p1_y,hdmi_out1_vtg_phy_payload_p1_cb_cr,hdmi_out1_vtg_phy_payload_p0_y,hdmi_out1_vtg_phy_payload_p0_cb_cr,hdmi_out1_vtg_active,hdmi_out1_vtg_phy_payload_vsync,hdmi_out1_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out1_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_10>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2:1>> |          |
    |     diA            | connected to signal <(_n18765,_n18764,_n18763,_n18762,_n18761,_n18760,_n18759,_n18758)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to signal <customvideomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_25> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out0_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_reader_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi_out0_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi_out0_reader_consume> |          |
    |     doB            | connected to signal <hdmi_out0_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 0000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_27> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out1_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_reader_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi_out1_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi_out1_reader_consume> |          |
    |     doB            | connected to signal <hdmi_out1_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 0000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sram0_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sram1_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_7>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_12> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     clkA           | connected to signal <eth_clocks_rx> | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_pack_source_eop,ethmac_rx_converter_pack_source_sop,ethmac_rx_converter_pack_source_payload_chunk0_error,ethmac_rx_converter_pack_source_payload_chunk1_error,ethmac_rx_converter_pack_source_payload_chunk2_error,ethmac_rx_converter_pack_source_payload_chunk3_error,ethmac_rx_converter_pack_source_payload_chunk0_last_be,ethmac_rx_converter_pack_source_payload_chunk1_last_be,ethmac_rx_converter_pack_source_payload_chunk2_last_be,ethmac_rx_converter_pack_source_payload_chunk3_last_be,ethmac_rx_converter_pack_source_payload_chunk0_data,ethmac_rx_converter_pack_source_payload_chunk1_data,ethmac_rx_converter_pack_source_payload_chunk2_data,ethmac_rx_converter_pack_source_payload_chunk3_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_11> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_eop,ethmac_reader_source_source_sop,"0000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2:1>> |          |
    |     diA            | connected to signal <(customvideomixersoc_tag_di_dirty,"00",rhs_array_muxed48<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sram0_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_interface_dat_w> |          |
    |     doA            | connected to signal <customvideomixersoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sram1_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_interface_dat_w> |          |
    |     doA            | connected to signal <customvideomixersoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_11>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_12>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_13>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_14>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_15>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_15>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_16>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_17>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_17>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_18>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_18>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <customvideomixersoc_customvideomixersoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <customvideomixersoc_customvideomixersoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <customvideomixersoc_customvideomixersoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <customvideomixersoc_customvideomixersoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <customvideomixersoc_customvideomixersoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <customvideomixersoc_customvideomixersoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <customvideomixersoc_firmware_ram_we<3>> | high     |
    |     weA<2>         | connected to signal <customvideomixersoc_firmware_ram_we<2>> | high     |
    |     weA<1>         | connected to signal <customvideomixersoc_firmware_ram_we<1>> | high     |
    |     weA<0>         | connected to signal <customvideomixersoc_firmware_ram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<13:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <customvideomixersoc_firmware_ram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain01> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_37>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_37>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain21> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_37>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain31> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_37>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_37>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_37>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_37>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_37>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n26818> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6699_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_interface_adr<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_clocks_rx> | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_eop,ethmac_preamble_checker_source_sop,"00",ethmac_rx_gap_checker_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1251_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_checker_ref> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_checker_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ethmac_preamble_checker_ref> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding0_output_de,hdmi_in0_decoding0_output_c,hdmi_in0_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding1_output_de,hdmi_in0_decoding1_output_c,hdmi_in0_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding2_output_de,hdmi_in0_decoding2_output_c,hdmi_in0_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding0_output_de,hdmi_in1_decoding0_output_c,hdmi_in1_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding1_output_de,hdmi_in1_decoding1_output_c,hdmi_in1_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding2_output_de,hdmi_in1_decoding2_output_c,hdmi_in1_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_customvideomixersoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <customvideomixersoc_customvideomixersoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine0_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine1_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine2_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine3_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine4_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine5_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine6_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <customvideomixersoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <customvideomixersoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <customvideomixersoc_sdram_bankmachine7_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <customvideomixersoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <(ethmac_writer_counter_counter,ethmac_writer_slot_counter)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <(ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in0_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in0_dma_produce> |          |
    |     diA            | connected to signal <memdat_6<64:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     addrB          | connected to signal <hdmi_in0_dma_consume> |          |
    |     doB            | connected to signal <hdmi_in0_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in1_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in1_dma_produce> |          |
    |     diA            | connected to signal <memdat_8<64:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     addrB          | connected to signal <hdmi_in1_dma_consume> |          |
    |     doB            | connected to signal <hdmi_in1_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14446 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14447 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14752 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14751 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4223_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4849_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5225_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5546_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5222_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5224_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5543_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5545_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <customvideomixersoc_customvideomixersoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <customvideomixersoc_customvideomixersoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_36> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_37> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_38> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_39> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_41> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 68
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 1024x65-bit dual-port block RAM                       : 2
 11x64-bit dual-port distributed RAM                   : 2
 128x8-bit dual-port block RAM                         : 2
 128x8-bit single-port block RAM                       : 2
 16384x32-bit single-port block RAM                    : 1
 16x16-bit single-port distributed Read Only RAM       : 1
 16x64-bit dual-port block RAM                         : 2
 16x8-bit dual-port distributed RAM                    : 2
 256x21-bit dual-port block RAM                        : 2
 2x12-bit dual-port distributed RAM                    : 2
 32x32-bit dual-port distributed RAM                   : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 4x10-bit single-port distributed Read Only RAM        : 2
 4x30-bit dual-port distributed RAM                    : 1
 4x64-bit dual-port distributed RAM                    : 1
 512x32-bit dual-port block RAM                        : 2
 512x67-bit dual-port block RAM                        : 2
 512x8-bit dual-port block RAM                         : 8
 512x8-bit single-port block RAM                       : 8
 5x12-bit dual-port distributed RAM                    : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x11-bit dual-port distributed RAM                    : 6
 8x22-bit dual-port distributed RAM                    : 8
 8x42-bit dual-port distributed RAM                    : 2
 8x8-bit single-port distributed Read Only RAM         : 2
# MACs                                                 : 6
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 9
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 2
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 92
 10-bit adder                                          : 4
 11-bit adder                                          : 9
 12-bit adder                                          : 12
 17-bit subtractor                                     : 2
 2-bit adder                                           : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 7
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 7
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 12
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 152
 1-bit up counter                                      : 9
 10-bit down counter                                   : 1
 10-bit up counter                                     : 6
 11-bit down counter                                   : 1
 11-bit up counter                                     : 8
 12-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit down counter                                    : 8
 2-bit up counter                                      : 8
 2-bit updown counter                                  : 2
 24-bit down counter                                   : 2
 24-bit up counter                                     : 10
 3-bit up counter                                      : 38
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 1
 4-bit down counter                                    : 3
 4-bit up counter                                      : 21
 4-bit updown counter                                  : 10
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 6
 6-bit down counter                                    : 1
 7-bit up counter                                      : 3
 8-bit down counter                                    : 2
 8-bit updown counter                                  : 6
 9-bit up counter                                      : 1
# Accumulators                                         : 8
 11-bit up loadable accumulator                        : 1
 2-bit down loadable accumulator                       : 1
 6-bit up accumulator                                  : 6
# Registers                                            : 7511
 Flip-Flops                                            : 7511
# Comparators                                          : 147
 1-bit comparator equal                                : 32
 10-bit comparator equal                               : 4
 10-bit comparator not equal                           : 6
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 2-bit comparator not equal                            : 2
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 29-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 13
 4-bit comparator greater                              : 24
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 3
 9-bit comparator not equal                            : 2
# Multiplexers                                         : 2305
 1-bit 2-to-1 multiplexer                              : 1773
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 77
 1-bit 8-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 7
 11-bit 2-to-1 multiplexer                             : 5
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 18
 22-bit 2-to-1 multiplexer                             : 8
 22-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 42
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 61
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 30
 64-bit 2-to-1 multiplexer                             : 8
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 187
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 8
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# FSMs                                                 : 35
# Xors                                                 : 276
 1-bit xor2                                            : 148
 1-bit xor3                                            : 97
 1-bit xor4                                            : 8
 1-bit xor5                                            : 7
 1-bit xor6                                            : 1
 1-bit xor9                                            : 1
 10-bit xor2                                           : 4
 11-bit xor2                                           : 4
 2-bit xor2                                            : 2
 4-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_customvideomixersoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethmac_rx_converter_pack_source_payload_chunk3_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethmac_rx_converter_pack_source_payload_chunk2_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethmac_rx_converter_pack_source_payload_chunk1_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethmac_rx_converter_pack_source_payload_chunk0_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <customvideomixersoc_slave_sel_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <customvideomixersoc_slave_sel_r_6> 
INFO:Xst:2261 - The FF/Latch <customvideomixersoc_customvideomixersoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <customvideomixersoc_adr_offset_r> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <clockdomainsrenamer3_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <clockdomainsrenamer5_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <liteethmacsramwriter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_28> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_30> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <customvideomixersoc_sdram_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_27> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <clockdomainsrenamer4_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi_in0_chansync_syncbuffer2_produce> <hdmi_in0_chansync_syncbuffer0_produce> <hdmi_in0_chansync_syncbuffer1_produce> are equivalent, XST will keep only <hdmi_in0_chansync_syncbuffer2_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi_in1_chansync_syncbuffer0_produce> <hdmi_in1_chansync_syncbuffer1_produce> <hdmi_in1_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in1_chansync_syncbuffer0_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <clockdomainsrenamer2_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_29> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_31> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <customvideomixersoc_sdram_choose_cmd_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <customvideomixersoc_sdram_choose_req_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_32> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_33> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_34> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1144> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1145> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1146> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1147> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1149> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_229> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface11_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface2_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface13_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface13_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface13_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_interface13_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_209> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <customvideomixersoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <customvideomixersoc_ddrphy_record2_wrdata_mask_1> <customvideomixersoc_ddrphy_record2_wrdata_mask_2> <customvideomixersoc_ddrphy_record2_wrdata_mask_3> <customvideomixersoc_ddrphy_record3_wrdata_mask_0> <customvideomixersoc_ddrphy_record3_wrdata_mask_1> <customvideomixersoc_ddrphy_record3_wrdata_mask_2> <customvideomixersoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es1_n1q_m_0> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1238> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1239> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1240> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <customvideomixersoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_10> <hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_11> <hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_12> <hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_done> <hdmi_in0_wer2_period_done> <hdmi_in0_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_13> <hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_14> <hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_15> <hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_20> <hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_16> <hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_21> <hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_17> <hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_22> <hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_18> <hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_23> <hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_19> <hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_carry> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_carry> <period> <customvideomixersoc_spiflash_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_graycounter0_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_graycounter0_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <memdat_2_36> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <memdat_2_37> <memdat_2_38> <memdat_2_39> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_0> <hdmi_in0_wer2_period_counter_0> <hdmi_in0_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_1> <hdmi_in0_wer2_period_counter_1> <hdmi_in0_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_2> <hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_3> <hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_4> <hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_5> <hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_6> <hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_i> <hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_7> <hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_8> <hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_9> <hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <customvideomixersoc_spiflash_clk> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_0> <hdmi_in1_edid_samp_count_0> <counter_0> <customvideomixersoc_spiflash_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_graycounter1_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_graycounter1_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_wer_counter_r_updated> <hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_done> <hdmi_in1_wer1_period_done> <hdmi_in1_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_0> <hdmi_in1_wer1_period_counter_0> <hdmi_in1_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_1> <hdmi_in1_wer1_period_counter_1> <hdmi_in1_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_2> <hdmi_in1_wer1_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_3> <hdmi_in1_wer1_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_4> <hdmi_in1_wer1_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_5> <hdmi_in1_wer1_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_6> <hdmi_in1_wer1_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_7> <hdmi_in1_wer1_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_8> <hdmi_in1_wer1_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_9> <hdmi_in1_wer1_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <customvideomixersoc_sdram_a_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_graycounter0_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_graycounter0_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_10> <hdmi_in1_wer1_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_11> <hdmi_in1_wer1_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_12> <hdmi_in1_wer1_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_13> <hdmi_in1_wer1_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_14> <hdmi_in1_wer1_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_15> <hdmi_in1_wer1_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_20> <hdmi_in1_wer1_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_16> <hdmi_in1_wer1_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_21> <hdmi_in1_wer1_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_17> <hdmi_in1_wer1_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_22> <hdmi_in1_wer1_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_18> <hdmi_in1_wer1_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_23> <hdmi_in1_wer1_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_19> <hdmi_in1_wer1_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_1> <counter_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_2> <counter_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_3> <counter_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_4> <counter_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_graycounter1_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_graycounter1_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_i> <hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_wer_counter_r_updated> <hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_fifo_graycounter0_q_binary_9> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl70_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl83_regs0> <xilinxmultiregimpl96_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl20_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl33_regs0> <xilinxmultiregimpl46_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl20_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl33_regs1> <xilinxmultiregimpl46_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl70_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl83_regs1> <xilinxmultiregimpl96_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_o_r> <hdmi_in0_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_o_r> <hdmi_in1_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 61.
Forward register balancing over carry chain Madd_n18241_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) Mmux_customvideomixersoc_interface14_adr[4]_GND_1_o_wide_mux_6777_OUT1101_FRB customvideomixersoc_customvideomixersoc_interface_adr_3 customvideomixersoc_customvideomixersoc_interface_adr_6 customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_5 has(ve) been forward balanced into : _n25942<6>1_FRB.
	Register(s) Mmux_customvideomixersoc_interface14_adr[4]_GND_1_o_wide_mux_6777_OUT1101_FRB customvideomixersoc_customvideomixersoc_interface_adr_6 customvideomixersoc_customvideomixersoc_interface_adr_3 customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_5 has(ve) been forward balanced into : _n259641_FRB.
	Register(s) Mmux_customvideomixersoc_interface14_adr[4]_GND_1_o_wide_mux_6777_OUT1141_FRB customvideomixersoc_customvideomixersoc_interface_adr_3 has(ve) been forward balanced into : Mram__n268181211_FRB.
	Register(s) Mmux_customvideomixersoc_interface9_adr[4]_GND_1_o_wide_mux_6743_OUT1011_FRB customvideomixersoc_customvideomixersoc_interface_adr_0 customvideomixersoc_customvideomixersoc_interface_adr_6 customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_5 has(ve) been forward balanced into : _n25949<6>1_FRB.
	Register(s) Mmux_customvideomixersoc_interface9_adr[4]_GND_1_o_wide_mux_6743_OUT1011_FRB customvideomixersoc_customvideomixersoc_interface_adr_6 customvideomixersoc_customvideomixersoc_interface_adr_0 customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_5 has(ve) been forward balanced into : _n259701_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_0 customvideomixersoc_customvideomixersoc_interface_adr_1 customvideomixersoc_customvideomixersoc_interface_adr_2 has(ve) been forward balanced into : Mmux_customvideomixersoc_interface14_adr[4]_GND_1_o_wide_mux_6777_OUT1101_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_0 customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_3 customvideomixersoc_customvideomixersoc_interface_adr_1 has(ve) been forward balanced into : Mram_customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6699_OUT411_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_0 customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_3 customvideomixersoc_customvideomixersoc_interface_adr_2 has(ve) been forward balanced into : Mram_customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6699_OUT621_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_1 Mmux_GND_1_o_customvideomixersoc_interface5_adr[6]_mux_6702_OUT6831_FRB _n25989<6>11_FRB has(ve) been forward balanced into : _n25993<6>1_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_1 customvideomixersoc_customvideomixersoc_interface_adr_0 customvideomixersoc_customvideomixersoc_interface_adr_5 customvideomixersoc_customvideomixersoc_interface_adr_4 Mmux_GND_1_o_customvideomixersoc_interface5_adr[6]_mux_6702_OUT6831_FRB has(ve) been forward balanced into : _n25998<6>1_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_2 customvideomixersoc_customvideomixersoc_interface_adr_3 customvideomixersoc_customvideomixersoc_interface_adr_1 has(ve) been forward balanced into : Mmux_GND_1_o_customvideomixersoc_interface11_adr[3]_mux_6766_OUT4111_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_2 customvideomixersoc_customvideomixersoc_interface_adr_5 Mram_customvideomixersoc_interface3_adr[4]_GND_1_o_wide_mux_6699_OUT411_FRB customvideomixersoc_customvideomixersoc_interface_adr_6 has(ve) been forward balanced into : _n25956<6>1_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_2 customvideomixersoc_customvideomixersoc_interface_adr_5 _n25976<6>11_FRB customvideomixersoc_customvideomixersoc_interface_adr_6 has(ve) been forward balanced into : _n25976<6>1_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_3 Mmux_customvideomixersoc_interface14_adr[4]_GND_1_o_wide_mux_6777_OUT1101_FRB customvideomixersoc_customvideomixersoc_interface_adr_4 has(ve) been forward balanced into : Mmux_customvideomixersoc_interface9_adr[4]_GND_1_o_wide_mux_6743_OUT1211_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_3 customvideomixersoc_customvideomixersoc_interface_adr_2 customvideomixersoc_customvideomixersoc_interface_adr_1 has(ve) been forward balanced into : Mmux_customvideomixersoc_interface9_adr[4]_GND_1_o_wide_mux_6743_OUT1011_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_3 customvideomixersoc_customvideomixersoc_interface_adr_0 customvideomixersoc_customvideomixersoc_interface_adr_1 has(ve) been forward balanced into : _n25976<6>11_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_5 Mram__n268181211_FRB has(ve) been forward balanced into : Mmux_GND_1_o_customvideomixersoc_interface12_adr[5]_mux_6768_OUT79211_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_5 customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_0 has(ve) been forward balanced into : _n25989<6>11_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_6 Mmux_GND_1_o_customvideomixersoc_interface11_adr[3]_mux_6766_OUT4111_FRB _n25989<6>11_FRB has(ve) been forward balanced into : Mmux_GND_1_o_customvideomixersoc_interface5_adr[6]_mux_6702_OUT6021211_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_6 Mmux_GND_1_o_customvideomixersoc_interface12_adr[5]_mux_6768_OUT79211_FRB has(ve) been forward balanced into : _n25983<6>1_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_6 customvideomixersoc_customvideomixersoc_interface_adr_3 customvideomixersoc_customvideomixersoc_interface_adr_2 has(ve) been forward balanced into : Mmux_GND_1_o_customvideomixersoc_interface5_adr[6]_mux_6702_OUT6831_FRB.
	Register(s) customvideomixersoc_customvideomixersoc_interface_adr_6 customvideomixersoc_customvideomixersoc_interface_adr_4 customvideomixersoc_customvideomixersoc_interface_adr_5 has(ve) been forward balanced into : _n26016<6>11_FRB.
	Register(s) customvideomixersoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : customvideomixersoc_ddrphy_rddata_sr_1_BRB0 customvideomixersoc_ddrphy_rddata_sr_1_BRB1 customvideomixersoc_ddrphy_rddata_sr_1_BRB2 customvideomixersoc_ddrphy_rddata_sr_1_BRB3 customvideomixersoc_ddrphy_rddata_sr_1_BRB4 customvideomixersoc_ddrphy_rddata_sr_1_BRB5.
	Register(s) customvideomixersoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : customvideomixersoc_ddrphy_rddata_sr_2_BRB0 customvideomixersoc_ddrphy_rddata_sr_2_BRB1 customvideomixersoc_ddrphy_rddata_sr_2_BRB2 customvideomixersoc_ddrphy_rddata_sr_2_BRB3 customvideomixersoc_ddrphy_rddata_sr_2_BRB4 customvideomixersoc_ddrphy_rddata_sr_2_BRB6 customvideomixersoc_ddrphy_rddata_sr_2_BRB7 customvideomixersoc_ddrphy_rddata_sr_2_BRB8 customvideomixersoc_ddrphy_rddata_sr_2_BRB9 customvideomixersoc_ddrphy_rddata_sr_2_BRB10.
	Register(s) customvideomixersoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : customvideomixersoc_ddrphy_rddata_sr_3_BRB0 customvideomixersoc_ddrphy_rddata_sr_3_BRB1 customvideomixersoc_ddrphy_rddata_sr_3_BRB2 customvideomixersoc_ddrphy_rddata_sr_3_BRB3 customvideomixersoc_ddrphy_rddata_sr_3_BRB4 customvideomixersoc_ddrphy_rddata_sr_3_BRB6 customvideomixersoc_ddrphy_rddata_sr_3_BRB7 customvideomixersoc_ddrphy_rddata_sr_3_BRB8 customvideomixersoc_ddrphy_rddata_sr_3_BRB9 customvideomixersoc_ddrphy_rddata_sr_3_BRB10.
	Register(s) customvideomixersoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : customvideomixersoc_ddrphy_rddata_sr_4_BRB0 customvideomixersoc_ddrphy_rddata_sr_4_BRB1 customvideomixersoc_ddrphy_rddata_sr_4_BRB2 customvideomixersoc_ddrphy_rddata_sr_4_BRB3 customvideomixersoc_ddrphy_rddata_sr_4_BRB4 customvideomixersoc_ddrphy_rddata_sr_4_BRB6 customvideomixersoc_ddrphy_rddata_sr_4_BRB7 customvideomixersoc_ddrphy_rddata_sr_4_BRB8 customvideomixersoc_ddrphy_rddata_sr_4_BRB9 customvideomixersoc_ddrphy_rddata_sr_4_BRB10.
	Register(s) customvideomixersoc_ddrphy_record0_cke has(ve) been backward balanced into : customvideomixersoc_ddrphy_record0_cke_BRB0 .
	Register(s) customvideomixersoc_ddrphy_record0_odt has(ve) been backward balanced into : customvideomixersoc_ddrphy_record0_odt_BRB0 customvideomixersoc_ddrphy_record0_odt_BRB1.
	Register(s) customvideomixersoc_interface5_dat_r_1 has(ve) been backward balanced into : customvideomixersoc_interface5_dat_r_1_BRB0 customvideomixersoc_interface5_dat_r_1_BRB1 customvideomixersoc_interface5_dat_r_1_BRB2 customvideomixersoc_interface5_dat_r_1_BRB3 customvideomixersoc_interface5_dat_r_1_BRB4 customvideomixersoc_interface5_dat_r_1_BRB5.
	Register(s) customvideomixersoc_interface7_dat_r_1 has(ve) been backward balanced into : customvideomixersoc_interface7_dat_r_1_BRB1 customvideomixersoc_interface7_dat_r_1_BRB3 customvideomixersoc_interface7_dat_r_1_BRB5.
	Register(s) customvideomixersoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : customvideomixersoc_sdram_dfi_p0_rddata_en_BRB0 customvideomixersoc_sdram_dfi_p0_rddata_en_BRB1 customvideomixersoc_sdram_dfi_p0_rddata_en_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB0 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB1 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB2 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB3 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB4 hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_0 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_0_BRB0 hdmi_out0_chroma_upsampler_source_y_0_BRB1 hdmi_out0_chroma_upsampler_source_y_0_BRB2 hdmi_out0_chroma_upsampler_source_y_0_BRB3 hdmi_out0_chroma_upsampler_source_y_0_BRB4 hdmi_out0_chroma_upsampler_source_y_0_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_1 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_1_BRB2 hdmi_out0_chroma_upsampler_source_y_1_BRB3 hdmi_out0_chroma_upsampler_source_y_1_BRB4 hdmi_out0_chroma_upsampler_source_y_1_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_2 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_2_BRB2 hdmi_out0_chroma_upsampler_source_y_2_BRB3 hdmi_out0_chroma_upsampler_source_y_2_BRB4 hdmi_out0_chroma_upsampler_source_y_2_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_3 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_3_BRB2 hdmi_out0_chroma_upsampler_source_y_3_BRB3 hdmi_out0_chroma_upsampler_source_y_3_BRB4 hdmi_out0_chroma_upsampler_source_y_3_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_4 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_4_BRB2 hdmi_out0_chroma_upsampler_source_y_4_BRB3 hdmi_out0_chroma_upsampler_source_y_4_BRB4 hdmi_out0_chroma_upsampler_source_y_4_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_5 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_5_BRB2 hdmi_out0_chroma_upsampler_source_y_5_BRB3 hdmi_out0_chroma_upsampler_source_y_5_BRB4 hdmi_out0_chroma_upsampler_source_y_5_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_6 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_6_BRB2 hdmi_out0_chroma_upsampler_source_y_6_BRB3 hdmi_out0_chroma_upsampler_source_y_6_BRB4 hdmi_out0_chroma_upsampler_source_y_6_BRB5.
	Register(s) hdmi_out0_chroma_upsampler_source_y_7 has(ve) been backward balanced into : hdmi_out0_chroma_upsampler_source_y_7_BRB2 hdmi_out0_chroma_upsampler_source_y_7_BRB3 hdmi_out0_chroma_upsampler_source_y_7_BRB4 hdmi_out0_chroma_upsampler_source_y_7_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_0 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_0_BRB0 hdmi_out0_fifo_pix_y_0_BRB1 hdmi_out0_fifo_pix_y_0_BRB2 hdmi_out0_fifo_pix_y_0_BRB3 hdmi_out0_fifo_pix_y_0_BRB4 hdmi_out0_fifo_pix_y_0_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_1 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_1_BRB2 hdmi_out0_fifo_pix_y_1_BRB3 hdmi_out0_fifo_pix_y_1_BRB4 hdmi_out0_fifo_pix_y_1_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_2 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_2_BRB2 hdmi_out0_fifo_pix_y_2_BRB3 hdmi_out0_fifo_pix_y_2_BRB4 hdmi_out0_fifo_pix_y_2_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_3 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_3_BRB2 hdmi_out0_fifo_pix_y_3_BRB3 hdmi_out0_fifo_pix_y_3_BRB4 hdmi_out0_fifo_pix_y_3_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_4 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_4_BRB2 hdmi_out0_fifo_pix_y_4_BRB3 hdmi_out0_fifo_pix_y_4_BRB4 hdmi_out0_fifo_pix_y_4_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_5 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_5_BRB2 hdmi_out0_fifo_pix_y_5_BRB3 hdmi_out0_fifo_pix_y_5_BRB4 hdmi_out0_fifo_pix_y_5_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_6 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_6_BRB2 hdmi_out0_fifo_pix_y_6_BRB3 hdmi_out0_fifo_pix_y_6_BRB4 hdmi_out0_fifo_pix_y_6_BRB5.
	Register(s) hdmi_out0_fifo_pix_y_7 has(ve) been backward balanced into : hdmi_out0_fifo_pix_y_7_BRB2 hdmi_out0_fifo_pix_y_7_BRB3 hdmi_out0_fifo_pix_y_7_BRB4 hdmi_out0_fifo_pix_y_7_BRB5.
	Register(s) hdmi_out0_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es0_q_m_8_BRB0 hdmi_out0_hdmi_phy_es0_q_m_8_BRB2 hdmi_out0_hdmi_phy_es0_q_m_8_BRB3 hdmi_out0_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out0_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es1_q_m_8_BRB0 hdmi_out0_hdmi_phy_es1_q_m_8_BRB2 hdmi_out0_hdmi_phy_es1_q_m_8_BRB3 hdmi_out0_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out0_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es2_q_m_8_BRB0 hdmi_out0_hdmi_phy_es2_q_m_8_BRB2 hdmi_out0_hdmi_phy_es2_q_m_8_BRB3 hdmi_out0_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB0 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB1 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB2 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB3 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB4 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB2 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB3 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB4 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB2 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB3 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB4 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB2 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB3 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB4 hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB0 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB1 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB2 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB3 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB4 hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_0 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_0_BRB0 hdmi_out1_chroma_upsampler_source_y_0_BRB1 hdmi_out1_chroma_upsampler_source_y_0_BRB2 hdmi_out1_chroma_upsampler_source_y_0_BRB3 hdmi_out1_chroma_upsampler_source_y_0_BRB4 hdmi_out1_chroma_upsampler_source_y_0_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_1 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_1_BRB2 hdmi_out1_chroma_upsampler_source_y_1_BRB3 hdmi_out1_chroma_upsampler_source_y_1_BRB4 hdmi_out1_chroma_upsampler_source_y_1_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_2 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_2_BRB2 hdmi_out1_chroma_upsampler_source_y_2_BRB3 hdmi_out1_chroma_upsampler_source_y_2_BRB4 hdmi_out1_chroma_upsampler_source_y_2_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_3 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_3_BRB2 hdmi_out1_chroma_upsampler_source_y_3_BRB3 hdmi_out1_chroma_upsampler_source_y_3_BRB4 hdmi_out1_chroma_upsampler_source_y_3_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_4 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_4_BRB2 hdmi_out1_chroma_upsampler_source_y_4_BRB3 hdmi_out1_chroma_upsampler_source_y_4_BRB4 hdmi_out1_chroma_upsampler_source_y_4_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_5 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_5_BRB2 hdmi_out1_chroma_upsampler_source_y_5_BRB3 hdmi_out1_chroma_upsampler_source_y_5_BRB4 hdmi_out1_chroma_upsampler_source_y_5_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_6 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_6_BRB2 hdmi_out1_chroma_upsampler_source_y_6_BRB3 hdmi_out1_chroma_upsampler_source_y_6_BRB4 hdmi_out1_chroma_upsampler_source_y_6_BRB5.
	Register(s) hdmi_out1_chroma_upsampler_source_y_7 has(ve) been backward balanced into : hdmi_out1_chroma_upsampler_source_y_7_BRB2 hdmi_out1_chroma_upsampler_source_y_7_BRB3 hdmi_out1_chroma_upsampler_source_y_7_BRB4 hdmi_out1_chroma_upsampler_source_y_7_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_0 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_0_BRB0 hdmi_out1_fifo_pix_y_0_BRB1 hdmi_out1_fifo_pix_y_0_BRB2 hdmi_out1_fifo_pix_y_0_BRB3 hdmi_out1_fifo_pix_y_0_BRB4 hdmi_out1_fifo_pix_y_0_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_1 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_1_BRB2 hdmi_out1_fifo_pix_y_1_BRB3 hdmi_out1_fifo_pix_y_1_BRB4 hdmi_out1_fifo_pix_y_1_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_2 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_2_BRB2 hdmi_out1_fifo_pix_y_2_BRB3 hdmi_out1_fifo_pix_y_2_BRB4 hdmi_out1_fifo_pix_y_2_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_3 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_3_BRB2 hdmi_out1_fifo_pix_y_3_BRB3 hdmi_out1_fifo_pix_y_3_BRB4 hdmi_out1_fifo_pix_y_3_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_4 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_4_BRB2 hdmi_out1_fifo_pix_y_4_BRB3 hdmi_out1_fifo_pix_y_4_BRB4 hdmi_out1_fifo_pix_y_4_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_5 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_5_BRB2 hdmi_out1_fifo_pix_y_5_BRB3 hdmi_out1_fifo_pix_y_5_BRB4 hdmi_out1_fifo_pix_y_5_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_6 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_6_BRB2 hdmi_out1_fifo_pix_y_6_BRB3 hdmi_out1_fifo_pix_y_6_BRB4 hdmi_out1_fifo_pix_y_6_BRB5.
	Register(s) hdmi_out1_fifo_pix_y_7 has(ve) been backward balanced into : hdmi_out1_fifo_pix_y_7_BRB2 hdmi_out1_fifo_pix_y_7_BRB3 hdmi_out1_fifo_pix_y_7_BRB4 hdmi_out1_fifo_pix_y_7_BRB5.
	Register(s) hdmi_out1_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es0_q_m_8_BRB0 hdmi_out1_hdmi_phy_es0_q_m_8_BRB2 hdmi_out1_hdmi_phy_es0_q_m_8_BRB3 hdmi_out1_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es1_q_m_8_BRB0 hdmi_out1_hdmi_phy_es1_q_m_8_BRB2 hdmi_out1_hdmi_phy_es1_q_m_8_BRB3 hdmi_out1_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es2_q_m_8_BRB0 hdmi_out1_hdmi_phy_es2_q_m_8_BRB2 hdmi_out1_hdmi_phy_es2_q_m_8_BRB3 hdmi_out1_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB0 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB1 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB2 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB3 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB4 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB2 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB3 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB4 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB2 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB3 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB4 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB2 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB3 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB4 hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB5.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_dat_r_ack0 has(ve) been backward balanced into : new_master_dat_r_ack0_BRB2 new_master_dat_r_ack0_BRB3 new_master_dat_r_ack0_BRB6 new_master_dat_r_ack0_BRB10 new_master_dat_r_ack0_BRB11 new_master_dat_r_ack0_BRB13 new_master_dat_r_ack0_BRB15 new_master_dat_r_ack0_BRB16 new_master_dat_r_ack0_BRB20.
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB2 new_master_dat_r_ack1_BRB3 new_master_dat_r_ack1_BRB6 new_master_dat_r_ack1_BRB10 new_master_dat_r_ack1_BRB11 new_master_dat_r_ack1_BRB13 new_master_dat_r_ack1_BRB15 new_master_dat_r_ack1_BRB16 new_master_dat_r_ack1_BRB20.
	Register(s) new_master_dat_r_ack18 has(ve) been backward balanced into : new_master_dat_r_ack18_BRB0 new_master_dat_r_ack18_BRB1 new_master_dat_r_ack18_BRB2 new_master_dat_r_ack18_BRB4 new_master_dat_r_ack18_BRB5 new_master_dat_r_ack18_BRB6 new_master_dat_r_ack18_BRB7 new_master_dat_r_ack18_BRB8 new_master_dat_r_ack18_BRB9 new_master_dat_r_ack18_BRB10 new_master_dat_r_ack18_BRB11 new_master_dat_r_ack18_BRB12 new_master_dat_r_ack18_BRB13 new_master_dat_r_ack18_BRB14 new_master_dat_r_ack18_BRB15 new_master_dat_r_ack18_BRB16 new_master_dat_r_ack18_BRB18 new_master_dat_r_ack18_BRB19 new_master_dat_r_ack18_BRB20 new_master_dat_r_ack18_BRB21 new_master_dat_r_ack18_BRB22 new_master_dat_r_ack18_BRB23 new_master_dat_r_ack18_BRB24.
	Register(s) new_master_dat_r_ack19 has(ve) been backward balanced into : new_master_dat_r_ack19_BRB0 new_master_dat_r_ack19_BRB1 new_master_dat_r_ack19_BRB2 new_master_dat_r_ack19_BRB4 new_master_dat_r_ack19_BRB5 new_master_dat_r_ack19_BRB6 new_master_dat_r_ack19_BRB7 new_master_dat_r_ack19_BRB8 new_master_dat_r_ack19_BRB9 new_master_dat_r_ack19_BRB10 new_master_dat_r_ack19_BRB11 new_master_dat_r_ack19_BRB12 new_master_dat_r_ack19_BRB13 new_master_dat_r_ack19_BRB14 new_master_dat_r_ack19_BRB15 new_master_dat_r_ack19_BRB16 new_master_dat_r_ack19_BRB18 new_master_dat_r_ack19_BRB19 new_master_dat_r_ack19_BRB20 new_master_dat_r_ack19_BRB21 new_master_dat_r_ack19_BRB22 new_master_dat_r_ack19_BRB23 new_master_dat_r_ack19_BRB24.
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB2 new_master_dat_r_ack2_BRB3 new_master_dat_r_ack2_BRB6 new_master_dat_r_ack2_BRB10 new_master_dat_r_ack2_BRB11 new_master_dat_r_ack2_BRB13 new_master_dat_r_ack2_BRB15 new_master_dat_r_ack2_BRB16 new_master_dat_r_ack2_BRB20.
	Register(s) new_master_dat_r_ack20 has(ve) been backward balanced into : new_master_dat_r_ack20_BRB0 new_master_dat_r_ack20_BRB1 new_master_dat_r_ack20_BRB2 new_master_dat_r_ack20_BRB4 new_master_dat_r_ack20_BRB5 new_master_dat_r_ack20_BRB6 new_master_dat_r_ack20_BRB7 new_master_dat_r_ack20_BRB8 new_master_dat_r_ack20_BRB9 new_master_dat_r_ack20_BRB10 new_master_dat_r_ack20_BRB11 new_master_dat_r_ack20_BRB12 new_master_dat_r_ack20_BRB13 new_master_dat_r_ack20_BRB14 new_master_dat_r_ack20_BRB15 new_master_dat_r_ack20_BRB16 new_master_dat_r_ack20_BRB18 new_master_dat_r_ack20_BRB19 new_master_dat_r_ack20_BRB20 new_master_dat_r_ack20_BRB21 new_master_dat_r_ack20_BRB22 new_master_dat_r_ack20_BRB23 new_master_dat_r_ack20_BRB24.
	Register(s) new_master_dat_r_ack21 has(ve) been backward balanced into : new_master_dat_r_ack21_BRB0 new_master_dat_r_ack21_BRB1 new_master_dat_r_ack21_BRB2 new_master_dat_r_ack21_BRB4 new_master_dat_r_ack21_BRB5 new_master_dat_r_ack21_BRB6 new_master_dat_r_ack21_BRB7 new_master_dat_r_ack21_BRB8 new_master_dat_r_ack21_BRB9 new_master_dat_r_ack21_BRB10 new_master_dat_r_ack21_BRB11 new_master_dat_r_ack21_BRB12 new_master_dat_r_ack21_BRB13 new_master_dat_r_ack21_BRB14 new_master_dat_r_ack21_BRB15 new_master_dat_r_ack21_BRB16 new_master_dat_r_ack21_BRB18 new_master_dat_r_ack21_BRB19 new_master_dat_r_ack21_BRB20 new_master_dat_r_ack21_BRB21 new_master_dat_r_ack21_BRB22 new_master_dat_r_ack21_BRB23 new_master_dat_r_ack21_BRB24.
	Register(s) new_master_dat_r_ack22 has(ve) been backward balanced into : new_master_dat_r_ack22_BRB0 new_master_dat_r_ack22_BRB1 new_master_dat_r_ack22_BRB2 new_master_dat_r_ack22_BRB3.
	Register(s) new_master_dat_r_ack24 has(ve) been backward balanced into : new_master_dat_r_ack24_BRB0 new_master_dat_r_ack24_BRB1 new_master_dat_r_ack24_BRB2 new_master_dat_r_ack24_BRB4 new_master_dat_r_ack24_BRB5 new_master_dat_r_ack24_BRB6 new_master_dat_r_ack24_BRB7 new_master_dat_r_ack24_BRB8 new_master_dat_r_ack24_BRB9 new_master_dat_r_ack24_BRB10 new_master_dat_r_ack24_BRB11 new_master_dat_r_ack24_BRB12 new_master_dat_r_ack24_BRB13 new_master_dat_r_ack24_BRB14 new_master_dat_r_ack24_BRB15 new_master_dat_r_ack24_BRB16.
	Register(s) new_master_dat_r_ack25 has(ve) been backward balanced into : new_master_dat_r_ack25_BRB0 new_master_dat_r_ack25_BRB1 new_master_dat_r_ack25_BRB2 new_master_dat_r_ack25_BRB4 new_master_dat_r_ack25_BRB5 new_master_dat_r_ack25_BRB6 new_master_dat_r_ack25_BRB7 new_master_dat_r_ack25_BRB8 new_master_dat_r_ack25_BRB9 new_master_dat_r_ack25_BRB10 new_master_dat_r_ack25_BRB11 new_master_dat_r_ack25_BRB12 new_master_dat_r_ack25_BRB13 new_master_dat_r_ack25_BRB14 new_master_dat_r_ack25_BRB15 new_master_dat_r_ack25_BRB16.
	Register(s) new_master_dat_r_ack26 has(ve) been backward balanced into : new_master_dat_r_ack26_BRB0 new_master_dat_r_ack26_BRB1 new_master_dat_r_ack26_BRB2 new_master_dat_r_ack26_BRB4 new_master_dat_r_ack26_BRB5 new_master_dat_r_ack26_BRB6 new_master_dat_r_ack26_BRB7 new_master_dat_r_ack26_BRB8 new_master_dat_r_ack26_BRB9 new_master_dat_r_ack26_BRB10 new_master_dat_r_ack26_BRB11 new_master_dat_r_ack26_BRB12 new_master_dat_r_ack26_BRB13 new_master_dat_r_ack26_BRB14 new_master_dat_r_ack26_BRB15 new_master_dat_r_ack26_BRB16.
	Register(s) new_master_dat_r_ack27 has(ve) been backward balanced into : new_master_dat_r_ack27_BRB0 new_master_dat_r_ack27_BRB1 new_master_dat_r_ack27_BRB2 new_master_dat_r_ack27_BRB4 new_master_dat_r_ack27_BRB5 new_master_dat_r_ack27_BRB6 new_master_dat_r_ack27_BRB7 new_master_dat_r_ack27_BRB8 new_master_dat_r_ack27_BRB9 new_master_dat_r_ack27_BRB10 new_master_dat_r_ack27_BRB11 new_master_dat_r_ack27_BRB12 new_master_dat_r_ack27_BRB13 new_master_dat_r_ack27_BRB14 new_master_dat_r_ack27_BRB15 new_master_dat_r_ack27_BRB16.
	Register(s) new_master_dat_r_ack28 has(ve) been backward balanced into : new_master_dat_r_ack28_BRB0 new_master_dat_r_ack28_BRB1 new_master_dat_r_ack28_BRB2 new_master_dat_r_ack28_BRB3 new_master_dat_r_ack28_BRB4 new_master_dat_r_ack28_BRB5.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB2 new_master_dat_r_ack3_BRB3 new_master_dat_r_ack3_BRB6 new_master_dat_r_ack3_BRB10 new_master_dat_r_ack3_BRB11 new_master_dat_r_ack3_BRB13 new_master_dat_r_ack3_BRB15 new_master_dat_r_ack3_BRB16 new_master_dat_r_ack3_BRB20.
	Register(s) new_master_dat_r_ack4 has(ve) been backward balanced into : new_master_dat_r_ack4_BRB0 new_master_dat_r_ack4_BRB1 new_master_dat_r_ack4_BRB2 new_master_dat_r_ack4_BRB3 new_master_dat_r_ack4_BRB4.
Unit <top> processed.
FlipFlop Mmux_GND_1_o_customvideomixersoc_interface11_adr[3]_mux_6766_OUT4111_FRB has been replicated 1 time(s)
FlipFlop Mmux_GND_1_o_customvideomixersoc_interface5_adr[6]_mux_6702_OUT6021211_FRB has been replicated 1 time(s)
FlipFlop Mmux_customvideomixersoc_interface14_adr[4]_GND_1_o_wide_mux_6777_OUT1101_FRB has been replicated 1 time(s)
FlipFlop Mmux_customvideomixersoc_interface9_adr[4]_GND_1_o_wide_mux_6743_OUT1011_FRB has been replicated 2 time(s)
FlipFlop _n259641_FRB has been replicated 1 time(s)
FlipFlop _n259701_FRB has been replicated 1 time(s)
FlipFlop _n25976<6>1_FRB has been replicated 1 time(s)
FlipFlop _n25983<6>1_FRB has been replicated 2 time(s)
FlipFlop _n25993<6>1_FRB has been replicated 2 time(s)
FlipFlop _n26016<6>11_FRB has been replicated 1 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_0 has been replicated 3 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_1 has been replicated 2 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_3 has been replicated 1 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_4 has been replicated 3 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_5 has been replicated 4 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_adr_6 has been replicated 3 time(s)
FlipFlop customvideomixersoc_customvideomixersoc_interface_we has been replicated 1 time(s)
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <customvideomixersoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 8-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
	Found 8-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
	Found 10-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_vsync10>.
	Found 4-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2>.
	Found 4-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1>.
	Found 4-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1>.
	Found 4-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1>.
	Found 4-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2>.
	Found 4-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1>.
	Found 4-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1>.
	Found 4-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB0>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB1>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6_BRB5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7_BRB2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7_BRB3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB0>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB1>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6_BRB5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7_BRB2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7_BRB3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB2>.
	Found 4-bit shift register for signal <customvideomixersoc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <customvideomixersoc_ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <customvideomixersoc_ddrphy_rddata_sr_1_BRB4>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 3-bit shift register for signal <customvideomixersoc_ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <customvideomixersoc_ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <customvideomixersoc_ddrphy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <customvideomixersoc_ddrphy_rddata_sr_2_BRB3>.
	Found 4-bit shift register for signal <customvideomixersoc_ddrphy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <customvideomixersoc_ddrphy_rddata_sr_2_BRB10>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 5-bit shift register for signal <new_master_dat_r_ack4_BRB3>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 5-bit shift register for signal <new_master_dat_r_ack28_BRB0>.
	Found 5-bit shift register for signal <new_master_dat_r_ack28_BRB1>.
	Found 5-bit shift register for signal <new_master_dat_r_ack28_BRB4>.
	Found 5-bit shift register for signal <new_master_dat_r_ack28_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB4>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB6>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB7>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB8>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB9>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB10>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB11>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB12>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB13>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB14>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB1>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB15>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB16>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB18>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB19>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB2>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB20>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB21>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB22>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB23>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB24>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB6>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB10>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB11>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB13>.
	Found 3-bit shift register for signal <new_master_dat_r_ack3_BRB15>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB16>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB20>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB6>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB7>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB8>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB9>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB10>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB11>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB2>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB12>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB13>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB14>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB15>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB16>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <customvideomixersoc_ddrphy_rddata_sr_1_BRB0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8172
 Flip-Flops                                            : 8172
# Shift Registers                                      : 158
 10-bit shift register                                 : 8
 2-bit shift register                                  : 75
 3-bit shift register                                  : 4
 4-bit shift register                                  : 56
 5-bit shift register                                  : 5
 7-bit shift register                                  : 6
 8-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : atlys_video-customvideomixersoc-atlys.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12360
#      GND                         : 1
#      INV                         : 185
#      LUT1                        : 457
#      LUT2                        : 1161
#      LUT3                        : 1638
#      LUT4                        : 1111
#      LUT5                        : 1414
#      LUT6                        : 3779
#      MULT_AND                    : 42
#      MUXCY                       : 1244
#      MUXF7                       : 144
#      VCC                         : 1
#      XORCY                       : 1183
# FlipFlops/Latches                : 8364
#      FD                          : 1336
#      FDC                         : 4
#      FDE                         : 275
#      FDP                         : 10
#      FDPE                        : 2
#      FDR                         : 2297
#      FDRE                        : 4198
#      FDS                         : 30
#      FDSE                        : 205
#      ODDR2                       : 7
# RAMS                             : 737
#      RAM16X1D                    : 579
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 68
#      RAMB8BWER                   : 26
# Shift Registers                  : 158
#      SRLC16E                     : 158
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 93
#      BUFIO2                      : 1
#      IBUF                        : 11
#      IBUFDS                      : 8
#      IBUFG                       : 1
#      IOBUF                       : 23
#      OBUF                        : 38
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 17
#      DSP48A1                     : 17
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            8364  out of  54576    15%  
 Number of Slice LUTs:                11189  out of  27288    41%  
    Number used as Logic:              9745  out of  27288    35%  
    Number used as Memory:             1444  out of   6408    22%  
       Number used as RAM:             1286
       Number used as SRL:              158

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  15026
   Number with an unused Flip Flop:    6662  out of  15026    44%  
   Number with an unused LUT:          3837  out of  15026    25%  
   Number of fully used LUT-FF pairs:  4527  out of  15026    30%  
   Number of unique control sets:       369

IO Utilization: 
 Number of IOs:                         122
 Number of bonded IOBs:                 111  out of    218    50%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               81  out of    116    69%  
    Number using Block RAM only:         81
 Number of BUFG/BUFGCTRLs:               12  out of     16    75%  
 Number of DSP48A1s:                     17  out of     58    29%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
eth_clocks_rx                        | IBUF                   | 149   |
clk100                               | PLL_ADV:CLKOUT5        | 5897  |
eth_clocks_tx                        | IBUF                   | 126   |
clk100                               | PLL_ADV:CLKOUT2        | 75    |
record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 920   |
record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 920   |
hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 904   |
hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                           | BUFG                   | 2     |
clk100                               | PLL_ADV:CLKOUT3        | 2     |
-------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.449ns (Maximum Frequency: 95.704MHz)
   Minimum input arrival time before clock: 4.242ns
   Maximum output required time after clock: 5.617ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.203ns (frequency: 138.826MHz)
  Total number of paths / destination ports: 2645 / 511
-------------------------------------------------------------------------
Delay:               7.203ns (Levels of Logic = 5)
  Source:            ethmac_rx_cdc_graycounter0_q_1 (FF)
  Destination:       liteethphymiirx_pack_source_payload_chunk0_data_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: ethmac_rx_cdc_graycounter0_q_1 to liteethphymiirx_pack_source_payload_chunk0_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.845  ethmac_rx_cdc_graycounter0_q_1 (ethmac_rx_cdc_graycounter0_q_1)
     LUT4:I1->O            2   0.205   0.845  ethmac_rx_cdc_asyncfifo_writable_SW0 (N2522)
     LUT5:I2->O           14   0.205   1.205  ethmac_rx_cdc_asyncfifo_writable (ethmac_rx_cdc_asyncfifo_writable)
     LUT6:I2->O            8   0.203   1.050  ethmac_crc32_checker_fifo_full_ethmac_crc32_checker_fifo_out_OR_813_o1 (ethmac_crc32_checker_fifo_full_ethmac_crc32_checker_fifo_out_OR_813_o)
     LUT5:I1->O            4   0.203   0.788  liteethphymiirx_pack_load_part1 (liteethphymiirx_pack_load_part)
     LUT3:I1->O            4   0.203   0.683  _n25745_inv11 (_n25745_inv1)
     FDRE:CE                   0.322          liteethphymiirx_pack_source_payload_chunk0_data_0
    ----------------------------------------
    Total                      7.203ns (1.788ns logic, 5.415ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_tx'
  Clock period: 8.721ns (frequency: 114.667MHz)
  Total number of paths / destination ports: 14251 / 258
-------------------------------------------------------------------------
Delay:               8.721ns (Levels of Logic = 7)
  Source:            ethmac_tx_converter_unpack_mux_0 (FF)
  Destination:       memdat_1_0 (FF)
  Source Clock:      eth_clocks_tx rising
  Destination Clock: eth_clocks_tx rising

  Data Path: ethmac_tx_converter_unpack_mux_0 to memdat_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            26   0.447   1.207  ethmac_tx_converter_unpack_mux_0 (ethmac_tx_converter_unpack_mux_0)
     LUT3:I2->O           24   0.205   1.173  ethmac_tx_converter_unpack_source_sop1 (ethmac_tx_converter_unpack_source_sop)
     LUT5:I4->O            2   0.205   0.617  ethmac_preamble_inserter_sink_ack1 (ethmac_preamble_inserter_sink_ack1)
     LUT5:I4->O            1   0.205   0.580  ethmac_preamble_inserter_sink_ack2_1 (ethmac_preamble_inserter_sink_ack2)
     LUT6:I5->O            7   0.205   0.774  Mmux_ethmac_padding_inserter_sink_ack11 (ethmac_padding_inserter_sink_ack)
     LUT4:I3->O            5   0.205   0.715  _n244071 (_n24407)
     LUT4:I3->O           20   0.205   1.092  Mcount_ethmac_tx_cdc_graycounter1_q_binary_xor<2>11 (Mcount_ethmac_tx_cdc_graycounter1_q_binary2)
     RAM16X1D:DPRA2->DPO    1   0.205   0.579  Mram_storage_1140 (_n18771<32>)
     FD:D                      0.102          memdat_1_32
    ----------------------------------------
    Total                      8.721ns (1.984ns logic, 6.737ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 10.449ns (frequency: 95.704MHz)
  Total number of paths / destination ports: 1357190 / 20766
-------------------------------------------------------------------------
Delay:               13.932ns (Levels of Logic = 16)
  Source:            customvideomixersoc_customvideomixersoc_interface_adr_4_1 (FF)
  Destination:       customvideomixersoc_interface7_dat_r_0 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.8X

  Data Path: customvideomixersoc_customvideomixersoc_interface_adr_4_1 to customvideomixersoc_interface7_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.961  customvideomixersoc_customvideomixersoc_interface_adr_4_1 (customvideomixersoc_customvideomixersoc_interface_adr_4_1)
     LUT5:I0->O           21   0.203   1.114  _n260321 (_n26032)
     LUT6:I5->O           12   0.205   0.909  Mmux_GND_1_o_customvideomixersoc_interface5_adr[6]_mux_6702_OUT5101 (Mmux_GND_1_o_customvideomixersoc_interface5_adr[6]_mux_6702_OUT510)
     LUT6:I5->O            1   0.205   0.808  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1714_SW1_F (N4373)
     LUT6:I3->O            1   0.205   0.000  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1715_G (N4766)
     MUXF7:I1->O           1   0.140   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1715 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1714)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1717 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1716)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1718 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1717)
     LUT5:I4->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1720_SW0 (N4457)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1720 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1719)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1722 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1721)
     LUT4:I3->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1724_SW0_SW0 (N4635)
     LUT5:I4->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1724_SW0 (N4579)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1724 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1723)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1726_SW0 (N4453)
     LUT5:I4->O            1   0.205   0.580  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1726 (Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1725)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT1728 (GND_1_o_customvideomixersoc_interface7_adr[6]_mux_6712_OUT<0>)
     FDR:D                     0.102          customvideomixersoc_interface7_dat_r_0
    ----------------------------------------
    Total                     13.932ns (3.762ns logic, 10.170ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out0_clocking_clk_pix_unbuffered'
  Clock period: 8.109ns (frequency: 123.324MHz)
  Total number of paths / destination ports: 21647 / 1312
-------------------------------------------------------------------------
Delay:               8.109ns (Levels of Logic = 8)
  Source:            hdmi_out1_hdmi_phy_es0_n0q_m_1 (FF)
  Destination:       hdmi_out1_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi_out0_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi_out0_clocking_clk_pix_unbuffered rising

  Data Path: hdmi_out1_hdmi_phy_es0_n0q_m_1 to hdmi_out1_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  hdmi_out1_hdmi_phy_es0_n0q_m_1 (hdmi_out1_hdmi_phy_es0_n0q_m_1)
     LUT4:I1->O            2   0.205   0.721  hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_5631_o1 (hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_5631_o1)
     LUT5:I3->O           20   0.203   1.093  GND_1_o_GND_1_o_or_5632_OUT<0>1 (GND_1_o_GND_1_o_or_5632_OUT<0>)
     LUT4:I3->O            2   0.205   0.721  Mmux_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5642_OUT_B_A3_SW1 (N4585)
     LUT5:I3->O            2   0.203   0.981  Mmux_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5642_OUT_B_rs_lut<2> (Mmux_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5642_OUT_B_rs_lut<2>)
     LUT6:I0->O            3   0.203   0.898  Mmux_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5642_OUT_B_rs_cy<2>12 (Mmux_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5642_OUT_B_rs_cy<2>)
     LUT6:I2->O            1   0.203   0.580  Mmux_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5642_OUT_B_rs_xor<5>11 (Mmux_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5642_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_hdmi_out1_hdmi_phy_es0_cnt_lut<5> (Maccum_hdmi_out1_hdmi_phy_es0_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi_out1_hdmi_phy_es0_cnt_xor<5> (Result<5>20)
     FDR:D                     0.102          hdmi_out1_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.109ns (2.112ns logic, 5.997ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'record0_hdmi_in_clk_p'
  Clock period: 8.915ns (frequency: 112.170MHz)
  Total number of paths / destination ports: 12964 / 2706
-------------------------------------------------------------------------
Delay:               4.458ns (Levels of Logic = 1)
  Source:            FDCE_1 (FF)
  Destination:       hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r (FF)
  Source Clock:      record0_hdmi_in_clk_p rising
  Destination Clock: record0_hdmi_in_clk_p rising 2.0X

  Data Path: FDCE_1 to hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.447   1.220  FDCE_1 (hdmi_in0_new_pix_rst_n1)
     INV:I->O            782   0.206   2.154  hdmi_in0_new_pix_rst_n1_inv2141_INV_0 (hdmi_in0_new_pix_rst_n1_inv)
     FDR:R                     0.430          hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r
    ----------------------------------------
    Total                      4.458ns (1.083ns logic, 3.375ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'record1_hdmi_in_clk_p'
  Clock period: 8.915ns (frequency: 112.170MHz)
  Total number of paths / destination ports: 12818 / 2706
-------------------------------------------------------------------------
Delay:               4.458ns (Levels of Logic = 1)
  Source:            FDCE_3 (FF)
  Destination:       hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r (FF)
  Source Clock:      record1_hdmi_in_clk_p rising
  Destination Clock: record1_hdmi_in_clk_p rising 2.0X

  Data Path: FDCE_3 to hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.447   1.220  FDCE_3 (hdmi_in1_new_pix_rst_n1)
     INV:I->O            782   0.206   2.154  hdmi_in1_new_pix_rst_n1_inv2141_INV_0 (hdmi_in1_new_pix_rst_n1_inv)
     FDR:R                     0.430          hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r
    ----------------------------------------
    Total                      4.458ns (1.083ns logic, 3.375ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (rst12)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 2)
  Source:            eth_dv (PAD)
  Destination:       liteethphymiirx_sop_set (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: eth_dv to liteethphymiirx_sop_set
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  eth_dv_IBUF (eth_dv_IBUF)
     INV:I->O              1   0.206   0.579  liteethphymiirx_sink_sink_eop1_INV_0 (liteethphymiirx_sink_sink_eop)
     FDR:D                     0.102          liteethphymiirx_sop_set
    ----------------------------------------
    Total                      2.823ns (1.530ns logic, 1.293ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 275 / 275
-------------------------------------------------------------------------
Offset:              4.242ns (Levels of Logic = 5)
  Source:            record2_hdmi_out_sda (PAD)
  Destination:       customvideomixersoc_interface8_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: record2_hdmi_out_sda to customvideomixersoc_interface8_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.684  record2_hdmi_out_sda_IOBUF (N3204)
     LUT6:I4->O            1   0.203   0.000  Mmux_GND_1_o_customvideomixersoc_interface8_adr[5]_mux_6722_OUT110_F (N4715)
     MUXF7:I0->O           1   0.131   0.808  Mmux_GND_1_o_customvideomixersoc_interface8_adr[5]_mux_6722_OUT110 (Mmux_GND_1_o_customvideomixersoc_interface8_adr[5]_mux_6722_OUT19)
     LUT6:I3->O            1   0.205   0.684  Mmux_GND_1_o_customvideomixersoc_interface8_adr[5]_mux_6722_OUT114 (Mmux_GND_1_o_customvideomixersoc_interface8_adr[5]_mux_6722_OUT113)
     LUT3:I1->O            1   0.203   0.000  Mmux_GND_1_o_customvideomixersoc_interface8_adr[5]_mux_6722_OUT120 (GND_1_o_customvideomixersoc_interface8_adr[5]_mux_6722_OUT<0>)
     FDR:D                     0.102          customvideomixersoc_interface8_dat_r_0
    ----------------------------------------
    Total                      4.242ns (2.066ns logic, 2.176ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 77
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_16:VALID (PAD)
  Destination:       hdmi_in0_datacapture0_lateness_2 (FF)
  Destination Clock: record0_hdmi_in_clk_p rising 2.0X

  Data Path: ISERDES2_16:VALID to hdmi_in0_datacapture0_lateness_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_16 (hdmi_in0_datacapture0_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n25682_inv (_n25682_inv)
     FDRE:CE                   0.322          hdmi_in0_datacapture0_lateness_2
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 77
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_22:VALID (PAD)
  Destination:       hdmi_in1_datacapture0_lateness_0 (FF)
  Destination Clock: record1_hdmi_in_clk_p rising 2.0X

  Data Path: ISERDES2_22:VALID to hdmi_in1_datacapture0_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_22 (hdmi_in1_datacapture0_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n25706_inv (_n25706_inv)
     FDRE:CE                   0.322          hdmi_in1_datacapture0_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            DCM_CLKGEN:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: DCM_CLKGEN:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  DCM_CLKGEN (customvideomixersoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_customvideomixersoc_crg_dcm_base50_locked_OR_1853_o1 (sys_rst_customvideomixersoc_crg_dcm_base50_locked_OR_1853_o)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 247 / 192
-------------------------------------------------------------------------
Offset:              5.617ns (Levels of Logic = 3)
  Source:            crg_counter_2 (FF)
  Destination:       eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: crg_counter_2 to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  crg_counter_2 (crg_counter_2)
     LUT5:I0->O            2   0.203   0.617  crg_reset0_SW0 (N3088)
     LUT6:I5->O            1   0.205   0.579  eth_rst_n1 (eth_rst_n_OBUF)
     OBUF:I->O                 2.571          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      5.617ns (3.426ns logic, 2.191ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clocks_tx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            eth_tx_data_3 (FF)
  Destination:       eth_tx_data<3> (PAD)
  Source Clock:      eth_clocks_tx rising

  Data Path: eth_tx_data_3 to eth_tx_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  eth_tx_data_3 (eth_tx_data_3)
     OBUF:I->O                 2.571          eth_tx_data_3_OBUF (eth_tx_data<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl14_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      record0_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl14_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl14_regs1 (xilinxmultiregimpl14_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in0_datacapture0_delay_ce1 (hdmi_in0_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl64_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      record1_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl64_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl64_regs1 (xilinxmultiregimpl64_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in1_datacapture0_delay_ce1 (hdmi_in1_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out0_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_out0_hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi_out0_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_out0_hdmi_phy_es0_ed_2x_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_out0_hdmi_phy_es0_ed_2x_4 (hdmi_out0_hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       customvideomixersoc_ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to customvideomixersoc_ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (customvideomixersoc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (customvideomixersoc_ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.787|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk100                               |   13.932|         |    1.919|         |
eth_clocks_rx                        |    1.671|         |         |         |
eth_clocks_tx                        |    7.835|         |         |         |
hdmi_out0_clocking_clk_pix_unbuffered|    1.263|         |         |         |
record0_hdmi_in_clk_p                |    2.489|         |         |         |
record1_hdmi_in_clk_p                |    2.489|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    5.408|         |         |         |
eth_clocks_rx  |    7.203|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_tx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    3.580|         |         |         |
eth_clocks_tx  |    8.721|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out0_clocking_clk_pix_unbuffered
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk100                               |    1.232|         |         |         |
hdmi_out0_clocking_clk_pix_unbuffered|    8.109|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock record0_hdmi_in_clk_p
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk100               |    1.232|         |         |         |
record0_hdmi_in_clk_p|    6.360|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock record1_hdmi_in_clk_p
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk100               |    1.232|         |         |         |
record1_hdmi_in_clk_p|    6.360|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 132.00 secs
Total CPU time to Xst completion: 131.54 secs
 
--> 


Total memory usage is 626104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1023 (   0 filtered)
Number of infos    :  260 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc
atlys_video-customvideomixersoc-atlys.ucf
atlys_video-customvideomixersoc-atlys.ngc
atlys_video-customvideomixersoc-atlys.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/at
lys_video-customvideomixersoc-atlys.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"atlys_video-customvideomixersoc-atlys.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_1' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_2' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_3' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : GRPsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSise_sucks1" = FROM "GRPeth_tx_clk" TO "GRPsys_clk" TIG;>
   [atlys_video-customvideomixersoc-atlys.ucf(137)]
   <TIMESPEC "TSise_sucks2" = FROM "GRPsys_clk" TO "GRPeth_tx_clk" TIG;>
   [atlys_video-customvideomixersoc-atlys.ucf(138)]
   <TIMESPEC "TSise_sucks3" = FROM "GRPeth_rx_clk" TO "GRPsys_clk" TIG;>
   [atlys_video-customvideomixersoc-atlys.ucf(139)]
   <TIMESPEC "TSise_sucks4" = FROM "GRPsys_clk" TO "GRPeth_rx_clk" TIG;>
   [atlys_video-customvideomixersoc-atlys.ucf(140)]
   <TIMESPEC "TSise_sucks7" = FROM "GRPpix0_clk" TO "GRPsys_clk" TIG;>
   [atlys_video-customvideomixersoc-atlys.ucf(152)]
   <TIMESPEC "TSise_sucks8" = FROM "GRPsys_clk" TO "GRPpix0_clk" TIG;>
   [atlys_video-customvideomixersoc-atlys.ucf(153)]
   <TIMESPEC "TSise_sucks9" = FROM "GRPpix1_clk" TO "GRPsys_clk" TIG;>
   [atlys_video-customvideomixersoc-atlys.ucf(154)]
   <TIMESPEC "TSise_sucks10" = FROM "GRPsys_clk" TO "GRPpix1_clk" TIG;>
   [atlys_video-customvideomixersoc-atlys.ucf(155)]

INFO:ConstraintSystem:178 - TNM 'GRPbase50_clk', used in period specification
   'TSbase50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_customvideomixersoc_crg_clk100b = PERIOD
   "customvideomixersoc_crg_clk100b" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in0_pll_clk1 = PERIOD "hdmi_in0_pll_clk1"
   TSrecord0_hdmi_in_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in0_pll_clk0 = PERIOD "hdmi_in0_pll_clk0"
   TSrecord0_hdmi_in_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in0_pll_clk2 = PERIOD "hdmi_in0_pll_clk2"
   TSrecord0_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in1_pll_clk1 = PERIOD "hdmi_in1_pll_clk1"
   TSrecord1_hdmi_in_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in1_pll_clk0 = PERIOD "hdmi_in1_pll_clk0"
   TSrecord1_hdmi_in_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in1_pll_clk2 = PERIOD "hdmi_in1_pll_clk2"
   TSrecord1_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_clocking_pll_clk1 = PERIOD
   "hdmi_out0_clocking_pll_clk1" TS_hdmi_out0_clocking_clk_pix_unbuffered / 2
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_clocking_pll_clk0 = PERIOD
   "hdmi_out0_clocking_pll_clk0" TS_hdmi_out0_clocking_clk_pix_unbuffered / 10
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_clocking_pll_clk2 = PERIOD
   "hdmi_out0_clocking_pll_clk2" TS_hdmi_out0_clocking_clk_pix_unbuffered HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'customvideomixersoc_crg_clk100b', used in
   period specification 'TS_customvideomixersoc_crg_clk100b', was traced into
   PLL_ADV instance PLL_ADV. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_customvideomixersoc_crg_pll_3_ = PERIOD
   "customvideomixersoc_crg_pll_3_" TS_customvideomixersoc_crg_clk100b / 1.5
   PHASE 4.62962963 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'customvideomixersoc_crg_clk100b', used in
   period specification 'TS_customvideomixersoc_crg_clk100b', was traced into
   PLL_ADV instance PLL_ADV. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_customvideomixersoc_crg_pll_5_ = PERIOD
   "customvideomixersoc_crg_pll_5_" TS_customvideomixersoc_crg_clk100b / 0.75
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'customvideomixersoc_crg_clk100b', used in
   period specification 'TS_customvideomixersoc_crg_clk100b', was traced into
   PLL_ADV instance PLL_ADV. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_customvideomixersoc_crg_pll_0_ = PERIOD
   "customvideomixersoc_crg_pll_0_" TS_customvideomixersoc_crg_clk100b / 3 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'customvideomixersoc_crg_clk100b', used in
   period specification 'TS_customvideomixersoc_crg_clk100b', was traced into
   PLL_ADV instance PLL_ADV. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_customvideomixersoc_crg_pll_2_ = PERIOD
   "customvideomixersoc_crg_pll_2_" TS_customvideomixersoc_crg_clk100b / 1.5
   PHASE 5 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'base50_clk', used in period specification
   'TS_base50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered_0 = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered_0" TS_base50_clk HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD
   "hdmi_out0_clocking_pll_clk1_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0 /
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD
   "hdmi_out0_clocking_pll_clk0_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0 /
   10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD
   "hdmi_out0_clocking_pll_clk2_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0
   HIGH 50%>

Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_1 to 12.000000 ns based on the period specification
   (<TIMESPEC "TSrecord0_hdmi_in_clk_p" = PERIOD "GRPrecord0_hdmi_in_clk_p" 12
   ns HIGH 50%;> [atlys_video-customvideomixersoc-atlys.ucf(162)]).
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_2 to 12.000000 ns based on the period specification
   (<TIMESPEC "TSrecord1_hdmi_in_clk_p" = PERIOD "GRPrecord1_hdmi_in_clk_p" 12
   ns HIGH 50%;> [atlys_video-customvideomixersoc-atlys.ucf(165)]).
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN_PERIOD attribute on DCM "DCM_CLKGEN_1".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_3 to 20.000000 ns based on the period specification
   (<TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>).
WARNING:NgdBuild:1440 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV_3".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'FDPE_7' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   8

Writing NGD file "atlys_video-customvideomixersoc-atlys.ngd" ...
Total REAL time to NGDBUILD completion:  14 sec
Total CPU time to NGDBUILD completion:   14 sec

Writing NGDBUILD log file "atlys_video-customvideomixersoc-atlys.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-3".
Mapping design into LUTs...
Writing file atlys_video-customvideomixersoc-atlys_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:965321ec) REAL time: 52 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <hdmi_out0_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5512_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5512_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5513_OUT
   51.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5511_OUT
   51.A4; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5511_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5511_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5513_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5513_OUT
   31.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg_1>, driving the net,
   <hdmi_out1_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5834_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5834_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5832_OUT
   51.A4; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5833_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5833_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5834_OUT
   51.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5832_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5832_OUT
   31.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg_1.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:965321ec) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a137c54c) REAL time: 54 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:79e4c348) REAL time: 1 mins 27 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:79e4c348) REAL time: 1 mins 27 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:79e4c348) REAL time: 1 mins 27 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:79e4c348) REAL time: 1 mins 27 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:79e4c348) REAL time: 1 mins 27 secs 

Phase 9.8  Global Placement
.........................
.............................
........................................
.......................................
...........
Phase 9.8  Global Placement (Checksum:e3312d32) REAL time: 4 mins 7 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e3312d32) REAL time: 4 mins 7 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:a724d58f) REAL time: 4 mins 33 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a724d58f) REAL time: 4 mins 33 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:6fc3beef) REAL time: 4 mins 34 secs 

Total REAL time to Placer completion: 4 mins 48 secs 
Total CPU  time to Placer completion: 4 mins 48 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 8,356 out of  54,576   15%
    Number used as Flip Flops:               8,353
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      9,252 out of  27,288   33%
    Number used as logic:                    8,114 out of  27,288   29%
      Number using O6 output only:           5,829
      Number using O5 output only:             427
      Number using O5 and O6:                1,858
      Number used as ROM:                        0
    Number used as Memory:                     770 out of   6,408   12%
      Number used as Dual Port RAM:            668
        Number using O6 output only:            12
        Number using O5 output only:            38
        Number using O5 and O6:                618
      Number used as Single Port RAM:            0
      Number used as Shift Register:           102
        Number using O6 output only:            46
        Number using O5 output only:             0
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:    368
      Number with same-slice register load:    339
      Number with same-slice carry load:        29
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,738 out of   6,822   54%
  Number of MUXCYs used:                     1,452 out of  13,644   10%
  Number of LUT Flip Flop pairs used:       11,544
    Number with an unused Flip Flop:         4,223 out of  11,544   36%
    Number with an unused LUT:               2,292 out of  11,544   19%
    Number of fully used LUT-FF pairs:       5,029 out of  11,544   43%
    Number of unique control sets:             381
    Number of slice register sites lost
      to control set restrictions:           1,179 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       122 out of     218   55%
    Number of LOCed IOBs:                      122 out of     122  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        68 out of     116   58%
  Number of RAMB8BWERs:                         26 out of     232   11%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      12 out of      16   75%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           17 out of      58   29%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.53

Peak Memory Usage:  1046 MB
Total REAL time to MAP completion:  4 mins 58 secs 
Total CPU time to MAP completion:   4 mins 58 secs 

Mapping completed.
See MAP report file "atlys_video-customvideomixersoc-atlys_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: atlys_video-customvideomixersoc-atlys.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 8,356 out of  54,576   15%
    Number used as Flip Flops:               8,353
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      9,252 out of  27,288   33%
    Number used as logic:                    8,114 out of  27,288   29%
      Number using O6 output only:           5,829
      Number using O5 output only:             427
      Number using O5 and O6:                1,858
      Number used as ROM:                        0
    Number used as Memory:                     770 out of   6,408   12%
      Number used as Dual Port RAM:            668
        Number using O6 output only:            12
        Number using O5 output only:            38
        Number using O5 and O6:                618
      Number used as Single Port RAM:            0
      Number used as Shift Register:           102
        Number using O6 output only:            46
        Number using O5 output only:             0
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:    368
      Number with same-slice register load:    339
      Number with same-slice carry load:        29
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,738 out of   6,822   54%
  Number of MUXCYs used:                     1,452 out of  13,644   10%
  Number of LUT Flip Flop pairs used:       11,544
    Number with an unused Flip Flop:         4,223 out of  11,544   36%
    Number with an unused LUT:               2,292 out of  11,544   19%
    Number of fully used LUT-FF pairs:       5,029 out of  11,544   43%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       122 out of     218   55%
    Number of LOCed IOBs:                      122 out of     122  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        68 out of     116   58%
  Number of RAMB8BWERs:                         26 out of     232   11%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      12 out of      16   75%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           17 out of      58   29%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 18 secs 
Finished initial Timing Analysis.  REAL time: 19 secs 

WARNING:Par:288 - The signal eth_col_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_mdc_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_crs_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_int_n_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_er_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_mdio_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_clocks_gtx_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 65300 unrouted;      REAL time: 20 secs 

Phase  2  : 54772 unrouted;      REAL time: 24 secs 

Phase  3  : 25599 unrouted;      REAL time: 52 secs 

Phase  4  : 25599 unrouted; (Setup:0, Hold:19485, Component Switching Limit:0)     REAL time: 54 secs 

Updating file: atlys_video-customvideomixersoc-atlys.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:17051, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:17051, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:17051, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:17051, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 47 secs 
Total REAL time to Router completion: 1 mins 47 secs 
Total CPU time to Router completion: 1 mins 52 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 1926 |  0.170     |  1.381      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out0_pix_clk |  BUFGMUX_X2Y4| No   |  122 |  0.557     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out1_pix_clk |  BUFGMUX_X2Y2| No   |  117 |  0.571     |  1.787      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk | BUFGMUX_X3Y16| No   |   24 |  0.483     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in1_pix_clk | BUFGMUX_X2Y10| No   |  270 |  0.042     |  1.253      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in0_pix_clk |  BUFGMUX_X2Y9| No   |  265 |  0.062     |  1.275      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in1_pix2x_clk | BUFGMUX_X3Y14| No   |   59 |  0.172     |  1.396      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in0_pix2x_clk | BUFGMUX_X3Y15| No   |   56 |  0.242     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out1_pix2x_clk |  BUFGMUX_X2Y1| No   |   10 |  0.208     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out0_pix2x_clk | BUFGMUX_X2Y12| No   |   11 |  0.236     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|customvideomixersoc_ |              |      |      |            |             |
|crg_clk_sdram_half_s |              |      |      |            |             |
|              hifted |  BUFGMUX_X3Y8| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|  eth_clocks_rx_IBUF |         Local|      |   50 |  2.790     |  5.669      |
+---------------------+--------------+------+------+------------+-------------+
|  eth_clocks_tx_IBUF |         Local|      |   50 |  3.887     |  6.314      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out0_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out1_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in1_pix10x_clk |         Local|      |   12 |  0.038     |  1.552      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in0_pix10x_clk |         Local|      |   12 |  0.029     |  1.502      |
+---------------------+--------------+------+------+------------+-------------+
|customvideomixersoc_ |              |      |      |            |             |
|          dna_cnt<0> |         Local|      |    6 |  0.000     |  2.494      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 16

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  0 = PERIOD TIMEGRP         "hdmi_out0_clo |             |            |            |        |            
  cking_clk_pix_unbuffered_0" TS_base50_clk |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_customvideomixersoc_crg_pll_2_ = PERIO | SETUP       |     0.252ns|     6.330ns|       0|           0
  D TIMEGRP         "customvideomixersoc_cr | HOLD        |     0.421ns|            |       0|           0
  g_pll_2_" TS_customvideomixersoc_crg_clk1 |             |            |            |        |            
  00b /         1.5 PHASE 5 ns HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord0_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord0_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord1_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord1_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_customvideomixersoc_crg_pll_5_ = PERIO | SETUP       |     0.314ns|    12.771ns|       0|           0
  D TIMEGRP         "customvideomixersoc_cr | HOLD        |     0.062ns|            |       0|           0
  g_pll_5_" TS_customvideomixersoc_crg_clk1 |             |            |            |        |            
  00b /         0.75 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     0.464ns|    11.536ns|       0|           0
  mi_in0_pll_clk2"         TSrecord0_hdmi_i | HOLD        |     0.180ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     0.479ns|     5.521ns|       0|           0
  mi_in0_pll_clk1"         TSrecord0_hdmi_i | HOLD        |     0.433ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD | SETUP       |     0.692ns|     4.308ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.056ns|            |       0|           0
  clk1_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 2 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     0.846ns|     5.154ns|       0|           0
  mi_in1_pll_clk1"         TSrecord1_hdmi_i | HOLD        |     0.393ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered  | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  = PERIOD TIMEGRP         "hdmi_out0_clock |             |            |            |        |            
  ing_clk_pix_unbuffered" TSbase50_clk HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     2.394ns|     9.606ns|       0|           0
  mi_in1_pll_clk2"         TSrecord1_hdmi_i | HOLD        |     0.098ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_customvideomixersoc_crg_clk100b = PERI | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  OD TIMEGRP         "customvideomixersoc_c |             |            |            |        |            
  rg_clk100b" TSclk100 HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD | SETUP       |     3.267ns|     6.733ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.241ns|            |       0|           0
  clk2_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_base50_clk = PERIOD TIMEGRP "base50_cl | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  k" TSclk100 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_customvideomixersoc_crg_pll_3_ = PERIO | MINPERIOD   |     4.936ns|     1.730ns|       0|           0
  D TIMEGRP         "customvideomixersoc_cr |             |            |            |        |            
  g_pll_3_" TS_customvideomixersoc_crg_clk1 |             |            |            |        |            
  00b /         1.5 PHASE 4.62962963 ns HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1 = PERIOD T | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk1"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 2 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSbase50_clk = PERIOD TIMEGRP "GRPbase50_ | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
  clk" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2 = PERIOD T | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk2"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSeth_clocks_rx = PERIOD TIMEGRP "GRPeth_ | SETUP       |    31.424ns|     8.576ns|       0|           0
  clocks_rx" 40 ns HIGH 50%                 | HOLD        |     0.100ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks8_path" TIG              | SETUP       |         N/A|    -4.421ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in1_pll_clk0"         TSrecord1_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks7_path" TIG              | SETUP       |         N/A|    12.450ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks9_path" TIG              | SETUP       |         N/A|    12.043ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0 = PERIOD T | N/A         |         N/A|         N/A|     N/A|         N/A
  IMEGRP "hdmi_out0_clocking_pll_clk0"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 10 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in0_pll_clk0"         TSrecord0_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks10_path" TIG             | SETUP       |         N/A|    -4.505ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks4_path" TIG              | SETUP       |         N/A|     6.352ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_customvideomixersoc_crg_pll_0_ = PERIO | N/A         |         N/A|         N/A|     N/A|         N/A
  D TIMEGRP         "customvideomixersoc_cr |             |            |            |        |            
  g_pll_0_" TS_customvideomixersoc_crg_clk1 |             |            |            |        |            
  00b /         3 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks3_path" TIG              | SETUP       |         N/A|     4.211ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks2_path" TIG              | SETUP       |         N/A|     8.229ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks1_path" TIG              | MAXDELAY    |         N/A|     7.833ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP         "hdmi_out0_clocking_pll_ |             |            |            |        |            
  clk0_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 10 HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSbase50_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSbase50_clk                   |     20.000ns|      8.000ns|      5.000ns|            0|            0|            0|            0|
| TS_hdmi_out0_clocking_clk_pix_|     20.000ns|      5.000ns|      3.460ns|            0|            0|            0|            0|
| unbuffered                    |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  1                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  0                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     20.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      5.340ns|      9.578ns|            0|            0|            0|      1507989|
| TS_customvideomixersoc_crg_clk|     10.000ns|      3.334ns|      9.578ns|            0|            0|            0|      1486390|
| 100b                          |             |             |             |             |             |             |             |
|  TS_customvideomixersoc_crg_pl|      6.667ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  l_3_                         |             |             |             |             |             |             |             |
|  TS_customvideomixersoc_crg_pl|     13.333ns|     12.771ns|          N/A|            0|            0|      1486122|            0|
|  l_5_                         |             |             |             |             |             |             |             |
|  TS_customvideomixersoc_crg_pl|      3.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  l_0_                         |             |             |             |             |             |             |             |
|  TS_customvideomixersoc_crg_pl|      6.667ns|      6.330ns|          N/A|            0|            0|          268|            0|
|  l_2_                         |             |             |             |             |             |             |             |
| TS_base50_clk                 |     10.000ns|      5.340ns|      8.616ns|            0|            0|            0|        21599|
|  TS_hdmi_out0_clocking_clk_pix|     10.000ns|      3.334ns|      8.616ns|            0|            0|            0|        21599|
|  _unbuffered_0                |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      5.000ns|      4.308ns|          N/A|            0|            0|           30|            0|
|   k1_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|   k0_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|     10.000ns|      6.733ns|          N/A|            0|            0|        21569|            0|
|   k2_0                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord0_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord0_hdmi_in_clk_p        |     12.000ns|      5.000ns|     11.536ns|            0|            0|            0|        13382|
| TS_hdmi_in0_pll_clk1          |      6.000ns|      5.521ns|          N/A|            0|            0|         1761|            0|
| TS_hdmi_in0_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in0_pll_clk2          |     12.000ns|     11.536ns|          N/A|            0|            0|        11621|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord1_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord1_hdmi_in_clk_p        |     12.000ns|      5.000ns|     10.308ns|            0|            0|            0|        13236|
| TS_hdmi_in1_pll_clk1          |      6.000ns|      5.154ns|          N/A|            0|            0|         1761|            0|
| TS_hdmi_in1_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in1_pll_clk2          |     12.000ns|      9.606ns|          N/A|            0|            0|        11475|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 52 secs 
Total CPU time to PAR completion: 1 mins 57 secs 

Peak Memory Usage:  931 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 15
Number of info messages: 1

Writing design to file atlys_video-customvideomixersoc-atlys.ncd



PAR done!
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths
   between these clock domains must be constrained using FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE
   not set to PHASE_FREQ_LOCK. No phase relationship exists between the input
   clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these
   clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14
.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-tsi atlys_video-customvideomixersoc-atlys.tsi
atlys_video-customvideomixersoc-atlys.ncd
atlys_video-customvideomixersoc-atlys.pcf


Design file:              atlys_video-customvideomixersoc-atlys.ncd
Physical constraint file: atlys_video-customvideomixersoc-atlys.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             summary report, limited to 0 item per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths
   covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control.
   Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1544137 paths, 0 nets, and 55406 connections

Design statistics:
   Minimum period:  12.771ns (Maximum frequency:  78.302MHz)
   Maximum path delay from/to any node:  12.450ns


Analysis completed Sat Aug  6 06:17:24 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 5
Total time: 28 secs 
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file atlys_video-customvideomixersoc-atlys.pcf.

Sat Aug  6 06:17:33 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "atlys_video-customvideomixersoc-atlys.bit".
Saving bit stream in "atlys_video-customvideomixersoc-atlys.bin".
Bitstream generation is complete.
Firmware 38428 bytes (27108 bytes left)
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  atlys
Target:    atlys_video
Subtarget: CustomVideoMixerSoC
CPU type:  lm32
===========================
