$comment
	File created using the following command:
		vcd file adder1bit.msim.vcd -direction
$end
$date
	Mon Mar 30 20:03:54 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module adder4bit_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % S [3] $end
$var wire 1 & S [2] $end
$var wire 1 ' S [1] $end
$var wire 1 ( S [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 S[0]~output_o $end
$var wire 1 1 S[1]~output_o $end
$var wire 1 2 S[2]~output_o $end
$var wire 1 3 S[3]~output_o $end
$var wire 1 4 Cout~output_o $end
$var wire 1 5 A[0]~input_o $end
$var wire 1 6 B[0]~input_o $end
$var wire 1 7 Cin~input_o $end
$var wire 1 8 inst1|Gate3~0_combout $end
$var wire 1 9 A[1]~input_o $end
$var wire 1 : B[1]~input_o $end
$var wire 1 ; inst2|Gate3~0_combout $end
$var wire 1 < A[2]~input_o $end
$var wire 1 = B[2]~input_o $end
$var wire 1 > inst3|Gate3~0_combout $end
$var wire 1 ? A[3]~input_o $end
$var wire 1 @ B[3]~input_o $end
$var wire 1 A inst4|Gate3~0_combout $end
$var wire 1 B inst4|Gate1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
$end
#120000
1#
17
0)
1A
1>
1;
18
13
12
11
10
1%
1&
1'
1(
#260000
b1 "
0#
16
07
1)
0A
0>
0;
03
02
01
0%
0&
0'
#380000
1#
17
0)
1A
1>
1;
08
13
12
11
00
1%
1&
1'
0(
#500000
b1 !
b0 "
0#
06
15
07
1)
18
0A
0>
0;
10
03
02
01
1(
0%
0&
0'
#640000
1#
17
0)
1A
1>
1;
08
13
12
11
00
1%
1&
1'
0(
#750000
0#
07
1)
0A
0>
0;
18
03
02
01
10
0%
0&
0'
1(
#760000
b1 "
16
0)
08
00
0(
#890000
1#
17
1)
1A
1>
1;
18
13
12
11
10
1%
1&
1'
1(
#1000000
